<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro resets.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro resets.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a879d8990b037ccb0437c85cd200c2d55" id="r_a879d8990b037ccb0437c85cd200c2d55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a879d8990b037ccb0437c85cd200c2d55">RESETS_RESET_ADC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a879d8990b037ccb0437c85cd200c2d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b8f2a6da2cd8c403c0d65bc46d6d9f" id="r_aa1b8f2a6da2cd8c403c0d65bc46d6d9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa1b8f2a6da2cd8c403c0d65bc46d6d9f">RESETS_RESET_ADC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa1b8f2a6da2cd8c403c0d65bc46d6d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de24693a09a03c376a2048a1d77c0dd" id="r_a9de24693a09a03c376a2048a1d77c0dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9de24693a09a03c376a2048a1d77c0dd">RESETS_RESET_ADC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9de24693a09a03c376a2048a1d77c0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808734afcf9898f78eab5f1e0e84d3f2" id="r_a808734afcf9898f78eab5f1e0e84d3f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a808734afcf9898f78eab5f1e0e84d3f2">RESETS_RESET_ADC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a808734afcf9898f78eab5f1e0e84d3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33c91d77b4f9107996d90ea6e88dc70" id="r_ad33c91d77b4f9107996d90ea6e88dc70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad33c91d77b4f9107996d90ea6e88dc70">RESETS_RESET_ADC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad33c91d77b4f9107996d90ea6e88dc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca7233774c629553d6ddc53ef474edd" id="r_a8ca7233774c629553d6ddc53ef474edd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8ca7233774c629553d6ddc53ef474edd">RESETS_RESET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1fffffff)</td></tr>
<tr class="separator:a8ca7233774c629553d6ddc53ef474edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc27210681c93cea2b9cbeb554d3f8e" id="r_a2bc27210681c93cea2b9cbeb554d3f8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2bc27210681c93cea2b9cbeb554d3f8e">RESETS_RESET_BUSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2bc27210681c93cea2b9cbeb554d3f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9f97c12f489a342e4b31b0d05c0010" id="r_a8c9f97c12f489a342e4b31b0d05c0010"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8c9f97c12f489a342e4b31b0d05c0010">RESETS_RESET_BUSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a8c9f97c12f489a342e4b31b0d05c0010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95688057fd15b8a083aaa34540dc195" id="r_ab95688057fd15b8a083aaa34540dc195"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab95688057fd15b8a083aaa34540dc195">RESETS_RESET_BUSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab95688057fd15b8a083aaa34540dc195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a565df33fe389c84a7b20c3485c696" id="r_ac5a565df33fe389c84a7b20c3485c696"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac5a565df33fe389c84a7b20c3485c696">RESETS_RESET_BUSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac5a565df33fe389c84a7b20c3485c696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc71d240862b4bd1f5876a54178942a1" id="r_acc71d240862b4bd1f5876a54178942a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acc71d240862b4bd1f5876a54178942a1">RESETS_RESET_BUSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:acc71d240862b4bd1f5876a54178942a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a54e501c89413203c30d3d57f16d2c" id="r_a97a54e501c89413203c30d3d57f16d2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a97a54e501c89413203c30d3d57f16d2c">RESETS_RESET_DMA_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a97a54e501c89413203c30d3d57f16d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde1e076ae1bae8ccc9a3e93df7a2b32" id="r_abde1e076ae1bae8ccc9a3e93df7a2b32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#abde1e076ae1bae8ccc9a3e93df7a2b32">RESETS_RESET_DMA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:abde1e076ae1bae8ccc9a3e93df7a2b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1096be0885a3f77187024d4155a40da" id="r_ab1096be0885a3f77187024d4155a40da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab1096be0885a3f77187024d4155a40da">RESETS_RESET_DMA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab1096be0885a3f77187024d4155a40da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe97d2ea884a5c8061c0dd397368f63" id="r_afbe97d2ea884a5c8061c0dd397368f63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#afbe97d2ea884a5c8061c0dd397368f63">RESETS_RESET_DMA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:afbe97d2ea884a5c8061c0dd397368f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f36af4f8ee2833511abe3195bc6aea9" id="r_a3f36af4f8ee2833511abe3195bc6aea9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3f36af4f8ee2833511abe3195bc6aea9">RESETS_RESET_DMA_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3f36af4f8ee2833511abe3195bc6aea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d7c6ecd9c0729c266c6678ddbc0409" id="r_a99d7c6ecd9c0729c266c6678ddbc0409"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a99d7c6ecd9c0729c266c6678ddbc0409">RESETS_RESET_DONE_ADC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a99d7c6ecd9c0729c266c6678ddbc0409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9761764c96bc553e2ca4c30ca858e1f" id="r_ac9761764c96bc553e2ca4c30ca858e1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac9761764c96bc553e2ca4c30ca858e1f">RESETS_RESET_DONE_ADC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac9761764c96bc553e2ca4c30ca858e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d837c2413f3ec96de066c73406cc2d0" id="r_a3d837c2413f3ec96de066c73406cc2d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3d837c2413f3ec96de066c73406cc2d0">RESETS_RESET_DONE_ADC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3d837c2413f3ec96de066c73406cc2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d76bbcd1b4acff1706661238331b9f3" id="r_a6d76bbcd1b4acff1706661238331b9f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6d76bbcd1b4acff1706661238331b9f3">RESETS_RESET_DONE_ADC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6d76bbcd1b4acff1706661238331b9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644c5f5f2ab592f3e8e3fc48861ce938" id="r_a644c5f5f2ab592f3e8e3fc48861ce938"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a644c5f5f2ab592f3e8e3fc48861ce938">RESETS_RESET_DONE_ADC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a644c5f5f2ab592f3e8e3fc48861ce938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22dbf45446af73919a05fb0d275b14b2" id="r_a22dbf45446af73919a05fb0d275b14b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a22dbf45446af73919a05fb0d275b14b2">RESETS_RESET_DONE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1fffffff)</td></tr>
<tr class="separator:a22dbf45446af73919a05fb0d275b14b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4d9bef2cb0524e5079f415c45dea21" id="r_aae4d9bef2cb0524e5079f415c45dea21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aae4d9bef2cb0524e5079f415c45dea21">RESETS_RESET_DONE_BUSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aae4d9bef2cb0524e5079f415c45dea21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65bd5741eadd3373f52882c2cf8c3f19" id="r_a65bd5741eadd3373f52882c2cf8c3f19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a65bd5741eadd3373f52882c2cf8c3f19">RESETS_RESET_DONE_BUSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a65bd5741eadd3373f52882c2cf8c3f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca335133132c707131a360b72d5fadd" id="r_a0ca335133132c707131a360b72d5fadd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0ca335133132c707131a360b72d5fadd">RESETS_RESET_DONE_BUSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a0ca335133132c707131a360b72d5fadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae814a51664ca870e0e517cbc526d8a30" id="r_ae814a51664ca870e0e517cbc526d8a30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae814a51664ca870e0e517cbc526d8a30">RESETS_RESET_DONE_BUSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ae814a51664ca870e0e517cbc526d8a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af792dc29a0b0eb806bcaab50c764e92a" id="r_af792dc29a0b0eb806bcaab50c764e92a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af792dc29a0b0eb806bcaab50c764e92a">RESETS_RESET_DONE_BUSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af792dc29a0b0eb806bcaab50c764e92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f055e9265612e9c71e488e49bb0ef0" id="r_a03f055e9265612e9c71e488e49bb0ef0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a03f055e9265612e9c71e488e49bb0ef0">RESETS_RESET_DONE_DMA_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a03f055e9265612e9c71e488e49bb0ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac829ac02adfccc5d079fb9dbde3783d6" id="r_ac829ac02adfccc5d079fb9dbde3783d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac829ac02adfccc5d079fb9dbde3783d6">RESETS_RESET_DONE_DMA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ac829ac02adfccc5d079fb9dbde3783d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9663abc80c94a9bf4defe42b9105bdbf" id="r_a9663abc80c94a9bf4defe42b9105bdbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9663abc80c94a9bf4defe42b9105bdbf">RESETS_RESET_DONE_DMA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9663abc80c94a9bf4defe42b9105bdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e7ae29faf3c7451ae27c0c64f468d5" id="r_ab1e7ae29faf3c7451ae27c0c64f468d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab1e7ae29faf3c7451ae27c0c64f468d5">RESETS_RESET_DONE_DMA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab1e7ae29faf3c7451ae27c0c64f468d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5a5470d41eb27734b59fb49becd3f7" id="r_a5d5a5470d41eb27734b59fb49becd3f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5d5a5470d41eb27734b59fb49becd3f7">RESETS_RESET_DONE_DMA_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5d5a5470d41eb27734b59fb49becd3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f6ec5227ae3b9b0f77e2e390eb805d" id="r_a96f6ec5227ae3b9b0f77e2e390eb805d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a96f6ec5227ae3b9b0f77e2e390eb805d">RESETS_RESET_DONE_HSTX_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a96f6ec5227ae3b9b0f77e2e390eb805d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ae92f9d0dc88bd0e336f770274631c" id="r_a83ae92f9d0dc88bd0e336f770274631c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a83ae92f9d0dc88bd0e336f770274631c">RESETS_RESET_DONE_HSTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a83ae92f9d0dc88bd0e336f770274631c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5339861b1a16d662832ee9fad799a039" id="r_a5339861b1a16d662832ee9fad799a039"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5339861b1a16d662832ee9fad799a039">RESETS_RESET_DONE_HSTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5339861b1a16d662832ee9fad799a039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29adf8ce8add21a4c05f10b9f6385568" id="r_a29adf8ce8add21a4c05f10b9f6385568"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a29adf8ce8add21a4c05f10b9f6385568">RESETS_RESET_DONE_HSTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a29adf8ce8add21a4c05f10b9f6385568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0b80f12a7eac15c5e8df3d60f21283" id="r_a0e0b80f12a7eac15c5e8df3d60f21283"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0e0b80f12a7eac15c5e8df3d60f21283">RESETS_RESET_DONE_HSTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0e0b80f12a7eac15c5e8df3d60f21283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2404977892ebc049d3fa10bfd17fb25" id="r_ab2404977892ebc049d3fa10bfd17fb25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab2404977892ebc049d3fa10bfd17fb25">RESETS_RESET_DONE_I2C0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab2404977892ebc049d3fa10bfd17fb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bfe5a5e57301842879723f288b8bc9" id="r_ab4bfe5a5e57301842879723f288b8bc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab4bfe5a5e57301842879723f288b8bc9">RESETS_RESET_DONE_I2C0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ab4bfe5a5e57301842879723f288b8bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71defcb592180ed461c82d273731428" id="r_ac71defcb592180ed461c82d273731428"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac71defcb592180ed461c82d273731428">RESETS_RESET_DONE_I2C0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac71defcb592180ed461c82d273731428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fdddfc7a9a4a12266c87e47d9dafad" id="r_a47fdddfc7a9a4a12266c87e47d9dafad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a47fdddfc7a9a4a12266c87e47d9dafad">RESETS_RESET_DONE_I2C0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a47fdddfc7a9a4a12266c87e47d9dafad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d24f9b64e8e9c33f7dc61452e412cb" id="r_a92d24f9b64e8e9c33f7dc61452e412cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a92d24f9b64e8e9c33f7dc61452e412cb">RESETS_RESET_DONE_I2C0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a92d24f9b64e8e9c33f7dc61452e412cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349f7c3597d9c3adee2b3f0290ed6c01" id="r_a349f7c3597d9c3adee2b3f0290ed6c01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a349f7c3597d9c3adee2b3f0290ed6c01">RESETS_RESET_DONE_I2C1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a349f7c3597d9c3adee2b3f0290ed6c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f33774d5db6fc6ccd403d1e71e3375" id="r_a39f33774d5db6fc6ccd403d1e71e3375"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a39f33774d5db6fc6ccd403d1e71e3375">RESETS_RESET_DONE_I2C1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a39f33774d5db6fc6ccd403d1e71e3375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e9eb05a3feff54ebb1e277a37f6cca" id="r_a46e9eb05a3feff54ebb1e277a37f6cca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a46e9eb05a3feff54ebb1e277a37f6cca">RESETS_RESET_DONE_I2C1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a46e9eb05a3feff54ebb1e277a37f6cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e4969124956feaa3185b36e99bc652" id="r_a08e4969124956feaa3185b36e99bc652"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a08e4969124956feaa3185b36e99bc652">RESETS_RESET_DONE_I2C1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a08e4969124956feaa3185b36e99bc652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5895bb7eede24d8c1fa5138ce118b246" id="r_a5895bb7eede24d8c1fa5138ce118b246"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5895bb7eede24d8c1fa5138ce118b246">RESETS_RESET_DONE_I2C1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5895bb7eede24d8c1fa5138ce118b246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5befad69226d5882937dfd7b486cb9" id="r_a6f5befad69226d5882937dfd7b486cb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6f5befad69226d5882937dfd7b486cb9">RESETS_RESET_DONE_IO_BANK0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6f5befad69226d5882937dfd7b486cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f640b8d0ec4f01dd038f64681702d4b" id="r_a9f640b8d0ec4f01dd038f64681702d4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9f640b8d0ec4f01dd038f64681702d4b">RESETS_RESET_DONE_IO_BANK0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a9f640b8d0ec4f01dd038f64681702d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f519a03262857ed988e8c164a59d52" id="r_a04f519a03262857ed988e8c164a59d52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a04f519a03262857ed988e8c164a59d52">RESETS_RESET_DONE_IO_BANK0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a04f519a03262857ed988e8c164a59d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c37cb06088e26a5f9c4fa8b6f97bd4" id="r_a41c37cb06088e26a5f9c4fa8b6f97bd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a41c37cb06088e26a5f9c4fa8b6f97bd4">RESETS_RESET_DONE_IO_BANK0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a41c37cb06088e26a5f9c4fa8b6f97bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc80bf1c0f17be2f71e71b9db5d8fed2" id="r_acc80bf1c0f17be2f71e71b9db5d8fed2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acc80bf1c0f17be2f71e71b9db5d8fed2">RESETS_RESET_DONE_IO_BANK0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acc80bf1c0f17be2f71e71b9db5d8fed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d40830c2f8ab08564d1143abbcd615f" id="r_a1d40830c2f8ab08564d1143abbcd615f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a1d40830c2f8ab08564d1143abbcd615f">RESETS_RESET_DONE_IO_QSPI_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1d40830c2f8ab08564d1143abbcd615f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fafad0e97e007b85e945ae43ade426" id="r_a30fafad0e97e007b85e945ae43ade426"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a30fafad0e97e007b85e945ae43ade426">RESETS_RESET_DONE_IO_QSPI_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a30fafad0e97e007b85e945ae43ade426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb396b6e963e205f82db6f5984344f4" id="r_a3eb396b6e963e205f82db6f5984344f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3eb396b6e963e205f82db6f5984344f4">RESETS_RESET_DONE_IO_QSPI_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3eb396b6e963e205f82db6f5984344f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e0f1ac227c76aea23246bda67ff5da" id="r_af9e0f1ac227c76aea23246bda67ff5da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af9e0f1ac227c76aea23246bda67ff5da">RESETS_RESET_DONE_IO_QSPI_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af9e0f1ac227c76aea23246bda67ff5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9bd39571124ebd4204de71150275b5e" id="r_ae9bd39571124ebd4204de71150275b5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae9bd39571124ebd4204de71150275b5e">RESETS_RESET_DONE_IO_QSPI_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae9bd39571124ebd4204de71150275b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a393bd1beb0ca128db6476160911a3" id="r_a60a393bd1beb0ca128db6476160911a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a60a393bd1beb0ca128db6476160911a3">RESETS_RESET_DONE_JTAG_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a60a393bd1beb0ca128db6476160911a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b87495e4dc7f48b84a945a93aa1f583" id="r_a5b87495e4dc7f48b84a945a93aa1f583"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5b87495e4dc7f48b84a945a93aa1f583">RESETS_RESET_DONE_JTAG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a5b87495e4dc7f48b84a945a93aa1f583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961f3c2b70cb080dc072b6f830a05427" id="r_a961f3c2b70cb080dc072b6f830a05427"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a961f3c2b70cb080dc072b6f830a05427">RESETS_RESET_DONE_JTAG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a961f3c2b70cb080dc072b6f830a05427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa358d1a9cb9f17e7c31e97379365a5d5" id="r_aa358d1a9cb9f17e7c31e97379365a5d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa358d1a9cb9f17e7c31e97379365a5d5">RESETS_RESET_DONE_JTAG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa358d1a9cb9f17e7c31e97379365a5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0c7d5cb5394e556ca5b8f611187e8f" id="r_a9e0c7d5cb5394e556ca5b8f611187e8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9e0c7d5cb5394e556ca5b8f611187e8f">RESETS_RESET_DONE_JTAG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9e0c7d5cb5394e556ca5b8f611187e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bbf6f60ad5157a51e9877d9c22246c7" id="r_a8bbf6f60ad5157a51e9877d9c22246c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8bbf6f60ad5157a51e9877d9c22246c7">RESETS_RESET_DONE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a8bbf6f60ad5157a51e9877d9c22246c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ccc32a98d8e3d95059bf536f7ceb78" id="r_a51ccc32a98d8e3d95059bf536f7ceb78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a51ccc32a98d8e3d95059bf536f7ceb78">RESETS_RESET_DONE_PADS_BANK0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a51ccc32a98d8e3d95059bf536f7ceb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cef177f60a2e838b757194aaf1b8e84" id="r_a9cef177f60a2e838b757194aaf1b8e84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9cef177f60a2e838b757194aaf1b8e84">RESETS_RESET_DONE_PADS_BANK0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a9cef177f60a2e838b757194aaf1b8e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d12aa0c9d7eec91f830778d65539fc7" id="r_a9d12aa0c9d7eec91f830778d65539fc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9d12aa0c9d7eec91f830778d65539fc7">RESETS_RESET_DONE_PADS_BANK0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a9d12aa0c9d7eec91f830778d65539fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0715fcabe90047d7c5220775eaaf800f" id="r_a0715fcabe90047d7c5220775eaaf800f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0715fcabe90047d7c5220775eaaf800f">RESETS_RESET_DONE_PADS_BANK0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a0715fcabe90047d7c5220775eaaf800f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2308e26e15381683525f293c7061598f" id="r_a2308e26e15381683525f293c7061598f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2308e26e15381683525f293c7061598f">RESETS_RESET_DONE_PADS_BANK0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2308e26e15381683525f293c7061598f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006e4c218a85669ae0d2680d56bf6613" id="r_a006e4c218a85669ae0d2680d56bf6613"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a006e4c218a85669ae0d2680d56bf6613">RESETS_RESET_DONE_PADS_QSPI_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a006e4c218a85669ae0d2680d56bf6613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05467aeed910d9d932b3a47a76b12d47" id="r_a05467aeed910d9d932b3a47a76b12d47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a05467aeed910d9d932b3a47a76b12d47">RESETS_RESET_DONE_PADS_QSPI_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a05467aeed910d9d932b3a47a76b12d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7f1268f0a9d0ddd7997c8536cb7a34" id="r_adb7f1268f0a9d0ddd7997c8536cb7a34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#adb7f1268f0a9d0ddd7997c8536cb7a34">RESETS_RESET_DONE_PADS_QSPI_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:adb7f1268f0a9d0ddd7997c8536cb7a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8182a0c5fbe557c0cfbedc20d56075b" id="r_ad8182a0c5fbe557c0cfbedc20d56075b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad8182a0c5fbe557c0cfbedc20d56075b">RESETS_RESET_DONE_PADS_QSPI_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ad8182a0c5fbe557c0cfbedc20d56075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a926d64198ead48932bdd7d0c4be9f" id="r_ae7a926d64198ead48932bdd7d0c4be9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae7a926d64198ead48932bdd7d0c4be9f">RESETS_RESET_DONE_PADS_QSPI_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae7a926d64198ead48932bdd7d0c4be9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7926d99128d4d3703f57610eea14e499" id="r_a7926d99128d4d3703f57610eea14e499"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7926d99128d4d3703f57610eea14e499">RESETS_RESET_DONE_PIO0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7926d99128d4d3703f57610eea14e499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd03898159a231703163c3915865c592" id="r_afd03898159a231703163c3915865c592"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#afd03898159a231703163c3915865c592">RESETS_RESET_DONE_PIO0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:afd03898159a231703163c3915865c592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651eb5debae1f1f2c461e0aaa3cc2609" id="r_a651eb5debae1f1f2c461e0aaa3cc2609"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a651eb5debae1f1f2c461e0aaa3cc2609">RESETS_RESET_DONE_PIO0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a651eb5debae1f1f2c461e0aaa3cc2609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23efc6b0e48010fbad0bd21f54d9a7ac" id="r_a23efc6b0e48010fbad0bd21f54d9a7ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a23efc6b0e48010fbad0bd21f54d9a7ac">RESETS_RESET_DONE_PIO0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a23efc6b0e48010fbad0bd21f54d9a7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9c1c9e8168238c639fbe3938c725cc" id="r_a9e9c1c9e8168238c639fbe3938c725cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9e9c1c9e8168238c639fbe3938c725cc">RESETS_RESET_DONE_PIO0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9e9c1c9e8168238c639fbe3938c725cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37454192251e65cc36ef6f5e628ecb34" id="r_a37454192251e65cc36ef6f5e628ecb34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a37454192251e65cc36ef6f5e628ecb34">RESETS_RESET_DONE_PIO1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a37454192251e65cc36ef6f5e628ecb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a265fbab977b80a32e2b5136c4926bdc2" id="r_a265fbab977b80a32e2b5136c4926bdc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a265fbab977b80a32e2b5136c4926bdc2">RESETS_RESET_DONE_PIO1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a265fbab977b80a32e2b5136c4926bdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8b745de668e800502e63eb18569391" id="r_a1f8b745de668e800502e63eb18569391"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a1f8b745de668e800502e63eb18569391">RESETS_RESET_DONE_PIO1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a1f8b745de668e800502e63eb18569391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d94e4e271751ceaf1c751344cd9b930" id="r_a6d94e4e271751ceaf1c751344cd9b930"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6d94e4e271751ceaf1c751344cd9b930">RESETS_RESET_DONE_PIO1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a6d94e4e271751ceaf1c751344cd9b930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d671ed62c39ac825277457d02827430" id="r_a8d671ed62c39ac825277457d02827430"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8d671ed62c39ac825277457d02827430">RESETS_RESET_DONE_PIO1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8d671ed62c39ac825277457d02827430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabbaced9efc0d1b05801d5f2f547301" id="r_adabbaced9efc0d1b05801d5f2f547301"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#adabbaced9efc0d1b05801d5f2f547301">RESETS_RESET_DONE_PIO2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adabbaced9efc0d1b05801d5f2f547301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f23b40e5540723fb7d63c159384d4ab" id="r_a8f23b40e5540723fb7d63c159384d4ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8f23b40e5540723fb7d63c159384d4ab">RESETS_RESET_DONE_PIO2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a8f23b40e5540723fb7d63c159384d4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab495e0c1468846595f12b188ef1d96" id="r_a5ab495e0c1468846595f12b188ef1d96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5ab495e0c1468846595f12b188ef1d96">RESETS_RESET_DONE_PIO2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a5ab495e0c1468846595f12b188ef1d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7393abed3ee2b68fed7b86fce9cd73" id="r_a9e7393abed3ee2b68fed7b86fce9cd73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9e7393abed3ee2b68fed7b86fce9cd73">RESETS_RESET_DONE_PIO2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a9e7393abed3ee2b68fed7b86fce9cd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44166eb7c9a56f8711b8bba2f21fb433" id="r_a44166eb7c9a56f8711b8bba2f21fb433"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a44166eb7c9a56f8711b8bba2f21fb433">RESETS_RESET_DONE_PIO2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a44166eb7c9a56f8711b8bba2f21fb433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632c32d6dfec410895408ade621191db" id="r_a632c32d6dfec410895408ade621191db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a632c32d6dfec410895408ade621191db">RESETS_RESET_DONE_PLL_SYS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a632c32d6dfec410895408ade621191db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b6f62632854b11c60f666f1a0dc23c" id="r_a14b6f62632854b11c60f666f1a0dc23c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a14b6f62632854b11c60f666f1a0dc23c">RESETS_RESET_DONE_PLL_SYS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a14b6f62632854b11c60f666f1a0dc23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1532701525676135899942f88eadc0" id="r_a5a1532701525676135899942f88eadc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5a1532701525676135899942f88eadc0">RESETS_RESET_DONE_PLL_SYS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a5a1532701525676135899942f88eadc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55bfeb37eeaa1fb9fbb16a09013d6c24" id="r_a55bfeb37eeaa1fb9fbb16a09013d6c24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a55bfeb37eeaa1fb9fbb16a09013d6c24">RESETS_RESET_DONE_PLL_SYS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a55bfeb37eeaa1fb9fbb16a09013d6c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cd8236e64f9a723ccbd4fa32fc355f" id="r_a82cd8236e64f9a723ccbd4fa32fc355f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a82cd8236e64f9a723ccbd4fa32fc355f">RESETS_RESET_DONE_PLL_SYS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a82cd8236e64f9a723ccbd4fa32fc355f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4467a9cc93d971d1cd2050bc8d70bd05" id="r_a4467a9cc93d971d1cd2050bc8d70bd05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4467a9cc93d971d1cd2050bc8d70bd05">RESETS_RESET_DONE_PLL_USB_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4467a9cc93d971d1cd2050bc8d70bd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af930a094f243d545772f2cfb634c0f5c" id="r_af930a094f243d545772f2cfb634c0f5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af930a094f243d545772f2cfb634c0f5c">RESETS_RESET_DONE_PLL_USB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:af930a094f243d545772f2cfb634c0f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8ab9df56bd2d3526c9a6dbf533c05a" id="r_a6e8ab9df56bd2d3526c9a6dbf533c05a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6e8ab9df56bd2d3526c9a6dbf533c05a">RESETS_RESET_DONE_PLL_USB_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a6e8ab9df56bd2d3526c9a6dbf533c05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d3e1ce2abe945169e49334ff14ed4a" id="r_a13d3e1ce2abe945169e49334ff14ed4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a13d3e1ce2abe945169e49334ff14ed4a">RESETS_RESET_DONE_PLL_USB_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a13d3e1ce2abe945169e49334ff14ed4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d130e1a1c8218a5cf63fb29944ae85" id="r_aa3d130e1a1c8218a5cf63fb29944ae85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa3d130e1a1c8218a5cf63fb29944ae85">RESETS_RESET_DONE_PLL_USB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa3d130e1a1c8218a5cf63fb29944ae85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a740a408e19e6743f8b39e1b0f3d60" id="r_a48a740a408e19e6743f8b39e1b0f3d60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a48a740a408e19e6743f8b39e1b0f3d60">RESETS_RESET_DONE_PWM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a48a740a408e19e6743f8b39e1b0f3d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29c64a4829f3f56e1f09ac3529de3f8" id="r_ab29c64a4829f3f56e1f09ac3529de3f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab29c64a4829f3f56e1f09ac3529de3f8">RESETS_RESET_DONE_PWM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:ab29c64a4829f3f56e1f09ac3529de3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc964b12fd53bea1220e25d1a0d284c5" id="r_acc964b12fd53bea1220e25d1a0d284c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acc964b12fd53bea1220e25d1a0d284c5">RESETS_RESET_DONE_PWM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:acc964b12fd53bea1220e25d1a0d284c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a47b6ec7c4fef7c9de7baad51b91249" id="r_a7a47b6ec7c4fef7c9de7baad51b91249"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7a47b6ec7c4fef7c9de7baad51b91249">RESETS_RESET_DONE_PWM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a7a47b6ec7c4fef7c9de7baad51b91249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9512ba9336285294c989ebc86609f6e1" id="r_a9512ba9336285294c989ebc86609f6e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9512ba9336285294c989ebc86609f6e1">RESETS_RESET_DONE_PWM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9512ba9336285294c989ebc86609f6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1ee64bfa655b264116b9a70e953a8a" id="r_a5d1ee64bfa655b264116b9a70e953a8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5d1ee64bfa655b264116b9a70e953a8a">RESETS_RESET_DONE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5d1ee64bfa655b264116b9a70e953a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8457090973f4af8a4741b25c4d336a64" id="r_a8457090973f4af8a4741b25c4d336a64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8457090973f4af8a4741b25c4d336a64">RESETS_RESET_DONE_SHA256_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8457090973f4af8a4741b25c4d336a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65863d928b0f114c2e5a2894356fdf77" id="r_a65863d928b0f114c2e5a2894356fdf77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a65863d928b0f114c2e5a2894356fdf77">RESETS_RESET_DONE_SHA256_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a65863d928b0f114c2e5a2894356fdf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9e55cd8649ce356a195baed63b2673" id="r_abd9e55cd8649ce356a195baed63b2673"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#abd9e55cd8649ce356a195baed63b2673">RESETS_RESET_DONE_SHA256_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:abd9e55cd8649ce356a195baed63b2673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a173d20d78ab92c67deb2c8b9b7c811" id="r_a4a173d20d78ab92c67deb2c8b9b7c811"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4a173d20d78ab92c67deb2c8b9b7c811">RESETS_RESET_DONE_SHA256_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a4a173d20d78ab92c67deb2c8b9b7c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79af5b32f8969844ff2b79a43c75a54" id="r_ab79af5b32f8969844ff2b79a43c75a54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab79af5b32f8969844ff2b79a43c75a54">RESETS_RESET_DONE_SHA256_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab79af5b32f8969844ff2b79a43c75a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22eb4982daa89222c65ad9192824fe0b" id="r_a22eb4982daa89222c65ad9192824fe0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a22eb4982daa89222c65ad9192824fe0b">RESETS_RESET_DONE_SPI0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a22eb4982daa89222c65ad9192824fe0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78eaa7851368b9d2b6797dc42b7079d0" id="r_a78eaa7851368b9d2b6797dc42b7079d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a78eaa7851368b9d2b6797dc42b7079d0">RESETS_RESET_DONE_SPI0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a78eaa7851368b9d2b6797dc42b7079d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda4a2b07c4080b5f29258f6656c478d" id="r_aeda4a2b07c4080b5f29258f6656c478d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aeda4a2b07c4080b5f29258f6656c478d">RESETS_RESET_DONE_SPI0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:aeda4a2b07c4080b5f29258f6656c478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e1e52fe854cf921f4289326a3182b1" id="r_aa5e1e52fe854cf921f4289326a3182b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa5e1e52fe854cf921f4289326a3182b1">RESETS_RESET_DONE_SPI0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:aa5e1e52fe854cf921f4289326a3182b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f1266057f943afa0fccd3218d4bdf96" id="r_a8f1266057f943afa0fccd3218d4bdf96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8f1266057f943afa0fccd3218d4bdf96">RESETS_RESET_DONE_SPI0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8f1266057f943afa0fccd3218d4bdf96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409227310934039899ade19d5a65bf0d" id="r_a409227310934039899ade19d5a65bf0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a409227310934039899ade19d5a65bf0d">RESETS_RESET_DONE_SPI1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a409227310934039899ade19d5a65bf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f62b662847a985860b84c917435cd1" id="r_aa3f62b662847a985860b84c917435cd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa3f62b662847a985860b84c917435cd1">RESETS_RESET_DONE_SPI1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:aa3f62b662847a985860b84c917435cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04be7711b0daba5e58da7ec357c79e39" id="r_a04be7711b0daba5e58da7ec357c79e39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a04be7711b0daba5e58da7ec357c79e39">RESETS_RESET_DONE_SPI1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a04be7711b0daba5e58da7ec357c79e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a431a79ea4e93791d8c86141faa2a6c58" id="r_a431a79ea4e93791d8c86141faa2a6c58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a431a79ea4e93791d8c86141faa2a6c58">RESETS_RESET_DONE_SPI1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a431a79ea4e93791d8c86141faa2a6c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f33b98000fb8a23f6f7f5f1b161bccd" id="r_a7f33b98000fb8a23f6f7f5f1b161bccd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7f33b98000fb8a23f6f7f5f1b161bccd">RESETS_RESET_DONE_SPI1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7f33b98000fb8a23f6f7f5f1b161bccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4cb25dbc24c46b593223fdcc5a2907" id="r_a4a4cb25dbc24c46b593223fdcc5a2907"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4a4cb25dbc24c46b593223fdcc5a2907">RESETS_RESET_DONE_SYSCFG_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4a4cb25dbc24c46b593223fdcc5a2907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ec1ebbee8634ef8ddf674931842677" id="r_a55ec1ebbee8634ef8ddf674931842677"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a55ec1ebbee8634ef8ddf674931842677">RESETS_RESET_DONE_SYSCFG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a55ec1ebbee8634ef8ddf674931842677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950b14df13b5bea62e527561f89dcf05" id="r_a950b14df13b5bea62e527561f89dcf05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a950b14df13b5bea62e527561f89dcf05">RESETS_RESET_DONE_SYSCFG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a950b14df13b5bea62e527561f89dcf05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca93a695b8ca4c3d5977e9711e10dec" id="r_a4ca93a695b8ca4c3d5977e9711e10dec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4ca93a695b8ca4c3d5977e9711e10dec">RESETS_RESET_DONE_SYSCFG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a4ca93a695b8ca4c3d5977e9711e10dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bdbe8a0af3a1a77877dd694244376c5" id="r_a9bdbe8a0af3a1a77877dd694244376c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9bdbe8a0af3a1a77877dd694244376c5">RESETS_RESET_DONE_SYSCFG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9bdbe8a0af3a1a77877dd694244376c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5deca67be784a3aa71e4ee04b9ec48" id="r_aab5deca67be784a3aa71e4ee04b9ec48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aab5deca67be784a3aa71e4ee04b9ec48">RESETS_RESET_DONE_SYSINFO_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aab5deca67be784a3aa71e4ee04b9ec48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15891bb1966e34ff3dfa054cfce5d0b9" id="r_a15891bb1966e34ff3dfa054cfce5d0b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a15891bb1966e34ff3dfa054cfce5d0b9">RESETS_RESET_DONE_SYSINFO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a15891bb1966e34ff3dfa054cfce5d0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6d2f18f9e0cf5d83ff35bc89233e3f" id="r_a6e6d2f18f9e0cf5d83ff35bc89233e3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6e6d2f18f9e0cf5d83ff35bc89233e3f">RESETS_RESET_DONE_SYSINFO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a6e6d2f18f9e0cf5d83ff35bc89233e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad903f785172741c1ef796914769f0932" id="r_ad903f785172741c1ef796914769f0932"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad903f785172741c1ef796914769f0932">RESETS_RESET_DONE_SYSINFO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ad903f785172741c1ef796914769f0932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6707132022b976d81f3b8a35ee2e41e" id="r_aa6707132022b976d81f3b8a35ee2e41e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa6707132022b976d81f3b8a35ee2e41e">RESETS_RESET_DONE_SYSINFO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa6707132022b976d81f3b8a35ee2e41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca71a58342c94fd888126db9a6ce971" id="r_a9ca71a58342c94fd888126db9a6ce971"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9ca71a58342c94fd888126db9a6ce971">RESETS_RESET_DONE_TBMAN_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9ca71a58342c94fd888126db9a6ce971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2288594ddfd5ebbaf88cd1a0fa694a45" id="r_a2288594ddfd5ebbaf88cd1a0fa694a45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2288594ddfd5ebbaf88cd1a0fa694a45">RESETS_RESET_DONE_TBMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a2288594ddfd5ebbaf88cd1a0fa694a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaaad847f1146480ae72ab7eefb63b6a" id="r_acaaad847f1146480ae72ab7eefb63b6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acaaad847f1146480ae72ab7eefb63b6a">RESETS_RESET_DONE_TBMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:acaaad847f1146480ae72ab7eefb63b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f476dfce9e2091ca99cb099a36d29c2" id="r_a7f476dfce9e2091ca99cb099a36d29c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7f476dfce9e2091ca99cb099a36d29c2">RESETS_RESET_DONE_TBMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a7f476dfce9e2091ca99cb099a36d29c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdafed7b9777f85de3c97a2849dcc5c6" id="r_acdafed7b9777f85de3c97a2849dcc5c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acdafed7b9777f85de3c97a2849dcc5c6">RESETS_RESET_DONE_TBMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acdafed7b9777f85de3c97a2849dcc5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af61e43d193eb9d1e7c23b2e011245d8e" id="r_af61e43d193eb9d1e7c23b2e011245d8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af61e43d193eb9d1e7c23b2e011245d8e">RESETS_RESET_DONE_TIMER0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af61e43d193eb9d1e7c23b2e011245d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54695b01dca89c59762bcb4baecc5f14" id="r_a54695b01dca89c59762bcb4baecc5f14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a54695b01dca89c59762bcb4baecc5f14">RESETS_RESET_DONE_TIMER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a54695b01dca89c59762bcb4baecc5f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75dc5ec6494a01e49873dec254085a02" id="r_a75dc5ec6494a01e49873dec254085a02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a75dc5ec6494a01e49873dec254085a02">RESETS_RESET_DONE_TIMER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a75dc5ec6494a01e49873dec254085a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9440cbab792bd3b518f8a59467e27036" id="r_a9440cbab792bd3b518f8a59467e27036"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9440cbab792bd3b518f8a59467e27036">RESETS_RESET_DONE_TIMER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a9440cbab792bd3b518f8a59467e27036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3f8e18ae74da22c497bfc2074a0bb6" id="r_a1d3f8e18ae74da22c497bfc2074a0bb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a1d3f8e18ae74da22c497bfc2074a0bb6">RESETS_RESET_DONE_TIMER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1d3f8e18ae74da22c497bfc2074a0bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8662bf62d07446b2f9dc6162276a65c8" id="r_a8662bf62d07446b2f9dc6162276a65c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8662bf62d07446b2f9dc6162276a65c8">RESETS_RESET_DONE_TIMER1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8662bf62d07446b2f9dc6162276a65c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a314d0f64ff1239906aeef635381632" id="r_a9a314d0f64ff1239906aeef635381632"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9a314d0f64ff1239906aeef635381632">RESETS_RESET_DONE_TIMER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a9a314d0f64ff1239906aeef635381632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c278fd045dd93d4c8afb36b13d569f" id="r_a20c278fd045dd93d4c8afb36b13d569f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a20c278fd045dd93d4c8afb36b13d569f">RESETS_RESET_DONE_TIMER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a20c278fd045dd93d4c8afb36b13d569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8366da36bf21154c8ede5766049f2a54" id="r_a8366da36bf21154c8ede5766049f2a54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8366da36bf21154c8ede5766049f2a54">RESETS_RESET_DONE_TIMER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a8366da36bf21154c8ede5766049f2a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c84f73854c0eefd3092862b092a9912" id="r_a4c84f73854c0eefd3092862b092a9912"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4c84f73854c0eefd3092862b092a9912">RESETS_RESET_DONE_TIMER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4c84f73854c0eefd3092862b092a9912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30f635ecf87c3268f6b6035f1a77eca" id="r_ae30f635ecf87c3268f6b6035f1a77eca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae30f635ecf87c3268f6b6035f1a77eca">RESETS_RESET_DONE_TRNG_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae30f635ecf87c3268f6b6035f1a77eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384be3c9ed7c093ace14508422729a32" id="r_a384be3c9ed7c093ace14508422729a32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a384be3c9ed7c093ace14508422729a32">RESETS_RESET_DONE_TRNG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a384be3c9ed7c093ace14508422729a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb5d15a6f1be0aa60dce98c9796dd6d" id="r_aafb5d15a6f1be0aa60dce98c9796dd6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aafb5d15a6f1be0aa60dce98c9796dd6d">RESETS_RESET_DONE_TRNG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:aafb5d15a6f1be0aa60dce98c9796dd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3940e2100c782ee207d039182ea2f947" id="r_a3940e2100c782ee207d039182ea2f947"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3940e2100c782ee207d039182ea2f947">RESETS_RESET_DONE_TRNG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a3940e2100c782ee207d039182ea2f947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cbf5dc3004ae6d86273db4953e5aa5" id="r_af1cbf5dc3004ae6d86273db4953e5aa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af1cbf5dc3004ae6d86273db4953e5aa5">RESETS_RESET_DONE_TRNG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af1cbf5dc3004ae6d86273db4953e5aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4430018aeb9de779d31844ccfe8558" id="r_a3c4430018aeb9de779d31844ccfe8558"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3c4430018aeb9de779d31844ccfe8558">RESETS_RESET_DONE_UART0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3c4430018aeb9de779d31844ccfe8558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af342bd04eefda35ff3083d0c88bbd62c" id="r_af342bd04eefda35ff3083d0c88bbd62c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af342bd04eefda35ff3083d0c88bbd62c">RESETS_RESET_DONE_UART0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:af342bd04eefda35ff3083d0c88bbd62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e87212dda7da22728a57046c071fd9" id="r_a99e87212dda7da22728a57046c071fd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a99e87212dda7da22728a57046c071fd9">RESETS_RESET_DONE_UART0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a99e87212dda7da22728a57046c071fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74da79686989db73cee8daa44171048" id="r_af74da79686989db73cee8daa44171048"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af74da79686989db73cee8daa44171048">RESETS_RESET_DONE_UART0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:af74da79686989db73cee8daa44171048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19328aa173355121e111d868a3a44c1d" id="r_a19328aa173355121e111d868a3a44c1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a19328aa173355121e111d868a3a44c1d">RESETS_RESET_DONE_UART0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a19328aa173355121e111d868a3a44c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb8aab091fe6f241477fb2a16f5b6bb" id="r_aacb8aab091fe6f241477fb2a16f5b6bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aacb8aab091fe6f241477fb2a16f5b6bb">RESETS_RESET_DONE_UART1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aacb8aab091fe6f241477fb2a16f5b6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3822ac1cfabd854b751379e601c1f7" id="r_a7b3822ac1cfabd854b751379e601c1f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7b3822ac1cfabd854b751379e601c1f7">RESETS_RESET_DONE_UART1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a7b3822ac1cfabd854b751379e601c1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49e4f15b56593e9ade7e83e03cc4759" id="r_ab49e4f15b56593e9ade7e83e03cc4759"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab49e4f15b56593e9ade7e83e03cc4759">RESETS_RESET_DONE_UART1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:ab49e4f15b56593e9ade7e83e03cc4759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4873851dc8cd24720d1f1b62334bad6b" id="r_a4873851dc8cd24720d1f1b62334bad6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4873851dc8cd24720d1f1b62334bad6b">RESETS_RESET_DONE_UART1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a4873851dc8cd24720d1f1b62334bad6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017227484c77776790b803c96bdebfcb" id="r_a017227484c77776790b803c96bdebfcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a017227484c77776790b803c96bdebfcb">RESETS_RESET_DONE_UART1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a017227484c77776790b803c96bdebfcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60f12d4b86f4bc53d1807f1742e3e9e" id="r_ad60f12d4b86f4bc53d1807f1742e3e9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad60f12d4b86f4bc53d1807f1742e3e9e">RESETS_RESET_DONE_USBCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad60f12d4b86f4bc53d1807f1742e3e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe41e70b9d04ad7394c8eb2f032ca67f" id="r_abe41e70b9d04ad7394c8eb2f032ca67f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#abe41e70b9d04ad7394c8eb2f032ca67f">RESETS_RESET_DONE_USBCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:abe41e70b9d04ad7394c8eb2f032ca67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c12bdca40e01d2a114b673d0dbd8bbe" id="r_a5c12bdca40e01d2a114b673d0dbd8bbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5c12bdca40e01d2a114b673d0dbd8bbe">RESETS_RESET_DONE_USBCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a5c12bdca40e01d2a114b673d0dbd8bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6afa39cbab1417c80a8ef4abea344a6" id="r_ab6afa39cbab1417c80a8ef4abea344a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab6afa39cbab1417c80a8ef4abea344a6">RESETS_RESET_DONE_USBCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:ab6afa39cbab1417c80a8ef4abea344a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44b18b05217bd7cfe28699142a6bffe" id="r_af44b18b05217bd7cfe28699142a6bffe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af44b18b05217bd7cfe28699142a6bffe">RESETS_RESET_DONE_USBCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af44b18b05217bd7cfe28699142a6bffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61282efcec6a85bc80043702edb2530" id="r_ad61282efcec6a85bc80043702edb2530"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad61282efcec6a85bc80043702edb2530">RESETS_RESET_HSTX_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad61282efcec6a85bc80043702edb2530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ead2514028d71337578e804de053cf" id="r_aa5ead2514028d71337578e804de053cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa5ead2514028d71337578e804de053cf">RESETS_RESET_HSTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aa5ead2514028d71337578e804de053cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c87fe14514a6c7aa1c38fbb6b606f19" id="r_a3c87fe14514a6c7aa1c38fbb6b606f19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3c87fe14514a6c7aa1c38fbb6b606f19">RESETS_RESET_HSTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3c87fe14514a6c7aa1c38fbb6b606f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4654d382f43e65991e308b044b20a5" id="r_a7a4654d382f43e65991e308b044b20a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7a4654d382f43e65991e308b044b20a5">RESETS_RESET_HSTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a7a4654d382f43e65991e308b044b20a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab331e654f10fe587abe144c7b688820e" id="r_ab331e654f10fe587abe144c7b688820e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab331e654f10fe587abe144c7b688820e">RESETS_RESET_HSTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab331e654f10fe587abe144c7b688820e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6701b9c0863bc9ba4acc4db3e61835" id="r_a2e6701b9c0863bc9ba4acc4db3e61835"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2e6701b9c0863bc9ba4acc4db3e61835">RESETS_RESET_I2C0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2e6701b9c0863bc9ba4acc4db3e61835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2826a33c9368e327d8a0b6aec038edd1" id="r_a2826a33c9368e327d8a0b6aec038edd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2826a33c9368e327d8a0b6aec038edd1">RESETS_RESET_I2C0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a2826a33c9368e327d8a0b6aec038edd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e6e098c62c8ca1a3c9810ec94ef346" id="r_a82e6e098c62c8ca1a3c9810ec94ef346"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a82e6e098c62c8ca1a3c9810ec94ef346">RESETS_RESET_I2C0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a82e6e098c62c8ca1a3c9810ec94ef346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf492be8f45c681783a2016ba3011d6" id="r_a8bf492be8f45c681783a2016ba3011d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8bf492be8f45c681783a2016ba3011d6">RESETS_RESET_I2C0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a8bf492be8f45c681783a2016ba3011d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6020c141ef93831157f79cca64143e24" id="r_a6020c141ef93831157f79cca64143e24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6020c141ef93831157f79cca64143e24">RESETS_RESET_I2C0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6020c141ef93831157f79cca64143e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9316d32ce009b19f7680b439daa8ab" id="r_a7a9316d32ce009b19f7680b439daa8ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7a9316d32ce009b19f7680b439daa8ab">RESETS_RESET_I2C1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7a9316d32ce009b19f7680b439daa8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ddaea4d3c371d13c298e2e18f8e511c" id="r_a4ddaea4d3c371d13c298e2e18f8e511c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4ddaea4d3c371d13c298e2e18f8e511c">RESETS_RESET_I2C1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a4ddaea4d3c371d13c298e2e18f8e511c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1c04e31cd48b5a1d9f61aea642aaf0" id="r_a8a1c04e31cd48b5a1d9f61aea642aaf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8a1c04e31cd48b5a1d9f61aea642aaf0">RESETS_RESET_I2C1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a8a1c04e31cd48b5a1d9f61aea642aaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3184fe3c8d9230f208f18118cd8a673c" id="r_a3184fe3c8d9230f208f18118cd8a673c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3184fe3c8d9230f208f18118cd8a673c">RESETS_RESET_I2C1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a3184fe3c8d9230f208f18118cd8a673c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29662dac2ded780e25d19244b338ca1b" id="r_a29662dac2ded780e25d19244b338ca1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a29662dac2ded780e25d19244b338ca1b">RESETS_RESET_I2C1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a29662dac2ded780e25d19244b338ca1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e2b4246310c9b0bf9277978f1f02ed" id="r_a98e2b4246310c9b0bf9277978f1f02ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a98e2b4246310c9b0bf9277978f1f02ed">RESETS_RESET_IO_BANK0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a98e2b4246310c9b0bf9277978f1f02ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc6c749bb4c709ffa030fbea390a902" id="r_a5fc6c749bb4c709ffa030fbea390a902"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5fc6c749bb4c709ffa030fbea390a902">RESETS_RESET_IO_BANK0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a5fc6c749bb4c709ffa030fbea390a902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0ab6d18d8328546e7b063fdb9f5d09" id="r_ace0ab6d18d8328546e7b063fdb9f5d09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ace0ab6d18d8328546e7b063fdb9f5d09">RESETS_RESET_IO_BANK0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ace0ab6d18d8328546e7b063fdb9f5d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0eef3bb96c7c1fdd710ff7af5b2ffd" id="r_aaa0eef3bb96c7c1fdd710ff7af5b2ffd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aaa0eef3bb96c7c1fdd710ff7af5b2ffd">RESETS_RESET_IO_BANK0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aaa0eef3bb96c7c1fdd710ff7af5b2ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a30c375090a934d70570b47b33d2f9" id="r_a83a30c375090a934d70570b47b33d2f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a83a30c375090a934d70570b47b33d2f9">RESETS_RESET_IO_BANK0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a83a30c375090a934d70570b47b33d2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9f73ac7e8505dccf777db16fe648e2" id="r_a8a9f73ac7e8505dccf777db16fe648e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8a9f73ac7e8505dccf777db16fe648e2">RESETS_RESET_IO_QSPI_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8a9f73ac7e8505dccf777db16fe648e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78851e3a93386c8d6927e93e2533f63" id="r_aa78851e3a93386c8d6927e93e2533f63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa78851e3a93386c8d6927e93e2533f63">RESETS_RESET_IO_QSPI_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aa78851e3a93386c8d6927e93e2533f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6645ad219cc2285e3d373b6eb7fc61" id="r_adf6645ad219cc2285e3d373b6eb7fc61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#adf6645ad219cc2285e3d373b6eb7fc61">RESETS_RESET_IO_QSPI_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:adf6645ad219cc2285e3d373b6eb7fc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7232a1827ead89a9714a9abd574117" id="r_aac7232a1827ead89a9714a9abd574117"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aac7232a1827ead89a9714a9abd574117">RESETS_RESET_IO_QSPI_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aac7232a1827ead89a9714a9abd574117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fdf7ddd212178dff9ca1d158705adf" id="r_a12fdf7ddd212178dff9ca1d158705adf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a12fdf7ddd212178dff9ca1d158705adf">RESETS_RESET_IO_QSPI_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a12fdf7ddd212178dff9ca1d158705adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535ed45db4a6856353b4d8e0a0744c05" id="r_a535ed45db4a6856353b4d8e0a0744c05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a535ed45db4a6856353b4d8e0a0744c05">RESETS_RESET_JTAG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a535ed45db4a6856353b4d8e0a0744c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1d33ccfd9ade7b2db3022d7283f0bc" id="r_ade1d33ccfd9ade7b2db3022d7283f0bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ade1d33ccfd9ade7b2db3022d7283f0bc">RESETS_RESET_JTAG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ade1d33ccfd9ade7b2db3022d7283f0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683dd29a7090c97021460fad29f7d73f" id="r_a683dd29a7090c97021460fad29f7d73f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a683dd29a7090c97021460fad29f7d73f">RESETS_RESET_JTAG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a683dd29a7090c97021460fad29f7d73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04043748cc4190a43b27eeae845dccea" id="r_a04043748cc4190a43b27eeae845dccea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a04043748cc4190a43b27eeae845dccea">RESETS_RESET_JTAG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a04043748cc4190a43b27eeae845dccea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae851570c3ea14a569b27345eb1bbe019" id="r_ae851570c3ea14a569b27345eb1bbe019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae851570c3ea14a569b27345eb1bbe019">RESETS_RESET_JTAG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae851570c3ea14a569b27345eb1bbe019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d4ef210d6a0a7e7ba903af2bf63f9a" id="r_aa5d4ef210d6a0a7e7ba903af2bf63f9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa5d4ef210d6a0a7e7ba903af2bf63f9a">RESETS_RESET_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:aa5d4ef210d6a0a7e7ba903af2bf63f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:aa5d4ef210d6a0a7e7ba903af2bf63f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390dc492f4bc446f632de1a27a66f146" id="r_a390dc492f4bc446f632de1a27a66f146"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a390dc492f4bc446f632de1a27a66f146">RESETS_RESET_PADS_BANK0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a390dc492f4bc446f632de1a27a66f146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a9bb1a04fcd166788977a8a13fc187" id="r_a10a9bb1a04fcd166788977a8a13fc187"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a10a9bb1a04fcd166788977a8a13fc187">RESETS_RESET_PADS_BANK0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a10a9bb1a04fcd166788977a8a13fc187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b687ee54622e8cb5174283d3f1fd431" id="r_a1b687ee54622e8cb5174283d3f1fd431"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a1b687ee54622e8cb5174283d3f1fd431">RESETS_RESET_PADS_BANK0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a1b687ee54622e8cb5174283d3f1fd431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85c27916d18ff03fdce794dd32903a8" id="r_ad85c27916d18ff03fdce794dd32903a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad85c27916d18ff03fdce794dd32903a8">RESETS_RESET_PADS_BANK0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ad85c27916d18ff03fdce794dd32903a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b164f82f4240577f22f7024aed75867" id="r_a3b164f82f4240577f22f7024aed75867"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3b164f82f4240577f22f7024aed75867">RESETS_RESET_PADS_BANK0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3b164f82f4240577f22f7024aed75867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f44e9e78bc59a8c6657d1d91ee2413e" id="r_a2f44e9e78bc59a8c6657d1d91ee2413e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2f44e9e78bc59a8c6657d1d91ee2413e">RESETS_RESET_PADS_QSPI_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2f44e9e78bc59a8c6657d1d91ee2413e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9acedf302ab5892b763d59c38227291" id="r_ab9acedf302ab5892b763d59c38227291"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab9acedf302ab5892b763d59c38227291">RESETS_RESET_PADS_QSPI_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ab9acedf302ab5892b763d59c38227291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf630ef36153e73ad0f90b50bb0d95dd" id="r_acf630ef36153e73ad0f90b50bb0d95dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acf630ef36153e73ad0f90b50bb0d95dd">RESETS_RESET_PADS_QSPI_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:acf630ef36153e73ad0f90b50bb0d95dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b612a2795597567425e2ba87f3ef690" id="r_a8b612a2795597567425e2ba87f3ef690"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8b612a2795597567425e2ba87f3ef690">RESETS_RESET_PADS_QSPI_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a8b612a2795597567425e2ba87f3ef690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627fbdcc89558f888578f7196914df88" id="r_a627fbdcc89558f888578f7196914df88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a627fbdcc89558f888578f7196914df88">RESETS_RESET_PADS_QSPI_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a627fbdcc89558f888578f7196914df88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7bf45ee16b06075e423714745ff720" id="r_a9a7bf45ee16b06075e423714745ff720"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9a7bf45ee16b06075e423714745ff720">RESETS_RESET_PIO0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9a7bf45ee16b06075e423714745ff720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c8075fd6f0e4cafcf4855cefc781e1" id="r_a14c8075fd6f0e4cafcf4855cefc781e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a14c8075fd6f0e4cafcf4855cefc781e1">RESETS_RESET_PIO0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a14c8075fd6f0e4cafcf4855cefc781e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59a9a761ed6fffb79045535961702c9" id="r_ad59a9a761ed6fffb79045535961702c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad59a9a761ed6fffb79045535961702c9">RESETS_RESET_PIO0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ad59a9a761ed6fffb79045535961702c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f1fb0db93e13daab290803e74b4c87" id="r_a43f1fb0db93e13daab290803e74b4c87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a43f1fb0db93e13daab290803e74b4c87">RESETS_RESET_PIO0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a43f1fb0db93e13daab290803e74b4c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f6cad8bdd12b8cc67ce8806bbd11601" id="r_a2f6cad8bdd12b8cc67ce8806bbd11601"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2f6cad8bdd12b8cc67ce8806bbd11601">RESETS_RESET_PIO0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2f6cad8bdd12b8cc67ce8806bbd11601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66b945ed9d9dcf1ee1c7509a6bfd6b6" id="r_aa66b945ed9d9dcf1ee1c7509a6bfd6b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa66b945ed9d9dcf1ee1c7509a6bfd6b6">RESETS_RESET_PIO1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa66b945ed9d9dcf1ee1c7509a6bfd6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db6f75cfad6c0e0b3f79fe37185a34c" id="r_a8db6f75cfad6c0e0b3f79fe37185a34c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8db6f75cfad6c0e0b3f79fe37185a34c">RESETS_RESET_PIO1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a8db6f75cfad6c0e0b3f79fe37185a34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219377be2e4abd92f1f0b8e389685ffc" id="r_a219377be2e4abd92f1f0b8e389685ffc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a219377be2e4abd92f1f0b8e389685ffc">RESETS_RESET_PIO1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a219377be2e4abd92f1f0b8e389685ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c3d69960d865a6aa6d902380efc474" id="r_ad7c3d69960d865a6aa6d902380efc474"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad7c3d69960d865a6aa6d902380efc474">RESETS_RESET_PIO1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ad7c3d69960d865a6aa6d902380efc474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2e178f4d1bd341c094a59ec10baf0f" id="r_a1f2e178f4d1bd341c094a59ec10baf0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a1f2e178f4d1bd341c094a59ec10baf0f">RESETS_RESET_PIO1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1f2e178f4d1bd341c094a59ec10baf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc0ce1377caa3dcf57d79e3bb55d073" id="r_adfc0ce1377caa3dcf57d79e3bb55d073"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#adfc0ce1377caa3dcf57d79e3bb55d073">RESETS_RESET_PIO2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adfc0ce1377caa3dcf57d79e3bb55d073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e5da78b915be686f3105ac8498424d" id="r_a83e5da78b915be686f3105ac8498424d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a83e5da78b915be686f3105ac8498424d">RESETS_RESET_PIO2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a83e5da78b915be686f3105ac8498424d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8952d1e61660f1d2aea0184744621a6" id="r_ad8952d1e61660f1d2aea0184744621a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad8952d1e61660f1d2aea0184744621a6">RESETS_RESET_PIO2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ad8952d1e61660f1d2aea0184744621a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f6b1fca684e5d7de29b00a9e09d428" id="r_a44f6b1fca684e5d7de29b00a9e09d428"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a44f6b1fca684e5d7de29b00a9e09d428">RESETS_RESET_PIO2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a44f6b1fca684e5d7de29b00a9e09d428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217cdc5eae7c525d29bd8229adbedfeb" id="r_a217cdc5eae7c525d29bd8229adbedfeb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a217cdc5eae7c525d29bd8229adbedfeb">RESETS_RESET_PIO2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a217cdc5eae7c525d29bd8229adbedfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1818f736b1e17e1a02ed439c317813" id="r_aed1818f736b1e17e1a02ed439c317813"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aed1818f736b1e17e1a02ed439c317813">RESETS_RESET_PLL_SYS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aed1818f736b1e17e1a02ed439c317813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49651b09720b1d1e97e01f4df759a15b" id="r_a49651b09720b1d1e97e01f4df759a15b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a49651b09720b1d1e97e01f4df759a15b">RESETS_RESET_PLL_SYS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a49651b09720b1d1e97e01f4df759a15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834fe7623eebedc43a51fa12e78a7216" id="r_a834fe7623eebedc43a51fa12e78a7216"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a834fe7623eebedc43a51fa12e78a7216">RESETS_RESET_PLL_SYS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a834fe7623eebedc43a51fa12e78a7216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6f018c96876e840690d0cf30ae5390" id="r_a4d6f018c96876e840690d0cf30ae5390"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4d6f018c96876e840690d0cf30ae5390">RESETS_RESET_PLL_SYS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a4d6f018c96876e840690d0cf30ae5390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457fbad47e0434493f621bbdb8b2dd95" id="r_a457fbad47e0434493f621bbdb8b2dd95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a457fbad47e0434493f621bbdb8b2dd95">RESETS_RESET_PLL_SYS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a457fbad47e0434493f621bbdb8b2dd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079bf04da4161de5df42c2a71f2b9254" id="r_a079bf04da4161de5df42c2a71f2b9254"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a079bf04da4161de5df42c2a71f2b9254">RESETS_RESET_PLL_USB_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a079bf04da4161de5df42c2a71f2b9254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e664f2ab7b367057cebb33b50e8a6f9" id="r_a0e664f2ab7b367057cebb33b50e8a6f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0e664f2ab7b367057cebb33b50e8a6f9">RESETS_RESET_PLL_USB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a0e664f2ab7b367057cebb33b50e8a6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dca71d37df10fe008153847a4d006f9" id="r_a3dca71d37df10fe008153847a4d006f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3dca71d37df10fe008153847a4d006f9">RESETS_RESET_PLL_USB_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3dca71d37df10fe008153847a4d006f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2defe1cab2cd984370da72b35b782729" id="r_a2defe1cab2cd984370da72b35b782729"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2defe1cab2cd984370da72b35b782729">RESETS_RESET_PLL_USB_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a2defe1cab2cd984370da72b35b782729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521eda28f8dfbdcb17eeca94f2ed4f0f" id="r_a521eda28f8dfbdcb17eeca94f2ed4f0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a521eda28f8dfbdcb17eeca94f2ed4f0f">RESETS_RESET_PLL_USB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a521eda28f8dfbdcb17eeca94f2ed4f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ac971bc365d1b4e5a2150a43a4bc23" id="r_a60ac971bc365d1b4e5a2150a43a4bc23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a60ac971bc365d1b4e5a2150a43a4bc23">RESETS_RESET_PWM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a60ac971bc365d1b4e5a2150a43a4bc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54057549e7145b0fb249fa12e1085b37" id="r_a54057549e7145b0fb249fa12e1085b37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a54057549e7145b0fb249fa12e1085b37">RESETS_RESET_PWM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a54057549e7145b0fb249fa12e1085b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d69df9d07ce7a04cb62a818784f0933" id="r_a2d69df9d07ce7a04cb62a818784f0933"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2d69df9d07ce7a04cb62a818784f0933">RESETS_RESET_PWM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a2d69df9d07ce7a04cb62a818784f0933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf7bbb2e34fdfa8c93390d1b2ce74b9" id="r_acdf7bbb2e34fdfa8c93390d1b2ce74b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acdf7bbb2e34fdfa8c93390d1b2ce74b9">RESETS_RESET_PWM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:acdf7bbb2e34fdfa8c93390d1b2ce74b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e90ec61cb0fc34deb1b82d88d34093" id="r_a61e90ec61cb0fc34deb1b82d88d34093"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a61e90ec61cb0fc34deb1b82d88d34093">RESETS_RESET_PWM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a61e90ec61cb0fc34deb1b82d88d34093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adae006081e5edcd0d8da54705f426d" id="r_a9adae006081e5edcd0d8da54705f426d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9adae006081e5edcd0d8da54705f426d">RESETS_RESET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1fffffff)</td></tr>
<tr class="separator:a9adae006081e5edcd0d8da54705f426d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47594cbfa72a58d26e4939f0a02c8d45" id="r_a47594cbfa72a58d26e4939f0a02c8d45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a47594cbfa72a58d26e4939f0a02c8d45">RESETS_RESET_SHA256_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a47594cbfa72a58d26e4939f0a02c8d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c9b392ef7d60e31000cdbb10ce0bc3" id="r_a76c9b392ef7d60e31000cdbb10ce0bc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a76c9b392ef7d60e31000cdbb10ce0bc3">RESETS_RESET_SHA256_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a76c9b392ef7d60e31000cdbb10ce0bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19424957fe9f578328b44e33ac9b8d04" id="r_a19424957fe9f578328b44e33ac9b8d04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a19424957fe9f578328b44e33ac9b8d04">RESETS_RESET_SHA256_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a19424957fe9f578328b44e33ac9b8d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6510ab3958d231f1083abbf182dd59b" id="r_af6510ab3958d231f1083abbf182dd59b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af6510ab3958d231f1083abbf182dd59b">RESETS_RESET_SHA256_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:af6510ab3958d231f1083abbf182dd59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49a88f88bfd32b84883e57ded49f350" id="r_ab49a88f88bfd32b84883e57ded49f350"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab49a88f88bfd32b84883e57ded49f350">RESETS_RESET_SHA256_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab49a88f88bfd32b84883e57ded49f350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753551062e7ccd078e93fdc90b2e916d" id="r_a753551062e7ccd078e93fdc90b2e916d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a753551062e7ccd078e93fdc90b2e916d">RESETS_RESET_SPI0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a753551062e7ccd078e93fdc90b2e916d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7644cbf0fcbab7bfb64a017f39deb822" id="r_a7644cbf0fcbab7bfb64a017f39deb822"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7644cbf0fcbab7bfb64a017f39deb822">RESETS_RESET_SPI0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a7644cbf0fcbab7bfb64a017f39deb822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3709324d0a4a25af27dd2ae3c76e0ed" id="r_af3709324d0a4a25af27dd2ae3c76e0ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af3709324d0a4a25af27dd2ae3c76e0ed">RESETS_RESET_SPI0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:af3709324d0a4a25af27dd2ae3c76e0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36864f283d848c39eb6141820c1264a1" id="r_a36864f283d848c39eb6141820c1264a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a36864f283d848c39eb6141820c1264a1">RESETS_RESET_SPI0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a36864f283d848c39eb6141820c1264a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc28e65c97e3202e2307480ef992068" id="r_a0dc28e65c97e3202e2307480ef992068"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0dc28e65c97e3202e2307480ef992068">RESETS_RESET_SPI0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0dc28e65c97e3202e2307480ef992068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d132b2d1e49038267184ed9bc61b47" id="r_a14d132b2d1e49038267184ed9bc61b47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a14d132b2d1e49038267184ed9bc61b47">RESETS_RESET_SPI1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a14d132b2d1e49038267184ed9bc61b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ede9d943a45c4d65864abcbefb44a23" id="r_a5ede9d943a45c4d65864abcbefb44a23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5ede9d943a45c4d65864abcbefb44a23">RESETS_RESET_SPI1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a5ede9d943a45c4d65864abcbefb44a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d67a7bcce647459ab1cadd6ba2de766" id="r_a0d67a7bcce647459ab1cadd6ba2de766"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0d67a7bcce647459ab1cadd6ba2de766">RESETS_RESET_SPI1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a0d67a7bcce647459ab1cadd6ba2de766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cdf0deb246826e38dbd7606ab0d3cb9" id="r_a0cdf0deb246826e38dbd7606ab0d3cb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0cdf0deb246826e38dbd7606ab0d3cb9">RESETS_RESET_SPI1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a0cdf0deb246826e38dbd7606ab0d3cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816082d3a80c8e1ec00fc7600edf7e75" id="r_a816082d3a80c8e1ec00fc7600edf7e75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a816082d3a80c8e1ec00fc7600edf7e75">RESETS_RESET_SPI1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a816082d3a80c8e1ec00fc7600edf7e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205e4ff1260678c8e0c54cb3b9702a1e" id="r_a205e4ff1260678c8e0c54cb3b9702a1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a205e4ff1260678c8e0c54cb3b9702a1e">RESETS_RESET_SYSCFG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a205e4ff1260678c8e0c54cb3b9702a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478a92d0a932597eeddf19bf4d1ad8b6" id="r_a478a92d0a932597eeddf19bf4d1ad8b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a478a92d0a932597eeddf19bf4d1ad8b6">RESETS_RESET_SYSCFG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a478a92d0a932597eeddf19bf4d1ad8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d07ca9a428d2f66ed4ac25d6d36cb6b" id="r_a0d07ca9a428d2f66ed4ac25d6d36cb6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0d07ca9a428d2f66ed4ac25d6d36cb6b">RESETS_RESET_SYSCFG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a0d07ca9a428d2f66ed4ac25d6d36cb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71c037f5bdc9003878bbd2664cc2373" id="r_aa71c037f5bdc9003878bbd2664cc2373"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa71c037f5bdc9003878bbd2664cc2373">RESETS_RESET_SYSCFG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:aa71c037f5bdc9003878bbd2664cc2373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07460b53a2aaf2d65e55d105cb24a02b" id="r_a07460b53a2aaf2d65e55d105cb24a02b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a07460b53a2aaf2d65e55d105cb24a02b">RESETS_RESET_SYSCFG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a07460b53a2aaf2d65e55d105cb24a02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7832b71c829c6d1b183d9c8a5378b4e" id="r_ad7832b71c829c6d1b183d9c8a5378b4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad7832b71c829c6d1b183d9c8a5378b4e">RESETS_RESET_SYSINFO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad7832b71c829c6d1b183d9c8a5378b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3667fa388531b12405ef09b1f353e984" id="r_a3667fa388531b12405ef09b1f353e984"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3667fa388531b12405ef09b1f353e984">RESETS_RESET_SYSINFO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a3667fa388531b12405ef09b1f353e984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55772b9df22dc0be046d6e79f65e2fda" id="r_a55772b9df22dc0be046d6e79f65e2fda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a55772b9df22dc0be046d6e79f65e2fda">RESETS_RESET_SYSINFO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a55772b9df22dc0be046d6e79f65e2fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b73e8d05bfd60dd0cd7de2494162838" id="r_a6b73e8d05bfd60dd0cd7de2494162838"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6b73e8d05bfd60dd0cd7de2494162838">RESETS_RESET_SYSINFO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a6b73e8d05bfd60dd0cd7de2494162838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cd00595108364b3f305d5a655b2cba" id="r_a12cd00595108364b3f305d5a655b2cba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a12cd00595108364b3f305d5a655b2cba">RESETS_RESET_SYSINFO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a12cd00595108364b3f305d5a655b2cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae193432386d5c8a3921921451ea0f192" id="r_ae193432386d5c8a3921921451ea0f192"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae193432386d5c8a3921921451ea0f192">RESETS_RESET_TBMAN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae193432386d5c8a3921921451ea0f192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a61345ee61dc33aa302da100f538827" id="r_a8a61345ee61dc33aa302da100f538827"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8a61345ee61dc33aa302da100f538827">RESETS_RESET_TBMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a8a61345ee61dc33aa302da100f538827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac751b2717d02521efc58e8269e2a33d" id="r_aac751b2717d02521efc58e8269e2a33d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aac751b2717d02521efc58e8269e2a33d">RESETS_RESET_TBMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aac751b2717d02521efc58e8269e2a33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a6f5025a70dc1cc4e42f0cff34ed63" id="r_ad2a6f5025a70dc1cc4e42f0cff34ed63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad2a6f5025a70dc1cc4e42f0cff34ed63">RESETS_RESET_TBMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ad2a6f5025a70dc1cc4e42f0cff34ed63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ae6221034b254e1b52a69cd600712b" id="r_a60ae6221034b254e1b52a69cd600712b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a60ae6221034b254e1b52a69cd600712b">RESETS_RESET_TBMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a60ae6221034b254e1b52a69cd600712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09251792125573bfe3c1228568e75793" id="r_a09251792125573bfe3c1228568e75793"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a09251792125573bfe3c1228568e75793">RESETS_RESET_TIMER0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a09251792125573bfe3c1228568e75793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e44947490b1989b91b1000c0a87dd3" id="r_a04e44947490b1989b91b1000c0a87dd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a04e44947490b1989b91b1000c0a87dd3">RESETS_RESET_TIMER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a04e44947490b1989b91b1000c0a87dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad496f7c03e0866ed02c055b8183a6f29" id="r_ad496f7c03e0866ed02c055b8183a6f29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad496f7c03e0866ed02c055b8183a6f29">RESETS_RESET_TIMER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:ad496f7c03e0866ed02c055b8183a6f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742507b93a407729a108c7a1f9ce1f76" id="r_a742507b93a407729a108c7a1f9ce1f76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a742507b93a407729a108c7a1f9ce1f76">RESETS_RESET_TIMER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a742507b93a407729a108c7a1f9ce1f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbea46427e3ab038c249fd558f45b55" id="r_a3bbea46427e3ab038c249fd558f45b55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3bbea46427e3ab038c249fd558f45b55">RESETS_RESET_TIMER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3bbea46427e3ab038c249fd558f45b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7095c1df968e2f745113d1b882c1e332" id="r_a7095c1df968e2f745113d1b882c1e332"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7095c1df968e2f745113d1b882c1e332">RESETS_RESET_TIMER1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7095c1df968e2f745113d1b882c1e332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85560eadff0e602ebbe659ef97039668" id="r_a85560eadff0e602ebbe659ef97039668"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a85560eadff0e602ebbe659ef97039668">RESETS_RESET_TIMER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a85560eadff0e602ebbe659ef97039668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406611bb81eb685b9924aa47e6ac1d64" id="r_a406611bb81eb685b9924aa47e6ac1d64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a406611bb81eb685b9924aa47e6ac1d64">RESETS_RESET_TIMER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a406611bb81eb685b9924aa47e6ac1d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4587302d8c401ab11a6ac373544b76" id="r_a9d4587302d8c401ab11a6ac373544b76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9d4587302d8c401ab11a6ac373544b76">RESETS_RESET_TIMER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a9d4587302d8c401ab11a6ac373544b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af611f70710a6093976c314efb9db49fe" id="r_af611f70710a6093976c314efb9db49fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af611f70710a6093976c314efb9db49fe">RESETS_RESET_TIMER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af611f70710a6093976c314efb9db49fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757ec5a7d8fd6c683a3cc224cc34c260" id="r_a757ec5a7d8fd6c683a3cc224cc34c260"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a757ec5a7d8fd6c683a3cc224cc34c260">RESETS_RESET_TRNG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a757ec5a7d8fd6c683a3cc224cc34c260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab115b1e220e3e37f8ce6a17026c12d2d" id="r_ab115b1e220e3e37f8ce6a17026c12d2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab115b1e220e3e37f8ce6a17026c12d2d">RESETS_RESET_TRNG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:ab115b1e220e3e37f8ce6a17026c12d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4560a6fff2f82c728b375bcb3f370c" id="r_a4c4560a6fff2f82c728b375bcb3f370c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4c4560a6fff2f82c728b375bcb3f370c">RESETS_RESET_TRNG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a4c4560a6fff2f82c728b375bcb3f370c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79095fe2c18b220eb73b93a67ebb09b4" id="r_a79095fe2c18b220eb73b93a67ebb09b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a79095fe2c18b220eb73b93a67ebb09b4">RESETS_RESET_TRNG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a79095fe2c18b220eb73b93a67ebb09b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b56421f7273409176d4463024f477d" id="r_a93b56421f7273409176d4463024f477d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a93b56421f7273409176d4463024f477d">RESETS_RESET_TRNG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a93b56421f7273409176d4463024f477d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42295de1b6c0103d4dfafb16307efea" id="r_ad42295de1b6c0103d4dfafb16307efea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad42295de1b6c0103d4dfafb16307efea">RESETS_RESET_UART0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad42295de1b6c0103d4dfafb16307efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03eb79095a8e72c89c3e25ab81ca2e8b" id="r_a03eb79095a8e72c89c3e25ab81ca2e8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a03eb79095a8e72c89c3e25ab81ca2e8b">RESETS_RESET_UART0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a03eb79095a8e72c89c3e25ab81ca2e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649533a5a7ee9eee9a01f3eed8683fd5" id="r_a649533a5a7ee9eee9a01f3eed8683fd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a649533a5a7ee9eee9a01f3eed8683fd5">RESETS_RESET_UART0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a649533a5a7ee9eee9a01f3eed8683fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b624d2ec202319996285655490381c" id="r_ac4b624d2ec202319996285655490381c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac4b624d2ec202319996285655490381c">RESETS_RESET_UART0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:ac4b624d2ec202319996285655490381c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6267c6084d434f0e7bde2f67f3f89e1" id="r_ad6267c6084d434f0e7bde2f67f3f89e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad6267c6084d434f0e7bde2f67f3f89e1">RESETS_RESET_UART0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad6267c6084d434f0e7bde2f67f3f89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0934268fa422658878a9b80218f6de95" id="r_a0934268fa422658878a9b80218f6de95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0934268fa422658878a9b80218f6de95">RESETS_RESET_UART1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0934268fa422658878a9b80218f6de95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc5b052aa618d0a3832eb540c6548fb" id="r_a1fc5b052aa618d0a3832eb540c6548fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a1fc5b052aa618d0a3832eb540c6548fb">RESETS_RESET_UART1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a1fc5b052aa618d0a3832eb540c6548fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfd58fe66c9d8edf0925b153954478c" id="r_aadfd58fe66c9d8edf0925b153954478c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aadfd58fe66c9d8edf0925b153954478c">RESETS_RESET_UART1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:aadfd58fe66c9d8edf0925b153954478c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5053b6963750409b90aa192baaa138fa" id="r_a5053b6963750409b90aa192baaa138fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5053b6963750409b90aa192baaa138fa">RESETS_RESET_UART1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a5053b6963750409b90aa192baaa138fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1feb90bbc7e048c8b90dab87e45997c" id="r_ac1feb90bbc7e048c8b90dab87e45997c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac1feb90bbc7e048c8b90dab87e45997c">RESETS_RESET_UART1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac1feb90bbc7e048c8b90dab87e45997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5b317da5037517a1792c65db0bb5e1" id="r_ada5b317da5037517a1792c65db0bb5e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ada5b317da5037517a1792c65db0bb5e1">RESETS_RESET_USBCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ada5b317da5037517a1792c65db0bb5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c4b7967756110168a8cb56a69ff16d" id="r_ad8c4b7967756110168a8cb56a69ff16d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad8c4b7967756110168a8cb56a69ff16d">RESETS_RESET_USBCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:ad8c4b7967756110168a8cb56a69ff16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e9f9191ce0c45f03b6bade6b38b54f" id="r_a47e9f9191ce0c45f03b6bade6b38b54f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a47e9f9191ce0c45f03b6bade6b38b54f">RESETS_RESET_USBCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a47e9f9191ce0c45f03b6bade6b38b54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57846b329e9346705d0c0d8f51d9b169" id="r_a57846b329e9346705d0c0d8f51d9b169"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a57846b329e9346705d0c0d8f51d9b169">RESETS_RESET_USBCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a57846b329e9346705d0c0d8f51d9b169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26592d8b80a564673c9c3dd88c08f91a" id="r_a26592d8b80a564673c9c3dd88c08f91a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a26592d8b80a564673c9c3dd88c08f91a">RESETS_RESET_USBCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a26592d8b80a564673c9c3dd88c08f91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b6d8112f57c2232ec9fe3d83db1184" id="r_a62b6d8112f57c2232ec9fe3d83db1184"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a62b6d8112f57c2232ec9fe3d83db1184">RESETS_WDSEL_ADC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a62b6d8112f57c2232ec9fe3d83db1184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8870918501c266ab84d5e6cbe17a7f6" id="r_af8870918501c266ab84d5e6cbe17a7f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af8870918501c266ab84d5e6cbe17a7f6">RESETS_WDSEL_ADC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af8870918501c266ab84d5e6cbe17a7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcabd8265398295acda83483dd05943f" id="r_abcabd8265398295acda83483dd05943f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#abcabd8265398295acda83483dd05943f">RESETS_WDSEL_ADC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abcabd8265398295acda83483dd05943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0bb4bfa721608b74dcaf2838da1704" id="r_a1e0bb4bfa721608b74dcaf2838da1704"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a1e0bb4bfa721608b74dcaf2838da1704">RESETS_WDSEL_ADC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1e0bb4bfa721608b74dcaf2838da1704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2020e4f6b50f40e2d302e0b5bd03658f" id="r_a2020e4f6b50f40e2d302e0b5bd03658f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2020e4f6b50f40e2d302e0b5bd03658f">RESETS_WDSEL_ADC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2020e4f6b50f40e2d302e0b5bd03658f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba2d6b11944b62d678476820d76ecfa" id="r_aeba2d6b11944b62d678476820d76ecfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aeba2d6b11944b62d678476820d76ecfa">RESETS_WDSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1fffffff)</td></tr>
<tr class="separator:aeba2d6b11944b62d678476820d76ecfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d055f8a7f68692d64a4a71bd501446" id="r_a07d055f8a7f68692d64a4a71bd501446"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a07d055f8a7f68692d64a4a71bd501446">RESETS_WDSEL_BUSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a07d055f8a7f68692d64a4a71bd501446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5b2fb89319d5b5c07dffdfaddf22a6" id="r_a4c5b2fb89319d5b5c07dffdfaddf22a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4c5b2fb89319d5b5c07dffdfaddf22a6">RESETS_WDSEL_BUSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a4c5b2fb89319d5b5c07dffdfaddf22a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b3da238f9f06bd3f9832ce523e4741" id="r_a55b3da238f9f06bd3f9832ce523e4741"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a55b3da238f9f06bd3f9832ce523e4741">RESETS_WDSEL_BUSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a55b3da238f9f06bd3f9832ce523e4741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46ca8f9f400912144b8e96718ab983b" id="r_af46ca8f9f400912144b8e96718ab983b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af46ca8f9f400912144b8e96718ab983b">RESETS_WDSEL_BUSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af46ca8f9f400912144b8e96718ab983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871ef42ca4bbf4e886c5bf86166d68d9" id="r_a871ef42ca4bbf4e886c5bf86166d68d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a871ef42ca4bbf4e886c5bf86166d68d9">RESETS_WDSEL_BUSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a871ef42ca4bbf4e886c5bf86166d68d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac473d77d1a8a720484d885ef3fd4e733" id="r_ac473d77d1a8a720484d885ef3fd4e733"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac473d77d1a8a720484d885ef3fd4e733">RESETS_WDSEL_DMA_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac473d77d1a8a720484d885ef3fd4e733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3663519506e4f6c2c9d04d77d3a286e7" id="r_a3663519506e4f6c2c9d04d77d3a286e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3663519506e4f6c2c9d04d77d3a286e7">RESETS_WDSEL_DMA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a3663519506e4f6c2c9d04d77d3a286e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408c74d27e4290e6dcf3f50ed92d1497" id="r_a408c74d27e4290e6dcf3f50ed92d1497"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a408c74d27e4290e6dcf3f50ed92d1497">RESETS_WDSEL_DMA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a408c74d27e4290e6dcf3f50ed92d1497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c26d03de7aea3918fc39acd6a94999c" id="r_a6c26d03de7aea3918fc39acd6a94999c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6c26d03de7aea3918fc39acd6a94999c">RESETS_WDSEL_DMA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a6c26d03de7aea3918fc39acd6a94999c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb1a2f9ab4ce00588e0004946af20a0" id="r_abdb1a2f9ab4ce00588e0004946af20a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#abdb1a2f9ab4ce00588e0004946af20a0">RESETS_WDSEL_DMA_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abdb1a2f9ab4ce00588e0004946af20a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6b5d105e7177dc4105d48f64e1fa3b" id="r_a1a6b5d105e7177dc4105d48f64e1fa3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a1a6b5d105e7177dc4105d48f64e1fa3b">RESETS_WDSEL_HSTX_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1a6b5d105e7177dc4105d48f64e1fa3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d203eaa9fe1451f6892f481674b648" id="r_af7d203eaa9fe1451f6892f481674b648"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af7d203eaa9fe1451f6892f481674b648">RESETS_WDSEL_HSTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:af7d203eaa9fe1451f6892f481674b648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b99b241f1662943a85a727bdb52f95" id="r_a70b99b241f1662943a85a727bdb52f95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a70b99b241f1662943a85a727bdb52f95">RESETS_WDSEL_HSTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a70b99b241f1662943a85a727bdb52f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c8cd942e452e192ec614f62a68dc52" id="r_a39c8cd942e452e192ec614f62a68dc52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a39c8cd942e452e192ec614f62a68dc52">RESETS_WDSEL_HSTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a39c8cd942e452e192ec614f62a68dc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9034a2fcceaa9a907fba42f54ab75be" id="r_aa9034a2fcceaa9a907fba42f54ab75be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa9034a2fcceaa9a907fba42f54ab75be">RESETS_WDSEL_HSTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa9034a2fcceaa9a907fba42f54ab75be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10bd651e66d5ae4954c7965dd7cc8f3" id="r_af10bd651e66d5ae4954c7965dd7cc8f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af10bd651e66d5ae4954c7965dd7cc8f3">RESETS_WDSEL_I2C0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af10bd651e66d5ae4954c7965dd7cc8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9538d6044f1f69c8243ae544f972312c" id="r_a9538d6044f1f69c8243ae544f972312c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9538d6044f1f69c8243ae544f972312c">RESETS_WDSEL_I2C0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a9538d6044f1f69c8243ae544f972312c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca98d5317b0083779d1b2dce66eb3a6b" id="r_aca98d5317b0083779d1b2dce66eb3a6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aca98d5317b0083779d1b2dce66eb3a6b">RESETS_WDSEL_I2C0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aca98d5317b0083779d1b2dce66eb3a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c8687cda722f4744cf9579b2704fa4e" id="r_a6c8687cda722f4744cf9579b2704fa4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6c8687cda722f4744cf9579b2704fa4e">RESETS_WDSEL_I2C0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6c8687cda722f4744cf9579b2704fa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4989436324dc971fb03f832cb54e57" id="r_a8e4989436324dc971fb03f832cb54e57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8e4989436324dc971fb03f832cb54e57">RESETS_WDSEL_I2C0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8e4989436324dc971fb03f832cb54e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37dfee65c3c3a4a7057c56f39527cb10" id="r_a37dfee65c3c3a4a7057c56f39527cb10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a37dfee65c3c3a4a7057c56f39527cb10">RESETS_WDSEL_I2C1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a37dfee65c3c3a4a7057c56f39527cb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf6f27579105c740be4d1548492bb4b" id="r_a2cf6f27579105c740be4d1548492bb4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2cf6f27579105c740be4d1548492bb4b">RESETS_WDSEL_I2C1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a2cf6f27579105c740be4d1548492bb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132b9ff0d4e9e10065adcdf4d1de8058" id="r_a132b9ff0d4e9e10065adcdf4d1de8058"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a132b9ff0d4e9e10065adcdf4d1de8058">RESETS_WDSEL_I2C1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a132b9ff0d4e9e10065adcdf4d1de8058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384f30f6f36f8f2349b2bd5a9c6ec37e" id="r_a384f30f6f36f8f2349b2bd5a9c6ec37e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a384f30f6f36f8f2349b2bd5a9c6ec37e">RESETS_WDSEL_I2C1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a384f30f6f36f8f2349b2bd5a9c6ec37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413e073b5f52753efa4f1e0ad3de76a8" id="r_a413e073b5f52753efa4f1e0ad3de76a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a413e073b5f52753efa4f1e0ad3de76a8">RESETS_WDSEL_I2C1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a413e073b5f52753efa4f1e0ad3de76a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e91eac1491417a9a2a6de480f211a6" id="r_ab8e91eac1491417a9a2a6de480f211a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab8e91eac1491417a9a2a6de480f211a6">RESETS_WDSEL_IO_BANK0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab8e91eac1491417a9a2a6de480f211a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4232e966c2743b1e6a2d8c2acc0ee715" id="r_a4232e966c2743b1e6a2d8c2acc0ee715"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4232e966c2743b1e6a2d8c2acc0ee715">RESETS_WDSEL_IO_BANK0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a4232e966c2743b1e6a2d8c2acc0ee715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7453aae24080181dbe73ad3ee8d8660b" id="r_a7453aae24080181dbe73ad3ee8d8660b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7453aae24080181dbe73ad3ee8d8660b">RESETS_WDSEL_IO_BANK0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a7453aae24080181dbe73ad3ee8d8660b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2eab233e62d3534525fb97ac03d43b1" id="r_ae2eab233e62d3534525fb97ac03d43b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae2eab233e62d3534525fb97ac03d43b1">RESETS_WDSEL_IO_BANK0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae2eab233e62d3534525fb97ac03d43b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc534e9402271f755b0e19426afef0b" id="r_a8bc534e9402271f755b0e19426afef0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8bc534e9402271f755b0e19426afef0b">RESETS_WDSEL_IO_BANK0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8bc534e9402271f755b0e19426afef0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b4a28386d4593354342e9cd01e8b98" id="r_a78b4a28386d4593354342e9cd01e8b98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a78b4a28386d4593354342e9cd01e8b98">RESETS_WDSEL_IO_QSPI_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a78b4a28386d4593354342e9cd01e8b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5de28ec59785a431ac37073bd7089a8" id="r_ae5de28ec59785a431ac37073bd7089a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae5de28ec59785a431ac37073bd7089a8">RESETS_WDSEL_IO_QSPI_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ae5de28ec59785a431ac37073bd7089a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5a3b37b1e4235a2164bf54085430fe" id="r_a3c5a3b37b1e4235a2164bf54085430fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3c5a3b37b1e4235a2164bf54085430fe">RESETS_WDSEL_IO_QSPI_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3c5a3b37b1e4235a2164bf54085430fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac661055b1529de5286ed1d667ea6fcee" id="r_ac661055b1529de5286ed1d667ea6fcee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac661055b1529de5286ed1d667ea6fcee">RESETS_WDSEL_IO_QSPI_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac661055b1529de5286ed1d667ea6fcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d6c05c59658fbcf6eb3c22aa2409ac" id="r_a21d6c05c59658fbcf6eb3c22aa2409ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a21d6c05c59658fbcf6eb3c22aa2409ac">RESETS_WDSEL_IO_QSPI_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a21d6c05c59658fbcf6eb3c22aa2409ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2277225958c40db09c7058d46cfa96ff" id="r_a2277225958c40db09c7058d46cfa96ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2277225958c40db09c7058d46cfa96ff">RESETS_WDSEL_JTAG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2277225958c40db09c7058d46cfa96ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456e875da07d798fdef6f46d6b35c0bf" id="r_a456e875da07d798fdef6f46d6b35c0bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a456e875da07d798fdef6f46d6b35c0bf">RESETS_WDSEL_JTAG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a456e875da07d798fdef6f46d6b35c0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950f636efe051a13c33988bce6b7d927" id="r_a950f636efe051a13c33988bce6b7d927"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a950f636efe051a13c33988bce6b7d927">RESETS_WDSEL_JTAG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a950f636efe051a13c33988bce6b7d927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab415aeec49bac174984dabd561f9a4ba" id="r_ab415aeec49bac174984dabd561f9a4ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab415aeec49bac174984dabd561f9a4ba">RESETS_WDSEL_JTAG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ab415aeec49bac174984dabd561f9a4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a224dbb4fe8f991575f9633cfc8e36d73" id="r_a224dbb4fe8f991575f9633cfc8e36d73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a224dbb4fe8f991575f9633cfc8e36d73">RESETS_WDSEL_JTAG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a224dbb4fe8f991575f9633cfc8e36d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3181dd731c3fdbe3e5460110e0b3d51d" id="r_a3181dd731c3fdbe3e5460110e0b3d51d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3181dd731c3fdbe3e5460110e0b3d51d">RESETS_WDSEL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a3181dd731c3fdbe3e5460110e0b3d51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b4970c056600ff7b22a085fb0c3458" id="r_af5b4970c056600ff7b22a085fb0c3458"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af5b4970c056600ff7b22a085fb0c3458">RESETS_WDSEL_PADS_BANK0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af5b4970c056600ff7b22a085fb0c3458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe38e3adab03daf831a41512f1faea32" id="r_abe38e3adab03daf831a41512f1faea32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#abe38e3adab03daf831a41512f1faea32">RESETS_WDSEL_PADS_BANK0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:abe38e3adab03daf831a41512f1faea32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649df662998adea581345f083f77c25f" id="r_a649df662998adea581345f083f77c25f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a649df662998adea581345f083f77c25f">RESETS_WDSEL_PADS_BANK0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a649df662998adea581345f083f77c25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7bf17b73e971c570024343e57ddb75d" id="r_af7bf17b73e971c570024343e57ddb75d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af7bf17b73e971c570024343e57ddb75d">RESETS_WDSEL_PADS_BANK0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:af7bf17b73e971c570024343e57ddb75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ae5b7cd44689fc9d65f2f93530647a" id="r_ab7ae5b7cd44689fc9d65f2f93530647a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab7ae5b7cd44689fc9d65f2f93530647a">RESETS_WDSEL_PADS_BANK0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab7ae5b7cd44689fc9d65f2f93530647a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ad2911631554b693c526e05482b7e1" id="r_a99ad2911631554b693c526e05482b7e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a99ad2911631554b693c526e05482b7e1">RESETS_WDSEL_PADS_QSPI_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a99ad2911631554b693c526e05482b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3323a1e2940eaf2e42b0ea178d0015" id="r_a7e3323a1e2940eaf2e42b0ea178d0015"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7e3323a1e2940eaf2e42b0ea178d0015">RESETS_WDSEL_PADS_QSPI_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a7e3323a1e2940eaf2e42b0ea178d0015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ef082d062efb8c29241933e046a2b5" id="r_a78ef082d062efb8c29241933e046a2b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a78ef082d062efb8c29241933e046a2b5">RESETS_WDSEL_PADS_QSPI_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a78ef082d062efb8c29241933e046a2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e6390ca08963e6cbabd7e285ca2251" id="r_ad0e6390ca08963e6cbabd7e285ca2251"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad0e6390ca08963e6cbabd7e285ca2251">RESETS_WDSEL_PADS_QSPI_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ad0e6390ca08963e6cbabd7e285ca2251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff71cbba88aced33f32ba4fe23c9a14" id="r_a9ff71cbba88aced33f32ba4fe23c9a14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9ff71cbba88aced33f32ba4fe23c9a14">RESETS_WDSEL_PADS_QSPI_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9ff71cbba88aced33f32ba4fe23c9a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb3995336f5cc7f459e1763e615f045" id="r_a9bb3995336f5cc7f459e1763e615f045"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9bb3995336f5cc7f459e1763e615f045">RESETS_WDSEL_PIO0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9bb3995336f5cc7f459e1763e615f045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f273482a8b9e9e1005be345454e0e5" id="r_a13f273482a8b9e9e1005be345454e0e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a13f273482a8b9e9e1005be345454e0e5">RESETS_WDSEL_PIO0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a13f273482a8b9e9e1005be345454e0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3521fba13da045a18398713fdfe08ccd" id="r_a3521fba13da045a18398713fdfe08ccd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3521fba13da045a18398713fdfe08ccd">RESETS_WDSEL_PIO0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a3521fba13da045a18398713fdfe08ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11156f5a38e12e78c0c565bf91513f2f" id="r_a11156f5a38e12e78c0c565bf91513f2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a11156f5a38e12e78c0c565bf91513f2f">RESETS_WDSEL_PIO0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a11156f5a38e12e78c0c565bf91513f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2689e33234bcdfc5422972d8d91f5887" id="r_a2689e33234bcdfc5422972d8d91f5887"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2689e33234bcdfc5422972d8d91f5887">RESETS_WDSEL_PIO0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2689e33234bcdfc5422972d8d91f5887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b6bf04383a3b208d96bcba6607e57d" id="r_af3b6bf04383a3b208d96bcba6607e57d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af3b6bf04383a3b208d96bcba6607e57d">RESETS_WDSEL_PIO1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af3b6bf04383a3b208d96bcba6607e57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749ec6af1c68708be27701b7fb0e830b" id="r_a749ec6af1c68708be27701b7fb0e830b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a749ec6af1c68708be27701b7fb0e830b">RESETS_WDSEL_PIO1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a749ec6af1c68708be27701b7fb0e830b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ce2172398d805a597c24926deedf1a" id="r_a86ce2172398d805a597c24926deedf1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a86ce2172398d805a597c24926deedf1a">RESETS_WDSEL_PIO1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a86ce2172398d805a597c24926deedf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17deed4fe5b3f85b2dfc1e8f366a2ea8" id="r_a17deed4fe5b3f85b2dfc1e8f366a2ea8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a17deed4fe5b3f85b2dfc1e8f366a2ea8">RESETS_WDSEL_PIO1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a17deed4fe5b3f85b2dfc1e8f366a2ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bb02984b45bb4268c8451e408483b2" id="r_ac0bb02984b45bb4268c8451e408483b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac0bb02984b45bb4268c8451e408483b2">RESETS_WDSEL_PIO1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac0bb02984b45bb4268c8451e408483b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7815cc9bfe9ca728cff01bebdd40610e" id="r_a7815cc9bfe9ca728cff01bebdd40610e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7815cc9bfe9ca728cff01bebdd40610e">RESETS_WDSEL_PIO2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7815cc9bfe9ca728cff01bebdd40610e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada42f93c32051647c25d019c908efe8e" id="r_ada42f93c32051647c25d019c908efe8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ada42f93c32051647c25d019c908efe8e">RESETS_WDSEL_PIO2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:ada42f93c32051647c25d019c908efe8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accacbec6dd21e9727db0b4b88b6fe357" id="r_accacbec6dd21e9727db0b4b88b6fe357"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#accacbec6dd21e9727db0b4b88b6fe357">RESETS_WDSEL_PIO2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:accacbec6dd21e9727db0b4b88b6fe357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5554a0c052925dec87e2d9e894b2584c" id="r_a5554a0c052925dec87e2d9e894b2584c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5554a0c052925dec87e2d9e894b2584c">RESETS_WDSEL_PIO2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a5554a0c052925dec87e2d9e894b2584c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbcf56a6a0778618da957c997da5283c" id="r_abbcf56a6a0778618da957c997da5283c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#abbcf56a6a0778618da957c997da5283c">RESETS_WDSEL_PIO2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abbcf56a6a0778618da957c997da5283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289fc34996d42aec87b1c702b3e51f6c" id="r_a289fc34996d42aec87b1c702b3e51f6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a289fc34996d42aec87b1c702b3e51f6c">RESETS_WDSEL_PLL_SYS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a289fc34996d42aec87b1c702b3e51f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c78c966883043be526581c4fc2f8087" id="r_a3c78c966883043be526581c4fc2f8087"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a3c78c966883043be526581c4fc2f8087">RESETS_WDSEL_PLL_SYS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a3c78c966883043be526581c4fc2f8087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072c5bfc52e523192d140fe71a9733a6" id="r_a072c5bfc52e523192d140fe71a9733a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a072c5bfc52e523192d140fe71a9733a6">RESETS_WDSEL_PLL_SYS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a072c5bfc52e523192d140fe71a9733a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f39762e7162fad45abf07e2814381e" id="r_a07f39762e7162fad45abf07e2814381e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a07f39762e7162fad45abf07e2814381e">RESETS_WDSEL_PLL_SYS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a07f39762e7162fad45abf07e2814381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac97271d3d1f74f3d9b1e92b32a990e7f" id="r_ac97271d3d1f74f3d9b1e92b32a990e7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac97271d3d1f74f3d9b1e92b32a990e7f">RESETS_WDSEL_PLL_SYS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac97271d3d1f74f3d9b1e92b32a990e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00f01fde99c7e7c2f16bd074d679cb6" id="r_ac00f01fde99c7e7c2f16bd074d679cb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac00f01fde99c7e7c2f16bd074d679cb6">RESETS_WDSEL_PLL_USB_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac00f01fde99c7e7c2f16bd074d679cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf24264d0552432eb2e2957f624c45e4" id="r_acf24264d0552432eb2e2957f624c45e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acf24264d0552432eb2e2957f624c45e4">RESETS_WDSEL_PLL_USB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:acf24264d0552432eb2e2957f624c45e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d414eeb5ebe58ae112f1042a3faec66" id="r_a0d414eeb5ebe58ae112f1042a3faec66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0d414eeb5ebe58ae112f1042a3faec66">RESETS_WDSEL_PLL_USB_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a0d414eeb5ebe58ae112f1042a3faec66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0028f5498b0a14cf225b5ee5b8e47392" id="r_a0028f5498b0a14cf225b5ee5b8e47392"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a0028f5498b0a14cf225b5ee5b8e47392">RESETS_WDSEL_PLL_USB_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a0028f5498b0a14cf225b5ee5b8e47392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d3edd791a188ff758044a11efc4e90" id="r_ac7d3edd791a188ff758044a11efc4e90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac7d3edd791a188ff758044a11efc4e90">RESETS_WDSEL_PLL_USB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac7d3edd791a188ff758044a11efc4e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348ed535b8f8eaef8147da4003c51621" id="r_a348ed535b8f8eaef8147da4003c51621"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a348ed535b8f8eaef8147da4003c51621">RESETS_WDSEL_PWM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a348ed535b8f8eaef8147da4003c51621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e93aad50f097c4fd234c5a7e7b1da30" id="r_a9e93aad50f097c4fd234c5a7e7b1da30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9e93aad50f097c4fd234c5a7e7b1da30">RESETS_WDSEL_PWM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a9e93aad50f097c4fd234c5a7e7b1da30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7812ba5d9952f2e388185fc6f41b7284" id="r_a7812ba5d9952f2e388185fc6f41b7284"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7812ba5d9952f2e388185fc6f41b7284">RESETS_WDSEL_PWM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a7812ba5d9952f2e388185fc6f41b7284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6dc83bbf9f0aba0843198fc265be09" id="r_a2c6dc83bbf9f0aba0843198fc265be09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2c6dc83bbf9f0aba0843198fc265be09">RESETS_WDSEL_PWM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a2c6dc83bbf9f0aba0843198fc265be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad964b897e7bb8c93eede130bb72a09e3" id="r_ad964b897e7bb8c93eede130bb72a09e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad964b897e7bb8c93eede130bb72a09e3">RESETS_WDSEL_PWM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad964b897e7bb8c93eede130bb72a09e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b23c7d88b382fed9a1e1a6f0216b102" id="r_a9b23c7d88b382fed9a1e1a6f0216b102"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9b23c7d88b382fed9a1e1a6f0216b102">RESETS_WDSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9b23c7d88b382fed9a1e1a6f0216b102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e07640602a473db52e941f772ca330" id="r_af6e07640602a473db52e941f772ca330"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af6e07640602a473db52e941f772ca330">RESETS_WDSEL_SHA256_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af6e07640602a473db52e941f772ca330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db84a56209dc35d48095037892e7574" id="r_a2db84a56209dc35d48095037892e7574"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a2db84a56209dc35d48095037892e7574">RESETS_WDSEL_SHA256_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a2db84a56209dc35d48095037892e7574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11bbbc4d75215e6b41141773f5da1f99" id="r_a11bbbc4d75215e6b41141773f5da1f99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a11bbbc4d75215e6b41141773f5da1f99">RESETS_WDSEL_SHA256_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a11bbbc4d75215e6b41141773f5da1f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f00f90068da1d169e30ae52f011dbf6" id="r_a9f00f90068da1d169e30ae52f011dbf6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9f00f90068da1d169e30ae52f011dbf6">RESETS_WDSEL_SHA256_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a9f00f90068da1d169e30ae52f011dbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676535eeb3ff5628e861eecd96fda03c" id="r_a676535eeb3ff5628e861eecd96fda03c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a676535eeb3ff5628e861eecd96fda03c">RESETS_WDSEL_SHA256_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a676535eeb3ff5628e861eecd96fda03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f86e743ecc010bc524d2e0fafc17b8" id="r_ab3f86e743ecc010bc524d2e0fafc17b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab3f86e743ecc010bc524d2e0fafc17b8">RESETS_WDSEL_SPI0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab3f86e743ecc010bc524d2e0fafc17b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350d53859d92bd735ee9b47bad2fb031" id="r_a350d53859d92bd735ee9b47bad2fb031"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a350d53859d92bd735ee9b47bad2fb031">RESETS_WDSEL_SPI0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a350d53859d92bd735ee9b47bad2fb031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49116ac070b2fdebf0092b326624de6d" id="r_a49116ac070b2fdebf0092b326624de6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a49116ac070b2fdebf0092b326624de6d">RESETS_WDSEL_SPI0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a49116ac070b2fdebf0092b326624de6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e16a7d2c03593a2f2523cd9e78c6d6" id="r_aa7e16a7d2c03593a2f2523cd9e78c6d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa7e16a7d2c03593a2f2523cd9e78c6d6">RESETS_WDSEL_SPI0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:aa7e16a7d2c03593a2f2523cd9e78c6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d2d8be2c7db3ecccc87d89e17c7d55b" id="r_a8d2d8be2c7db3ecccc87d89e17c7d55b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8d2d8be2c7db3ecccc87d89e17c7d55b">RESETS_WDSEL_SPI0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8d2d8be2c7db3ecccc87d89e17c7d55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab943664924ea6c294111b598e713387a" id="r_ab943664924ea6c294111b598e713387a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ab943664924ea6c294111b598e713387a">RESETS_WDSEL_SPI1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab943664924ea6c294111b598e713387a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbaf2cba1837784b17db5f11e7a5568e" id="r_acbaf2cba1837784b17db5f11e7a5568e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acbaf2cba1837784b17db5f11e7a5568e">RESETS_WDSEL_SPI1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:acbaf2cba1837784b17db5f11e7a5568e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765c02f967ab492f0fb069159ed9aefe" id="r_a765c02f967ab492f0fb069159ed9aefe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a765c02f967ab492f0fb069159ed9aefe">RESETS_WDSEL_SPI1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a765c02f967ab492f0fb069159ed9aefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79b06c050f3d8584193b51c702d431b" id="r_ae79b06c050f3d8584193b51c702d431b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae79b06c050f3d8584193b51c702d431b">RESETS_WDSEL_SPI1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:ae79b06c050f3d8584193b51c702d431b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd0d4dfcae1f9fa552d19a72abeabfc" id="r_aabd0d4dfcae1f9fa552d19a72abeabfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aabd0d4dfcae1f9fa552d19a72abeabfc">RESETS_WDSEL_SPI1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aabd0d4dfcae1f9fa552d19a72abeabfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9bf458d6c2ce32e6185fdab7ff8031e" id="r_ae9bf458d6c2ce32e6185fdab7ff8031e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae9bf458d6c2ce32e6185fdab7ff8031e">RESETS_WDSEL_SYSCFG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae9bf458d6c2ce32e6185fdab7ff8031e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087795bb1c860f862cf082c0d35d6b3f" id="r_a087795bb1c860f862cf082c0d35d6b3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a087795bb1c860f862cf082c0d35d6b3f">RESETS_WDSEL_SYSCFG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a087795bb1c860f862cf082c0d35d6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e20502cc58072b03376684f3307083a" id="r_a9e20502cc58072b03376684f3307083a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a9e20502cc58072b03376684f3307083a">RESETS_WDSEL_SYSCFG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a9e20502cc58072b03376684f3307083a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13e4111b84110ab5440fdcc5ec37f9e" id="r_ad13e4111b84110ab5440fdcc5ec37f9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad13e4111b84110ab5440fdcc5ec37f9e">RESETS_WDSEL_SYSCFG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ad13e4111b84110ab5440fdcc5ec37f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807984223c59d1fa34f0fefb244c2a47" id="r_a807984223c59d1fa34f0fefb244c2a47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a807984223c59d1fa34f0fefb244c2a47">RESETS_WDSEL_SYSCFG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a807984223c59d1fa34f0fefb244c2a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1292916335411751a6be6a3cc58292a" id="r_ad1292916335411751a6be6a3cc58292a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad1292916335411751a6be6a3cc58292a">RESETS_WDSEL_SYSINFO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad1292916335411751a6be6a3cc58292a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d58e8462e546cb28715910f97bec058" id="r_a7d58e8462e546cb28715910f97bec058"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a7d58e8462e546cb28715910f97bec058">RESETS_WDSEL_SYSINFO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a7d58e8462e546cb28715910f97bec058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf0006a8d6ed6ecf7ca5dd0fae3f7d2" id="r_aaaf0006a8d6ed6ecf7ca5dd0fae3f7d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aaaf0006a8d6ed6ecf7ca5dd0fae3f7d2">RESETS_WDSEL_SYSINFO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:aaaf0006a8d6ed6ecf7ca5dd0fae3f7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf4e4f0292d1ff5d53366132af5614d" id="r_aedf4e4f0292d1ff5d53366132af5614d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aedf4e4f0292d1ff5d53366132af5614d">RESETS_WDSEL_SYSINFO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:aedf4e4f0292d1ff5d53366132af5614d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575716d527587131e4f80404ea241f32" id="r_a575716d527587131e4f80404ea241f32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a575716d527587131e4f80404ea241f32">RESETS_WDSEL_SYSINFO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a575716d527587131e4f80404ea241f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7407d57faabf744b64124a791ba1e2" id="r_a4e7407d57faabf744b64124a791ba1e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4e7407d57faabf744b64124a791ba1e2">RESETS_WDSEL_TBMAN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4e7407d57faabf744b64124a791ba1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac911ffa3b06d0be556db43cb25dae5f4" id="r_ac911ffa3b06d0be556db43cb25dae5f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac911ffa3b06d0be556db43cb25dae5f4">RESETS_WDSEL_TBMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:ac911ffa3b06d0be556db43cb25dae5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d5f5e9f2e9a6c6884fd86828a80e07" id="r_a10d5f5e9f2e9a6c6884fd86828a80e07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a10d5f5e9f2e9a6c6884fd86828a80e07">RESETS_WDSEL_TBMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a10d5f5e9f2e9a6c6884fd86828a80e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efb79a80c63622f2a902909fcd3eaef" id="r_a4efb79a80c63622f2a902909fcd3eaef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4efb79a80c63622f2a902909fcd3eaef">RESETS_WDSEL_TBMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a4efb79a80c63622f2a902909fcd3eaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af480077f38114a3d6d0c40f9e38c438b" id="r_af480077f38114a3d6d0c40f9e38c438b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af480077f38114a3d6d0c40f9e38c438b">RESETS_WDSEL_TBMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af480077f38114a3d6d0c40f9e38c438b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8668098b6e508f6f55eb6949039fe80e" id="r_a8668098b6e508f6f55eb6949039fe80e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8668098b6e508f6f55eb6949039fe80e">RESETS_WDSEL_TIMER0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8668098b6e508f6f55eb6949039fe80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d31a041edbca5c96345d68cfa04372" id="r_ae6d31a041edbca5c96345d68cfa04372"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae6d31a041edbca5c96345d68cfa04372">RESETS_WDSEL_TIMER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:ae6d31a041edbca5c96345d68cfa04372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63af0dfe47d3027557e246e64282aed5" id="r_a63af0dfe47d3027557e246e64282aed5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a63af0dfe47d3027557e246e64282aed5">RESETS_WDSEL_TIMER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a63af0dfe47d3027557e246e64282aed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c77958269b377a7df03eeca49aef3e" id="r_a37c77958269b377a7df03eeca49aef3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a37c77958269b377a7df03eeca49aef3e">RESETS_WDSEL_TIMER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a37c77958269b377a7df03eeca49aef3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5487bca43b7b6b85b2cc182eed763e1" id="r_aa5487bca43b7b6b85b2cc182eed763e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa5487bca43b7b6b85b2cc182eed763e1">RESETS_WDSEL_TIMER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa5487bca43b7b6b85b2cc182eed763e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012f80094200a045a1c730e48eb3c30d" id="r_a012f80094200a045a1c730e48eb3c30d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a012f80094200a045a1c730e48eb3c30d">RESETS_WDSEL_TIMER1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a012f80094200a045a1c730e48eb3c30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb03ac4a6862f9e9afa8c1c546df5b3f" id="r_afb03ac4a6862f9e9afa8c1c546df5b3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#afb03ac4a6862f9e9afa8c1c546df5b3f">RESETS_WDSEL_TIMER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:afb03ac4a6862f9e9afa8c1c546df5b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f4536f8f0ccba956c4ff76d2ff50be" id="r_a33f4536f8f0ccba956c4ff76d2ff50be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a33f4536f8f0ccba956c4ff76d2ff50be">RESETS_WDSEL_TIMER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a33f4536f8f0ccba956c4ff76d2ff50be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4d082e17500ce692a7d874860bd84c" id="r_a4b4d082e17500ce692a7d874860bd84c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a4b4d082e17500ce692a7d874860bd84c">RESETS_WDSEL_TIMER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a4b4d082e17500ce692a7d874860bd84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75060ae2dc792e21b9100209c599146" id="r_ac75060ae2dc792e21b9100209c599146"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ac75060ae2dc792e21b9100209c599146">RESETS_WDSEL_TIMER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac75060ae2dc792e21b9100209c599146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338b506658dfbfb5cd4b0b0836894f18" id="r_a338b506658dfbfb5cd4b0b0836894f18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a338b506658dfbfb5cd4b0b0836894f18">RESETS_WDSEL_TRNG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a338b506658dfbfb5cd4b0b0836894f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbc12bfdf0d1c8fb3074629eaf73dc4b" id="r_acbc12bfdf0d1c8fb3074629eaf73dc4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#acbc12bfdf0d1c8fb3074629eaf73dc4b">RESETS_WDSEL_TRNG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:acbc12bfdf0d1c8fb3074629eaf73dc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab4818ad5d4f9afc2da25aa70ee586f" id="r_aaab4818ad5d4f9afc2da25aa70ee586f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aaab4818ad5d4f9afc2da25aa70ee586f">RESETS_WDSEL_TRNG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:aaab4818ad5d4f9afc2da25aa70ee586f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a97d79253fb21084e1ad7d9dfefe0f7" id="r_a8a97d79253fb21084e1ad7d9dfefe0f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a8a97d79253fb21084e1ad7d9dfefe0f7">RESETS_WDSEL_TRNG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a8a97d79253fb21084e1ad7d9dfefe0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e85e3f69bfc84dc5897ee7dac8fe1c" id="r_ae8e85e3f69bfc84dc5897ee7dac8fe1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ae8e85e3f69bfc84dc5897ee7dac8fe1c">RESETS_WDSEL_TRNG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae8e85e3f69bfc84dc5897ee7dac8fe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e156dc5a451689a4a298f668bde4418" id="r_a6e156dc5a451689a4a298f668bde4418"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a6e156dc5a451689a4a298f668bde4418">RESETS_WDSEL_UART0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6e156dc5a451689a4a298f668bde4418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addac28582cf20f9e5dd3185c6e1f4e0b" id="r_addac28582cf20f9e5dd3185c6e1f4e0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#addac28582cf20f9e5dd3185c6e1f4e0b">RESETS_WDSEL_UART0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:addac28582cf20f9e5dd3185c6e1f4e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986b1c94283c3c38138114f71987e0df" id="r_a986b1c94283c3c38138114f71987e0df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a986b1c94283c3c38138114f71987e0df">RESETS_WDSEL_UART0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a986b1c94283c3c38138114f71987e0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270836bf7527f090c0b2ad10fcb4f4ee" id="r_a270836bf7527f090c0b2ad10fcb4f4ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a270836bf7527f090c0b2ad10fcb4f4ee">RESETS_WDSEL_UART0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a270836bf7527f090c0b2ad10fcb4f4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781ac846c802d01b808d50a4e8481813" id="r_a781ac846c802d01b808d50a4e8481813"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a781ac846c802d01b808d50a4e8481813">RESETS_WDSEL_UART0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a781ac846c802d01b808d50a4e8481813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4aaaa03834316e765d228cdab99b842" id="r_aa4aaaa03834316e765d228cdab99b842"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa4aaaa03834316e765d228cdab99b842">RESETS_WDSEL_UART1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4aaaa03834316e765d228cdab99b842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b24ca3fc82656318a91bde4d677e63" id="r_af5b24ca3fc82656318a91bde4d677e63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#af5b24ca3fc82656318a91bde4d677e63">RESETS_WDSEL_UART1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:af5b24ca3fc82656318a91bde4d677e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff267fdfafbb81308b8e9b75d6ab5a8" id="r_a5ff267fdfafbb81308b8e9b75d6ab5a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a5ff267fdfafbb81308b8e9b75d6ab5a8">RESETS_WDSEL_UART1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a5ff267fdfafbb81308b8e9b75d6ab5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239ab0a174afe858b08470acb4c1b93a" id="r_a239ab0a174afe858b08470acb4c1b93a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a239ab0a174afe858b08470acb4c1b93a">RESETS_WDSEL_UART1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a239ab0a174afe858b08470acb4c1b93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60a9a9bd17de1116ca0ec4313fca752" id="r_aa60a9a9bd17de1116ca0ec4313fca752"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aa60a9a9bd17de1116ca0ec4313fca752">RESETS_WDSEL_UART1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa60a9a9bd17de1116ca0ec4313fca752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651db3c1a34a09e058e0ae4bb1ca3234" id="r_a651db3c1a34a09e058e0ae4bb1ca3234"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a651db3c1a34a09e058e0ae4bb1ca3234">RESETS_WDSEL_USBCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a651db3c1a34a09e058e0ae4bb1ca3234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d4b01fb9c82b0acddfa48655322d3f" id="r_ad0d4b01fb9c82b0acddfa48655322d3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad0d4b01fb9c82b0acddfa48655322d3f">RESETS_WDSEL_USBCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:ad0d4b01fb9c82b0acddfa48655322d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad631dae2c5ae30d51a3d40fc0350fc6e" id="r_ad631dae2c5ae30d51a3d40fc0350fc6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#ad631dae2c5ae30d51a3d40fc0350fc6e">RESETS_WDSEL_USBCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:ad631dae2c5ae30d51a3d40fc0350fc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162d4353f0cf88bca19de8e6a7f18923" id="r_a162d4353f0cf88bca19de8e6a7f18923"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#a162d4353f0cf88bca19de8e6a7f18923">RESETS_WDSEL_USBCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a162d4353f0cf88bca19de8e6a7f18923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3d321e41239f3452d6affbba629627" id="r_aea3d321e41239f3452d6affbba629627"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html#aea3d321e41239f3452d6affbba629627">RESETS_WDSEL_USBCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea3d321e41239f3452d6affbba629627"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a879d8990b037ccb0437c85cd200c2d55" name="a879d8990b037ccb0437c85cd200c2d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879d8990b037ccb0437c85cd200c2d55">&#9670;&#160;</a></span>RESETS_RESET_ADC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_ADC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1b8f2a6da2cd8c403c0d65bc46d6d9f" name="aa1b8f2a6da2cd8c403c0d65bc46d6d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b8f2a6da2cd8c403c0d65bc46d6d9f">&#9670;&#160;</a></span>RESETS_RESET_ADC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_ADC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9de24693a09a03c376a2048a1d77c0dd" name="a9de24693a09a03c376a2048a1d77c0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de24693a09a03c376a2048a1d77c0dd">&#9670;&#160;</a></span>RESETS_RESET_ADC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_ADC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a808734afcf9898f78eab5f1e0e84d3f2" name="a808734afcf9898f78eab5f1e0e84d3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808734afcf9898f78eab5f1e0e84d3f2">&#9670;&#160;</a></span>RESETS_RESET_ADC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_ADC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad33c91d77b4f9107996d90ea6e88dc70" name="ad33c91d77b4f9107996d90ea6e88dc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33c91d77b4f9107996d90ea6e88dc70">&#9670;&#160;</a></span>RESETS_RESET_ADC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_ADC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ca7233774c629553d6ddc53ef474edd" name="a8ca7233774c629553d6ddc53ef474edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca7233774c629553d6ddc53ef474edd">&#9670;&#160;</a></span>RESETS_RESET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bc27210681c93cea2b9cbeb554d3f8e" name="a2bc27210681c93cea2b9cbeb554d3f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc27210681c93cea2b9cbeb554d3f8e">&#9670;&#160;</a></span>RESETS_RESET_BUSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_BUSCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c9f97c12f489a342e4b31b0d05c0010" name="a8c9f97c12f489a342e4b31b0d05c0010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9f97c12f489a342e4b31b0d05c0010">&#9670;&#160;</a></span>RESETS_RESET_BUSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_BUSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab95688057fd15b8a083aaa34540dc195" name="ab95688057fd15b8a083aaa34540dc195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95688057fd15b8a083aaa34540dc195">&#9670;&#160;</a></span>RESETS_RESET_BUSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_BUSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5a565df33fe389c84a7b20c3485c696" name="ac5a565df33fe389c84a7b20c3485c696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5a565df33fe389c84a7b20c3485c696">&#9670;&#160;</a></span>RESETS_RESET_BUSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_BUSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc71d240862b4bd1f5876a54178942a1" name="acc71d240862b4bd1f5876a54178942a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc71d240862b4bd1f5876a54178942a1">&#9670;&#160;</a></span>RESETS_RESET_BUSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_BUSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97a54e501c89413203c30d3d57f16d2c" name="a97a54e501c89413203c30d3d57f16d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a54e501c89413203c30d3d57f16d2c">&#9670;&#160;</a></span>RESETS_RESET_DMA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DMA_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abde1e076ae1bae8ccc9a3e93df7a2b32" name="abde1e076ae1bae8ccc9a3e93df7a2b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde1e076ae1bae8ccc9a3e93df7a2b32">&#9670;&#160;</a></span>RESETS_RESET_DMA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DMA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1096be0885a3f77187024d4155a40da" name="ab1096be0885a3f77187024d4155a40da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1096be0885a3f77187024d4155a40da">&#9670;&#160;</a></span>RESETS_RESET_DMA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DMA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbe97d2ea884a5c8061c0dd397368f63" name="afbe97d2ea884a5c8061c0dd397368f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe97d2ea884a5c8061c0dd397368f63">&#9670;&#160;</a></span>RESETS_RESET_DMA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DMA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f36af4f8ee2833511abe3195bc6aea9" name="a3f36af4f8ee2833511abe3195bc6aea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f36af4f8ee2833511abe3195bc6aea9">&#9670;&#160;</a></span>RESETS_RESET_DMA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DMA_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99d7c6ecd9c0729c266c6678ddbc0409" name="a99d7c6ecd9c0729c266c6678ddbc0409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d7c6ecd9c0729c266c6678ddbc0409">&#9670;&#160;</a></span>RESETS_RESET_DONE_ADC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_ADC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9761764c96bc553e2ca4c30ca858e1f" name="ac9761764c96bc553e2ca4c30ca858e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9761764c96bc553e2ca4c30ca858e1f">&#9670;&#160;</a></span>RESETS_RESET_DONE_ADC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_ADC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d837c2413f3ec96de066c73406cc2d0" name="a3d837c2413f3ec96de066c73406cc2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d837c2413f3ec96de066c73406cc2d0">&#9670;&#160;</a></span>RESETS_RESET_DONE_ADC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_ADC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d76bbcd1b4acff1706661238331b9f3" name="a6d76bbcd1b4acff1706661238331b9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d76bbcd1b4acff1706661238331b9f3">&#9670;&#160;</a></span>RESETS_RESET_DONE_ADC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_ADC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a644c5f5f2ab592f3e8e3fc48861ce938" name="a644c5f5f2ab592f3e8e3fc48861ce938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644c5f5f2ab592f3e8e3fc48861ce938">&#9670;&#160;</a></span>RESETS_RESET_DONE_ADC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_ADC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22dbf45446af73919a05fb0d275b14b2" name="a22dbf45446af73919a05fb0d275b14b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22dbf45446af73919a05fb0d275b14b2">&#9670;&#160;</a></span>RESETS_RESET_DONE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae4d9bef2cb0524e5079f415c45dea21" name="aae4d9bef2cb0524e5079f415c45dea21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4d9bef2cb0524e5079f415c45dea21">&#9670;&#160;</a></span>RESETS_RESET_DONE_BUSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_BUSCTRL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65bd5741eadd3373f52882c2cf8c3f19" name="a65bd5741eadd3373f52882c2cf8c3f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65bd5741eadd3373f52882c2cf8c3f19">&#9670;&#160;</a></span>RESETS_RESET_DONE_BUSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_BUSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ca335133132c707131a360b72d5fadd" name="a0ca335133132c707131a360b72d5fadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca335133132c707131a360b72d5fadd">&#9670;&#160;</a></span>RESETS_RESET_DONE_BUSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_BUSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae814a51664ca870e0e517cbc526d8a30" name="ae814a51664ca870e0e517cbc526d8a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae814a51664ca870e0e517cbc526d8a30">&#9670;&#160;</a></span>RESETS_RESET_DONE_BUSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_BUSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af792dc29a0b0eb806bcaab50c764e92a" name="af792dc29a0b0eb806bcaab50c764e92a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af792dc29a0b0eb806bcaab50c764e92a">&#9670;&#160;</a></span>RESETS_RESET_DONE_BUSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_BUSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03f055e9265612e9c71e488e49bb0ef0" name="a03f055e9265612e9c71e488e49bb0ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f055e9265612e9c71e488e49bb0ef0">&#9670;&#160;</a></span>RESETS_RESET_DONE_DMA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_DMA_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac829ac02adfccc5d079fb9dbde3783d6" name="ac829ac02adfccc5d079fb9dbde3783d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac829ac02adfccc5d079fb9dbde3783d6">&#9670;&#160;</a></span>RESETS_RESET_DONE_DMA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_DMA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9663abc80c94a9bf4defe42b9105bdbf" name="a9663abc80c94a9bf4defe42b9105bdbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9663abc80c94a9bf4defe42b9105bdbf">&#9670;&#160;</a></span>RESETS_RESET_DONE_DMA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_DMA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1e7ae29faf3c7451ae27c0c64f468d5" name="ab1e7ae29faf3c7451ae27c0c64f468d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e7ae29faf3c7451ae27c0c64f468d5">&#9670;&#160;</a></span>RESETS_RESET_DONE_DMA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_DMA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d5a5470d41eb27734b59fb49becd3f7" name="a5d5a5470d41eb27734b59fb49becd3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5a5470d41eb27734b59fb49becd3f7">&#9670;&#160;</a></span>RESETS_RESET_DONE_DMA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_DMA_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96f6ec5227ae3b9b0f77e2e390eb805d" name="a96f6ec5227ae3b9b0f77e2e390eb805d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f6ec5227ae3b9b0f77e2e390eb805d">&#9670;&#160;</a></span>RESETS_RESET_DONE_HSTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_HSTX_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83ae92f9d0dc88bd0e336f770274631c" name="a83ae92f9d0dc88bd0e336f770274631c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83ae92f9d0dc88bd0e336f770274631c">&#9670;&#160;</a></span>RESETS_RESET_DONE_HSTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_HSTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5339861b1a16d662832ee9fad799a039" name="a5339861b1a16d662832ee9fad799a039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5339861b1a16d662832ee9fad799a039">&#9670;&#160;</a></span>RESETS_RESET_DONE_HSTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_HSTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29adf8ce8add21a4c05f10b9f6385568" name="a29adf8ce8add21a4c05f10b9f6385568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29adf8ce8add21a4c05f10b9f6385568">&#9670;&#160;</a></span>RESETS_RESET_DONE_HSTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_HSTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e0b80f12a7eac15c5e8df3d60f21283" name="a0e0b80f12a7eac15c5e8df3d60f21283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e0b80f12a7eac15c5e8df3d60f21283">&#9670;&#160;</a></span>RESETS_RESET_DONE_HSTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_HSTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2404977892ebc049d3fa10bfd17fb25" name="ab2404977892ebc049d3fa10bfd17fb25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2404977892ebc049d3fa10bfd17fb25">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4bfe5a5e57301842879723f288b8bc9" name="ab4bfe5a5e57301842879723f288b8bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bfe5a5e57301842879723f288b8bc9">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac71defcb592180ed461c82d273731428" name="ac71defcb592180ed461c82d273731428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71defcb592180ed461c82d273731428">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47fdddfc7a9a4a12266c87e47d9dafad" name="a47fdddfc7a9a4a12266c87e47d9dafad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47fdddfc7a9a4a12266c87e47d9dafad">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92d24f9b64e8e9c33f7dc61452e412cb" name="a92d24f9b64e8e9c33f7dc61452e412cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d24f9b64e8e9c33f7dc61452e412cb">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a349f7c3597d9c3adee2b3f0290ed6c01" name="a349f7c3597d9c3adee2b3f0290ed6c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349f7c3597d9c3adee2b3f0290ed6c01">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39f33774d5db6fc6ccd403d1e71e3375" name="a39f33774d5db6fc6ccd403d1e71e3375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39f33774d5db6fc6ccd403d1e71e3375">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46e9eb05a3feff54ebb1e277a37f6cca" name="a46e9eb05a3feff54ebb1e277a37f6cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46e9eb05a3feff54ebb1e277a37f6cca">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08e4969124956feaa3185b36e99bc652" name="a08e4969124956feaa3185b36e99bc652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e4969124956feaa3185b36e99bc652">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5895bb7eede24d8c1fa5138ce118b246" name="a5895bb7eede24d8c1fa5138ce118b246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5895bb7eede24d8c1fa5138ce118b246">&#9670;&#160;</a></span>RESETS_RESET_DONE_I2C1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_I2C1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f5befad69226d5882937dfd7b486cb9" name="a6f5befad69226d5882937dfd7b486cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5befad69226d5882937dfd7b486cb9">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_BANK0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_BANK0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f640b8d0ec4f01dd038f64681702d4b" name="a9f640b8d0ec4f01dd038f64681702d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f640b8d0ec4f01dd038f64681702d4b">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_BANK0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_BANK0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04f519a03262857ed988e8c164a59d52" name="a04f519a03262857ed988e8c164a59d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f519a03262857ed988e8c164a59d52">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_BANK0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_BANK0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41c37cb06088e26a5f9c4fa8b6f97bd4" name="a41c37cb06088e26a5f9c4fa8b6f97bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c37cb06088e26a5f9c4fa8b6f97bd4">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_BANK0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_BANK0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc80bf1c0f17be2f71e71b9db5d8fed2" name="acc80bf1c0f17be2f71e71b9db5d8fed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc80bf1c0f17be2f71e71b9db5d8fed2">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_BANK0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_BANK0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d40830c2f8ab08564d1143abbcd615f" name="a1d40830c2f8ab08564d1143abbcd615f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d40830c2f8ab08564d1143abbcd615f">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_QSPI_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_QSPI_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30fafad0e97e007b85e945ae43ade426" name="a30fafad0e97e007b85e945ae43ade426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30fafad0e97e007b85e945ae43ade426">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_QSPI_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_QSPI_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eb396b6e963e205f82db6f5984344f4" name="a3eb396b6e963e205f82db6f5984344f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb396b6e963e205f82db6f5984344f4">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_QSPI_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_QSPI_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9e0f1ac227c76aea23246bda67ff5da" name="af9e0f1ac227c76aea23246bda67ff5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e0f1ac227c76aea23246bda67ff5da">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_QSPI_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_QSPI_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9bd39571124ebd4204de71150275b5e" name="ae9bd39571124ebd4204de71150275b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9bd39571124ebd4204de71150275b5e">&#9670;&#160;</a></span>RESETS_RESET_DONE_IO_QSPI_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_IO_QSPI_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60a393bd1beb0ca128db6476160911a3" name="a60a393bd1beb0ca128db6476160911a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a393bd1beb0ca128db6476160911a3">&#9670;&#160;</a></span>RESETS_RESET_DONE_JTAG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_JTAG_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b87495e4dc7f48b84a945a93aa1f583" name="a5b87495e4dc7f48b84a945a93aa1f583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b87495e4dc7f48b84a945a93aa1f583">&#9670;&#160;</a></span>RESETS_RESET_DONE_JTAG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_JTAG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a961f3c2b70cb080dc072b6f830a05427" name="a961f3c2b70cb080dc072b6f830a05427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961f3c2b70cb080dc072b6f830a05427">&#9670;&#160;</a></span>RESETS_RESET_DONE_JTAG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_JTAG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa358d1a9cb9f17e7c31e97379365a5d5" name="aa358d1a9cb9f17e7c31e97379365a5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa358d1a9cb9f17e7c31e97379365a5d5">&#9670;&#160;</a></span>RESETS_RESET_DONE_JTAG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_JTAG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e0c7d5cb5394e556ca5b8f611187e8f" name="a9e0c7d5cb5394e556ca5b8f611187e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0c7d5cb5394e556ca5b8f611187e8f">&#9670;&#160;</a></span>RESETS_RESET_DONE_JTAG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_JTAG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bbf6f60ad5157a51e9877d9c22246c7" name="a8bbf6f60ad5157a51e9877d9c22246c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bbf6f60ad5157a51e9877d9c22246c7">&#9670;&#160;</a></span>RESETS_RESET_DONE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51ccc32a98d8e3d95059bf536f7ceb78" name="a51ccc32a98d8e3d95059bf536f7ceb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ccc32a98d8e3d95059bf536f7ceb78">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_BANK0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_BANK0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cef177f60a2e838b757194aaf1b8e84" name="a9cef177f60a2e838b757194aaf1b8e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cef177f60a2e838b757194aaf1b8e84">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_BANK0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_BANK0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d12aa0c9d7eec91f830778d65539fc7" name="a9d12aa0c9d7eec91f830778d65539fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d12aa0c9d7eec91f830778d65539fc7">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_BANK0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_BANK0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0715fcabe90047d7c5220775eaaf800f" name="a0715fcabe90047d7c5220775eaaf800f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0715fcabe90047d7c5220775eaaf800f">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_BANK0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_BANK0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2308e26e15381683525f293c7061598f" name="a2308e26e15381683525f293c7061598f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2308e26e15381683525f293c7061598f">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_BANK0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_BANK0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a006e4c218a85669ae0d2680d56bf6613" name="a006e4c218a85669ae0d2680d56bf6613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006e4c218a85669ae0d2680d56bf6613">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_QSPI_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_QSPI_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05467aeed910d9d932b3a47a76b12d47" name="a05467aeed910d9d932b3a47a76b12d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05467aeed910d9d932b3a47a76b12d47">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_QSPI_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_QSPI_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb7f1268f0a9d0ddd7997c8536cb7a34" name="adb7f1268f0a9d0ddd7997c8536cb7a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb7f1268f0a9d0ddd7997c8536cb7a34">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_QSPI_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_QSPI_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8182a0c5fbe557c0cfbedc20d56075b" name="ad8182a0c5fbe557c0cfbedc20d56075b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8182a0c5fbe557c0cfbedc20d56075b">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_QSPI_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_QSPI_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7a926d64198ead48932bdd7d0c4be9f" name="ae7a926d64198ead48932bdd7d0c4be9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a926d64198ead48932bdd7d0c4be9f">&#9670;&#160;</a></span>RESETS_RESET_DONE_PADS_QSPI_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PADS_QSPI_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7926d99128d4d3703f57610eea14e499" name="a7926d99128d4d3703f57610eea14e499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7926d99128d4d3703f57610eea14e499">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd03898159a231703163c3915865c592" name="afd03898159a231703163c3915865c592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd03898159a231703163c3915865c592">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a651eb5debae1f1f2c461e0aaa3cc2609" name="a651eb5debae1f1f2c461e0aaa3cc2609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651eb5debae1f1f2c461e0aaa3cc2609">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23efc6b0e48010fbad0bd21f54d9a7ac" name="a23efc6b0e48010fbad0bd21f54d9a7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23efc6b0e48010fbad0bd21f54d9a7ac">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e9c1c9e8168238c639fbe3938c725cc" name="a9e9c1c9e8168238c639fbe3938c725cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9c1c9e8168238c639fbe3938c725cc">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37454192251e65cc36ef6f5e628ecb34" name="a37454192251e65cc36ef6f5e628ecb34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37454192251e65cc36ef6f5e628ecb34">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a265fbab977b80a32e2b5136c4926bdc2" name="a265fbab977b80a32e2b5136c4926bdc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a265fbab977b80a32e2b5136c4926bdc2">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f8b745de668e800502e63eb18569391" name="a1f8b745de668e800502e63eb18569391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8b745de668e800502e63eb18569391">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d94e4e271751ceaf1c751344cd9b930" name="a6d94e4e271751ceaf1c751344cd9b930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d94e4e271751ceaf1c751344cd9b930">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d671ed62c39ac825277457d02827430" name="a8d671ed62c39ac825277457d02827430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d671ed62c39ac825277457d02827430">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adabbaced9efc0d1b05801d5f2f547301" name="adabbaced9efc0d1b05801d5f2f547301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabbaced9efc0d1b05801d5f2f547301">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f23b40e5540723fb7d63c159384d4ab" name="a8f23b40e5540723fb7d63c159384d4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f23b40e5540723fb7d63c159384d4ab">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab495e0c1468846595f12b188ef1d96" name="a5ab495e0c1468846595f12b188ef1d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab495e0c1468846595f12b188ef1d96">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e7393abed3ee2b68fed7b86fce9cd73" name="a9e7393abed3ee2b68fed7b86fce9cd73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7393abed3ee2b68fed7b86fce9cd73">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44166eb7c9a56f8711b8bba2f21fb433" name="a44166eb7c9a56f8711b8bba2f21fb433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44166eb7c9a56f8711b8bba2f21fb433">&#9670;&#160;</a></span>RESETS_RESET_DONE_PIO2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PIO2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a632c32d6dfec410895408ade621191db" name="a632c32d6dfec410895408ade621191db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a632c32d6dfec410895408ade621191db">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_SYS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_SYS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14b6f62632854b11c60f666f1a0dc23c" name="a14b6f62632854b11c60f666f1a0dc23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b6f62632854b11c60f666f1a0dc23c">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_SYS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_SYS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a1532701525676135899942f88eadc0" name="a5a1532701525676135899942f88eadc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1532701525676135899942f88eadc0">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_SYS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_SYS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55bfeb37eeaa1fb9fbb16a09013d6c24" name="a55bfeb37eeaa1fb9fbb16a09013d6c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55bfeb37eeaa1fb9fbb16a09013d6c24">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_SYS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_SYS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82cd8236e64f9a723ccbd4fa32fc355f" name="a82cd8236e64f9a723ccbd4fa32fc355f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82cd8236e64f9a723ccbd4fa32fc355f">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_SYS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_SYS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4467a9cc93d971d1cd2050bc8d70bd05" name="a4467a9cc93d971d1cd2050bc8d70bd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4467a9cc93d971d1cd2050bc8d70bd05">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_USB_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_USB_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af930a094f243d545772f2cfb634c0f5c" name="af930a094f243d545772f2cfb634c0f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af930a094f243d545772f2cfb634c0f5c">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_USB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_USB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e8ab9df56bd2d3526c9a6dbf533c05a" name="a6e8ab9df56bd2d3526c9a6dbf533c05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e8ab9df56bd2d3526c9a6dbf533c05a">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_USB_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_USB_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13d3e1ce2abe945169e49334ff14ed4a" name="a13d3e1ce2abe945169e49334ff14ed4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d3e1ce2abe945169e49334ff14ed4a">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_USB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_USB_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3d130e1a1c8218a5cf63fb29944ae85" name="aa3d130e1a1c8218a5cf63fb29944ae85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d130e1a1c8218a5cf63fb29944ae85">&#9670;&#160;</a></span>RESETS_RESET_DONE_PLL_USB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PLL_USB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48a740a408e19e6743f8b39e1b0f3d60" name="a48a740a408e19e6743f8b39e1b0f3d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a740a408e19e6743f8b39e1b0f3d60">&#9670;&#160;</a></span>RESETS_RESET_DONE_PWM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PWM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab29c64a4829f3f56e1f09ac3529de3f8" name="ab29c64a4829f3f56e1f09ac3529de3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab29c64a4829f3f56e1f09ac3529de3f8">&#9670;&#160;</a></span>RESETS_RESET_DONE_PWM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PWM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc964b12fd53bea1220e25d1a0d284c5" name="acc964b12fd53bea1220e25d1a0d284c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc964b12fd53bea1220e25d1a0d284c5">&#9670;&#160;</a></span>RESETS_RESET_DONE_PWM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PWM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a47b6ec7c4fef7c9de7baad51b91249" name="a7a47b6ec7c4fef7c9de7baad51b91249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a47b6ec7c4fef7c9de7baad51b91249">&#9670;&#160;</a></span>RESETS_RESET_DONE_PWM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PWM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9512ba9336285294c989ebc86609f6e1" name="a9512ba9336285294c989ebc86609f6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9512ba9336285294c989ebc86609f6e1">&#9670;&#160;</a></span>RESETS_RESET_DONE_PWM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_PWM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d1ee64bfa655b264116b9a70e953a8a" name="a5d1ee64bfa655b264116b9a70e953a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1ee64bfa655b264116b9a70e953a8a">&#9670;&#160;</a></span>RESETS_RESET_DONE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8457090973f4af8a4741b25c4d336a64" name="a8457090973f4af8a4741b25c4d336a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8457090973f4af8a4741b25c4d336a64">&#9670;&#160;</a></span>RESETS_RESET_DONE_SHA256_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SHA256_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65863d928b0f114c2e5a2894356fdf77" name="a65863d928b0f114c2e5a2894356fdf77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65863d928b0f114c2e5a2894356fdf77">&#9670;&#160;</a></span>RESETS_RESET_DONE_SHA256_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SHA256_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd9e55cd8649ce356a195baed63b2673" name="abd9e55cd8649ce356a195baed63b2673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9e55cd8649ce356a195baed63b2673">&#9670;&#160;</a></span>RESETS_RESET_DONE_SHA256_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SHA256_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a173d20d78ab92c67deb2c8b9b7c811" name="a4a173d20d78ab92c67deb2c8b9b7c811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a173d20d78ab92c67deb2c8b9b7c811">&#9670;&#160;</a></span>RESETS_RESET_DONE_SHA256_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SHA256_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab79af5b32f8969844ff2b79a43c75a54" name="ab79af5b32f8969844ff2b79a43c75a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79af5b32f8969844ff2b79a43c75a54">&#9670;&#160;</a></span>RESETS_RESET_DONE_SHA256_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SHA256_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22eb4982daa89222c65ad9192824fe0b" name="a22eb4982daa89222c65ad9192824fe0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22eb4982daa89222c65ad9192824fe0b">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78eaa7851368b9d2b6797dc42b7079d0" name="a78eaa7851368b9d2b6797dc42b7079d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78eaa7851368b9d2b6797dc42b7079d0">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeda4a2b07c4080b5f29258f6656c478d" name="aeda4a2b07c4080b5f29258f6656c478d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda4a2b07c4080b5f29258f6656c478d">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5e1e52fe854cf921f4289326a3182b1" name="aa5e1e52fe854cf921f4289326a3182b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e1e52fe854cf921f4289326a3182b1">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f1266057f943afa0fccd3218d4bdf96" name="a8f1266057f943afa0fccd3218d4bdf96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f1266057f943afa0fccd3218d4bdf96">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a409227310934039899ade19d5a65bf0d" name="a409227310934039899ade19d5a65bf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409227310934039899ade19d5a65bf0d">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3f62b662847a985860b84c917435cd1" name="aa3f62b662847a985860b84c917435cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f62b662847a985860b84c917435cd1">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04be7711b0daba5e58da7ec357c79e39" name="a04be7711b0daba5e58da7ec357c79e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04be7711b0daba5e58da7ec357c79e39">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a431a79ea4e93791d8c86141faa2a6c58" name="a431a79ea4e93791d8c86141faa2a6c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a431a79ea4e93791d8c86141faa2a6c58">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f33b98000fb8a23f6f7f5f1b161bccd" name="a7f33b98000fb8a23f6f7f5f1b161bccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f33b98000fb8a23f6f7f5f1b161bccd">&#9670;&#160;</a></span>RESETS_RESET_DONE_SPI1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SPI1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a4cb25dbc24c46b593223fdcc5a2907" name="a4a4cb25dbc24c46b593223fdcc5a2907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4cb25dbc24c46b593223fdcc5a2907">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSCFG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSCFG_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55ec1ebbee8634ef8ddf674931842677" name="a55ec1ebbee8634ef8ddf674931842677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ec1ebbee8634ef8ddf674931842677">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSCFG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSCFG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a950b14df13b5bea62e527561f89dcf05" name="a950b14df13b5bea62e527561f89dcf05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950b14df13b5bea62e527561f89dcf05">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSCFG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSCFG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ca93a695b8ca4c3d5977e9711e10dec" name="a4ca93a695b8ca4c3d5977e9711e10dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca93a695b8ca4c3d5977e9711e10dec">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSCFG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSCFG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bdbe8a0af3a1a77877dd694244376c5" name="a9bdbe8a0af3a1a77877dd694244376c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdbe8a0af3a1a77877dd694244376c5">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSCFG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSCFG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab5deca67be784a3aa71e4ee04b9ec48" name="aab5deca67be784a3aa71e4ee04b9ec48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5deca67be784a3aa71e4ee04b9ec48">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSINFO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSINFO_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15891bb1966e34ff3dfa054cfce5d0b9" name="a15891bb1966e34ff3dfa054cfce5d0b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15891bb1966e34ff3dfa054cfce5d0b9">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSINFO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSINFO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e6d2f18f9e0cf5d83ff35bc89233e3f" name="a6e6d2f18f9e0cf5d83ff35bc89233e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e6d2f18f9e0cf5d83ff35bc89233e3f">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSINFO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSINFO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad903f785172741c1ef796914769f0932" name="ad903f785172741c1ef796914769f0932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad903f785172741c1ef796914769f0932">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSINFO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSINFO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6707132022b976d81f3b8a35ee2e41e" name="aa6707132022b976d81f3b8a35ee2e41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6707132022b976d81f3b8a35ee2e41e">&#9670;&#160;</a></span>RESETS_RESET_DONE_SYSINFO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_SYSINFO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ca71a58342c94fd888126db9a6ce971" name="a9ca71a58342c94fd888126db9a6ce971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca71a58342c94fd888126db9a6ce971">&#9670;&#160;</a></span>RESETS_RESET_DONE_TBMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TBMAN_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2288594ddfd5ebbaf88cd1a0fa694a45" name="a2288594ddfd5ebbaf88cd1a0fa694a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2288594ddfd5ebbaf88cd1a0fa694a45">&#9670;&#160;</a></span>RESETS_RESET_DONE_TBMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TBMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaaad847f1146480ae72ab7eefb63b6a" name="acaaad847f1146480ae72ab7eefb63b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaaad847f1146480ae72ab7eefb63b6a">&#9670;&#160;</a></span>RESETS_RESET_DONE_TBMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TBMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f476dfce9e2091ca99cb099a36d29c2" name="a7f476dfce9e2091ca99cb099a36d29c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f476dfce9e2091ca99cb099a36d29c2">&#9670;&#160;</a></span>RESETS_RESET_DONE_TBMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TBMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdafed7b9777f85de3c97a2849dcc5c6" name="acdafed7b9777f85de3c97a2849dcc5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdafed7b9777f85de3c97a2849dcc5c6">&#9670;&#160;</a></span>RESETS_RESET_DONE_TBMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TBMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af61e43d193eb9d1e7c23b2e011245d8e" name="af61e43d193eb9d1e7c23b2e011245d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af61e43d193eb9d1e7c23b2e011245d8e">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54695b01dca89c59762bcb4baecc5f14" name="a54695b01dca89c59762bcb4baecc5f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54695b01dca89c59762bcb4baecc5f14">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75dc5ec6494a01e49873dec254085a02" name="a75dc5ec6494a01e49873dec254085a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75dc5ec6494a01e49873dec254085a02">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9440cbab792bd3b518f8a59467e27036" name="a9440cbab792bd3b518f8a59467e27036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9440cbab792bd3b518f8a59467e27036">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d3f8e18ae74da22c497bfc2074a0bb6" name="a1d3f8e18ae74da22c497bfc2074a0bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3f8e18ae74da22c497bfc2074a0bb6">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8662bf62d07446b2f9dc6162276a65c8" name="a8662bf62d07446b2f9dc6162276a65c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8662bf62d07446b2f9dc6162276a65c8">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a314d0f64ff1239906aeef635381632" name="a9a314d0f64ff1239906aeef635381632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a314d0f64ff1239906aeef635381632">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20c278fd045dd93d4c8afb36b13d569f" name="a20c278fd045dd93d4c8afb36b13d569f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c278fd045dd93d4c8afb36b13d569f">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8366da36bf21154c8ede5766049f2a54" name="a8366da36bf21154c8ede5766049f2a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8366da36bf21154c8ede5766049f2a54">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c84f73854c0eefd3092862b092a9912" name="a4c84f73854c0eefd3092862b092a9912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c84f73854c0eefd3092862b092a9912">&#9670;&#160;</a></span>RESETS_RESET_DONE_TIMER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TIMER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae30f635ecf87c3268f6b6035f1a77eca" name="ae30f635ecf87c3268f6b6035f1a77eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30f635ecf87c3268f6b6035f1a77eca">&#9670;&#160;</a></span>RESETS_RESET_DONE_TRNG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TRNG_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384be3c9ed7c093ace14508422729a32" name="a384be3c9ed7c093ace14508422729a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384be3c9ed7c093ace14508422729a32">&#9670;&#160;</a></span>RESETS_RESET_DONE_TRNG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TRNG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafb5d15a6f1be0aa60dce98c9796dd6d" name="aafb5d15a6f1be0aa60dce98c9796dd6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb5d15a6f1be0aa60dce98c9796dd6d">&#9670;&#160;</a></span>RESETS_RESET_DONE_TRNG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TRNG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3940e2100c782ee207d039182ea2f947" name="a3940e2100c782ee207d039182ea2f947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3940e2100c782ee207d039182ea2f947">&#9670;&#160;</a></span>RESETS_RESET_DONE_TRNG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TRNG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1cbf5dc3004ae6d86273db4953e5aa5" name="af1cbf5dc3004ae6d86273db4953e5aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cbf5dc3004ae6d86273db4953e5aa5">&#9670;&#160;</a></span>RESETS_RESET_DONE_TRNG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_TRNG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c4430018aeb9de779d31844ccfe8558" name="a3c4430018aeb9de779d31844ccfe8558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4430018aeb9de779d31844ccfe8558">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af342bd04eefda35ff3083d0c88bbd62c" name="af342bd04eefda35ff3083d0c88bbd62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af342bd04eefda35ff3083d0c88bbd62c">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99e87212dda7da22728a57046c071fd9" name="a99e87212dda7da22728a57046c071fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e87212dda7da22728a57046c071fd9">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af74da79686989db73cee8daa44171048" name="af74da79686989db73cee8daa44171048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74da79686989db73cee8daa44171048">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19328aa173355121e111d868a3a44c1d" name="a19328aa173355121e111d868a3a44c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19328aa173355121e111d868a3a44c1d">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacb8aab091fe6f241477fb2a16f5b6bb" name="aacb8aab091fe6f241477fb2a16f5b6bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb8aab091fe6f241477fb2a16f5b6bb">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b3822ac1cfabd854b751379e601c1f7" name="a7b3822ac1cfabd854b751379e601c1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b3822ac1cfabd854b751379e601c1f7">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab49e4f15b56593e9ade7e83e03cc4759" name="ab49e4f15b56593e9ade7e83e03cc4759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49e4f15b56593e9ade7e83e03cc4759">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4873851dc8cd24720d1f1b62334bad6b" name="a4873851dc8cd24720d1f1b62334bad6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4873851dc8cd24720d1f1b62334bad6b">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a017227484c77776790b803c96bdebfcb" name="a017227484c77776790b803c96bdebfcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a017227484c77776790b803c96bdebfcb">&#9670;&#160;</a></span>RESETS_RESET_DONE_UART1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_UART1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad60f12d4b86f4bc53d1807f1742e3e9e" name="ad60f12d4b86f4bc53d1807f1742e3e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60f12d4b86f4bc53d1807f1742e3e9e">&#9670;&#160;</a></span>RESETS_RESET_DONE_USBCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_USBCTRL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe41e70b9d04ad7394c8eb2f032ca67f" name="abe41e70b9d04ad7394c8eb2f032ca67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe41e70b9d04ad7394c8eb2f032ca67f">&#9670;&#160;</a></span>RESETS_RESET_DONE_USBCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_USBCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c12bdca40e01d2a114b673d0dbd8bbe" name="a5c12bdca40e01d2a114b673d0dbd8bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c12bdca40e01d2a114b673d0dbd8bbe">&#9670;&#160;</a></span>RESETS_RESET_DONE_USBCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_USBCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6afa39cbab1417c80a8ef4abea344a6" name="ab6afa39cbab1417c80a8ef4abea344a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6afa39cbab1417c80a8ef4abea344a6">&#9670;&#160;</a></span>RESETS_RESET_DONE_USBCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_USBCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af44b18b05217bd7cfe28699142a6bffe" name="af44b18b05217bd7cfe28699142a6bffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44b18b05217bd7cfe28699142a6bffe">&#9670;&#160;</a></span>RESETS_RESET_DONE_USBCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_DONE_USBCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad61282efcec6a85bc80043702edb2530" name="ad61282efcec6a85bc80043702edb2530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61282efcec6a85bc80043702edb2530">&#9670;&#160;</a></span>RESETS_RESET_HSTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_HSTX_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5ead2514028d71337578e804de053cf" name="aa5ead2514028d71337578e804de053cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ead2514028d71337578e804de053cf">&#9670;&#160;</a></span>RESETS_RESET_HSTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_HSTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c87fe14514a6c7aa1c38fbb6b606f19" name="a3c87fe14514a6c7aa1c38fbb6b606f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c87fe14514a6c7aa1c38fbb6b606f19">&#9670;&#160;</a></span>RESETS_RESET_HSTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_HSTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a4654d382f43e65991e308b044b20a5" name="a7a4654d382f43e65991e308b044b20a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a4654d382f43e65991e308b044b20a5">&#9670;&#160;</a></span>RESETS_RESET_HSTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_HSTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab331e654f10fe587abe144c7b688820e" name="ab331e654f10fe587abe144c7b688820e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab331e654f10fe587abe144c7b688820e">&#9670;&#160;</a></span>RESETS_RESET_HSTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_HSTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e6701b9c0863bc9ba4acc4db3e61835" name="a2e6701b9c0863bc9ba4acc4db3e61835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6701b9c0863bc9ba4acc4db3e61835">&#9670;&#160;</a></span>RESETS_RESET_I2C0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2826a33c9368e327d8a0b6aec038edd1" name="a2826a33c9368e327d8a0b6aec038edd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2826a33c9368e327d8a0b6aec038edd1">&#9670;&#160;</a></span>RESETS_RESET_I2C0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82e6e098c62c8ca1a3c9810ec94ef346" name="a82e6e098c62c8ca1a3c9810ec94ef346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e6e098c62c8ca1a3c9810ec94ef346">&#9670;&#160;</a></span>RESETS_RESET_I2C0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bf492be8f45c681783a2016ba3011d6" name="a8bf492be8f45c681783a2016ba3011d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf492be8f45c681783a2016ba3011d6">&#9670;&#160;</a></span>RESETS_RESET_I2C0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6020c141ef93831157f79cca64143e24" name="a6020c141ef93831157f79cca64143e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6020c141ef93831157f79cca64143e24">&#9670;&#160;</a></span>RESETS_RESET_I2C0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a9316d32ce009b19f7680b439daa8ab" name="a7a9316d32ce009b19f7680b439daa8ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9316d32ce009b19f7680b439daa8ab">&#9670;&#160;</a></span>RESETS_RESET_I2C1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ddaea4d3c371d13c298e2e18f8e511c" name="a4ddaea4d3c371d13c298e2e18f8e511c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ddaea4d3c371d13c298e2e18f8e511c">&#9670;&#160;</a></span>RESETS_RESET_I2C1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a1c04e31cd48b5a1d9f61aea642aaf0" name="a8a1c04e31cd48b5a1d9f61aea642aaf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a1c04e31cd48b5a1d9f61aea642aaf0">&#9670;&#160;</a></span>RESETS_RESET_I2C1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3184fe3c8d9230f208f18118cd8a673c" name="a3184fe3c8d9230f208f18118cd8a673c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3184fe3c8d9230f208f18118cd8a673c">&#9670;&#160;</a></span>RESETS_RESET_I2C1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29662dac2ded780e25d19244b338ca1b" name="a29662dac2ded780e25d19244b338ca1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29662dac2ded780e25d19244b338ca1b">&#9670;&#160;</a></span>RESETS_RESET_I2C1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_I2C1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98e2b4246310c9b0bf9277978f1f02ed" name="a98e2b4246310c9b0bf9277978f1f02ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e2b4246310c9b0bf9277978f1f02ed">&#9670;&#160;</a></span>RESETS_RESET_IO_BANK0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_BANK0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fc6c749bb4c709ffa030fbea390a902" name="a5fc6c749bb4c709ffa030fbea390a902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc6c749bb4c709ffa030fbea390a902">&#9670;&#160;</a></span>RESETS_RESET_IO_BANK0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_BANK0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace0ab6d18d8328546e7b063fdb9f5d09" name="ace0ab6d18d8328546e7b063fdb9f5d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0ab6d18d8328546e7b063fdb9f5d09">&#9670;&#160;</a></span>RESETS_RESET_IO_BANK0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_BANK0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa0eef3bb96c7c1fdd710ff7af5b2ffd" name="aaa0eef3bb96c7c1fdd710ff7af5b2ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa0eef3bb96c7c1fdd710ff7af5b2ffd">&#9670;&#160;</a></span>RESETS_RESET_IO_BANK0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_BANK0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83a30c375090a934d70570b47b33d2f9" name="a83a30c375090a934d70570b47b33d2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a30c375090a934d70570b47b33d2f9">&#9670;&#160;</a></span>RESETS_RESET_IO_BANK0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_BANK0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a9f73ac7e8505dccf777db16fe648e2" name="a8a9f73ac7e8505dccf777db16fe648e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9f73ac7e8505dccf777db16fe648e2">&#9670;&#160;</a></span>RESETS_RESET_IO_QSPI_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_QSPI_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa78851e3a93386c8d6927e93e2533f63" name="aa78851e3a93386c8d6927e93e2533f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78851e3a93386c8d6927e93e2533f63">&#9670;&#160;</a></span>RESETS_RESET_IO_QSPI_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_QSPI_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf6645ad219cc2285e3d373b6eb7fc61" name="adf6645ad219cc2285e3d373b6eb7fc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6645ad219cc2285e3d373b6eb7fc61">&#9670;&#160;</a></span>RESETS_RESET_IO_QSPI_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_QSPI_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac7232a1827ead89a9714a9abd574117" name="aac7232a1827ead89a9714a9abd574117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7232a1827ead89a9714a9abd574117">&#9670;&#160;</a></span>RESETS_RESET_IO_QSPI_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_QSPI_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12fdf7ddd212178dff9ca1d158705adf" name="a12fdf7ddd212178dff9ca1d158705adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fdf7ddd212178dff9ca1d158705adf">&#9670;&#160;</a></span>RESETS_RESET_IO_QSPI_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_IO_QSPI_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a535ed45db4a6856353b4d8e0a0744c05" name="a535ed45db4a6856353b4d8e0a0744c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535ed45db4a6856353b4d8e0a0744c05">&#9670;&#160;</a></span>RESETS_RESET_JTAG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_JTAG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade1d33ccfd9ade7b2db3022d7283f0bc" name="ade1d33ccfd9ade7b2db3022d7283f0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade1d33ccfd9ade7b2db3022d7283f0bc">&#9670;&#160;</a></span>RESETS_RESET_JTAG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_JTAG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a683dd29a7090c97021460fad29f7d73f" name="a683dd29a7090c97021460fad29f7d73f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683dd29a7090c97021460fad29f7d73f">&#9670;&#160;</a></span>RESETS_RESET_JTAG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_JTAG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04043748cc4190a43b27eeae845dccea" name="a04043748cc4190a43b27eeae845dccea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04043748cc4190a43b27eeae845dccea">&#9670;&#160;</a></span>RESETS_RESET_JTAG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_JTAG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae851570c3ea14a569b27345eb1bbe019" name="ae851570c3ea14a569b27345eb1bbe019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae851570c3ea14a569b27345eb1bbe019">&#9670;&#160;</a></span>RESETS_RESET_JTAG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_JTAG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5d4ef210d6a0a7e7ba903af2bf63f9a" name="aa5d4ef210d6a0a7e7ba903af2bf63f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d4ef210d6a0a7e7ba903af2bf63f9a">&#9670;&#160;</a></span>RESETS_RESET_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a390dc492f4bc446f632de1a27a66f146" name="a390dc492f4bc446f632de1a27a66f146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390dc492f4bc446f632de1a27a66f146">&#9670;&#160;</a></span>RESETS_RESET_PADS_BANK0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_BANK0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10a9bb1a04fcd166788977a8a13fc187" name="a10a9bb1a04fcd166788977a8a13fc187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a9bb1a04fcd166788977a8a13fc187">&#9670;&#160;</a></span>RESETS_RESET_PADS_BANK0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_BANK0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b687ee54622e8cb5174283d3f1fd431" name="a1b687ee54622e8cb5174283d3f1fd431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b687ee54622e8cb5174283d3f1fd431">&#9670;&#160;</a></span>RESETS_RESET_PADS_BANK0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_BANK0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad85c27916d18ff03fdce794dd32903a8" name="ad85c27916d18ff03fdce794dd32903a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85c27916d18ff03fdce794dd32903a8">&#9670;&#160;</a></span>RESETS_RESET_PADS_BANK0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_BANK0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b164f82f4240577f22f7024aed75867" name="a3b164f82f4240577f22f7024aed75867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b164f82f4240577f22f7024aed75867">&#9670;&#160;</a></span>RESETS_RESET_PADS_BANK0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_BANK0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f44e9e78bc59a8c6657d1d91ee2413e" name="a2f44e9e78bc59a8c6657d1d91ee2413e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f44e9e78bc59a8c6657d1d91ee2413e">&#9670;&#160;</a></span>RESETS_RESET_PADS_QSPI_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_QSPI_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9acedf302ab5892b763d59c38227291" name="ab9acedf302ab5892b763d59c38227291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9acedf302ab5892b763d59c38227291">&#9670;&#160;</a></span>RESETS_RESET_PADS_QSPI_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_QSPI_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf630ef36153e73ad0f90b50bb0d95dd" name="acf630ef36153e73ad0f90b50bb0d95dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf630ef36153e73ad0f90b50bb0d95dd">&#9670;&#160;</a></span>RESETS_RESET_PADS_QSPI_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_QSPI_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b612a2795597567425e2ba87f3ef690" name="a8b612a2795597567425e2ba87f3ef690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b612a2795597567425e2ba87f3ef690">&#9670;&#160;</a></span>RESETS_RESET_PADS_QSPI_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_QSPI_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a627fbdcc89558f888578f7196914df88" name="a627fbdcc89558f888578f7196914df88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627fbdcc89558f888578f7196914df88">&#9670;&#160;</a></span>RESETS_RESET_PADS_QSPI_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PADS_QSPI_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a7bf45ee16b06075e423714745ff720" name="a9a7bf45ee16b06075e423714745ff720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a7bf45ee16b06075e423714745ff720">&#9670;&#160;</a></span>RESETS_RESET_PIO0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14c8075fd6f0e4cafcf4855cefc781e1" name="a14c8075fd6f0e4cafcf4855cefc781e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c8075fd6f0e4cafcf4855cefc781e1">&#9670;&#160;</a></span>RESETS_RESET_PIO0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad59a9a761ed6fffb79045535961702c9" name="ad59a9a761ed6fffb79045535961702c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59a9a761ed6fffb79045535961702c9">&#9670;&#160;</a></span>RESETS_RESET_PIO0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43f1fb0db93e13daab290803e74b4c87" name="a43f1fb0db93e13daab290803e74b4c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f1fb0db93e13daab290803e74b4c87">&#9670;&#160;</a></span>RESETS_RESET_PIO0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f6cad8bdd12b8cc67ce8806bbd11601" name="a2f6cad8bdd12b8cc67ce8806bbd11601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f6cad8bdd12b8cc67ce8806bbd11601">&#9670;&#160;</a></span>RESETS_RESET_PIO0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa66b945ed9d9dcf1ee1c7509a6bfd6b6" name="aa66b945ed9d9dcf1ee1c7509a6bfd6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa66b945ed9d9dcf1ee1c7509a6bfd6b6">&#9670;&#160;</a></span>RESETS_RESET_PIO1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8db6f75cfad6c0e0b3f79fe37185a34c" name="a8db6f75cfad6c0e0b3f79fe37185a34c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db6f75cfad6c0e0b3f79fe37185a34c">&#9670;&#160;</a></span>RESETS_RESET_PIO1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a219377be2e4abd92f1f0b8e389685ffc" name="a219377be2e4abd92f1f0b8e389685ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219377be2e4abd92f1f0b8e389685ffc">&#9670;&#160;</a></span>RESETS_RESET_PIO1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7c3d69960d865a6aa6d902380efc474" name="ad7c3d69960d865a6aa6d902380efc474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c3d69960d865a6aa6d902380efc474">&#9670;&#160;</a></span>RESETS_RESET_PIO1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f2e178f4d1bd341c094a59ec10baf0f" name="a1f2e178f4d1bd341c094a59ec10baf0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2e178f4d1bd341c094a59ec10baf0f">&#9670;&#160;</a></span>RESETS_RESET_PIO1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfc0ce1377caa3dcf57d79e3bb55d073" name="adfc0ce1377caa3dcf57d79e3bb55d073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc0ce1377caa3dcf57d79e3bb55d073">&#9670;&#160;</a></span>RESETS_RESET_PIO2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83e5da78b915be686f3105ac8498424d" name="a83e5da78b915be686f3105ac8498424d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e5da78b915be686f3105ac8498424d">&#9670;&#160;</a></span>RESETS_RESET_PIO2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8952d1e61660f1d2aea0184744621a6" name="ad8952d1e61660f1d2aea0184744621a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8952d1e61660f1d2aea0184744621a6">&#9670;&#160;</a></span>RESETS_RESET_PIO2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44f6b1fca684e5d7de29b00a9e09d428" name="a44f6b1fca684e5d7de29b00a9e09d428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f6b1fca684e5d7de29b00a9e09d428">&#9670;&#160;</a></span>RESETS_RESET_PIO2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a217cdc5eae7c525d29bd8229adbedfeb" name="a217cdc5eae7c525d29bd8229adbedfeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217cdc5eae7c525d29bd8229adbedfeb">&#9670;&#160;</a></span>RESETS_RESET_PIO2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PIO2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed1818f736b1e17e1a02ed439c317813" name="aed1818f736b1e17e1a02ed439c317813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed1818f736b1e17e1a02ed439c317813">&#9670;&#160;</a></span>RESETS_RESET_PLL_SYS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_SYS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49651b09720b1d1e97e01f4df759a15b" name="a49651b09720b1d1e97e01f4df759a15b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49651b09720b1d1e97e01f4df759a15b">&#9670;&#160;</a></span>RESETS_RESET_PLL_SYS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_SYS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a834fe7623eebedc43a51fa12e78a7216" name="a834fe7623eebedc43a51fa12e78a7216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a834fe7623eebedc43a51fa12e78a7216">&#9670;&#160;</a></span>RESETS_RESET_PLL_SYS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_SYS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d6f018c96876e840690d0cf30ae5390" name="a4d6f018c96876e840690d0cf30ae5390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d6f018c96876e840690d0cf30ae5390">&#9670;&#160;</a></span>RESETS_RESET_PLL_SYS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_SYS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a457fbad47e0434493f621bbdb8b2dd95" name="a457fbad47e0434493f621bbdb8b2dd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457fbad47e0434493f621bbdb8b2dd95">&#9670;&#160;</a></span>RESETS_RESET_PLL_SYS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_SYS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a079bf04da4161de5df42c2a71f2b9254" name="a079bf04da4161de5df42c2a71f2b9254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079bf04da4161de5df42c2a71f2b9254">&#9670;&#160;</a></span>RESETS_RESET_PLL_USB_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_USB_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e664f2ab7b367057cebb33b50e8a6f9" name="a0e664f2ab7b367057cebb33b50e8a6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e664f2ab7b367057cebb33b50e8a6f9">&#9670;&#160;</a></span>RESETS_RESET_PLL_USB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_USB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dca71d37df10fe008153847a4d006f9" name="a3dca71d37df10fe008153847a4d006f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dca71d37df10fe008153847a4d006f9">&#9670;&#160;</a></span>RESETS_RESET_PLL_USB_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_USB_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2defe1cab2cd984370da72b35b782729" name="a2defe1cab2cd984370da72b35b782729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2defe1cab2cd984370da72b35b782729">&#9670;&#160;</a></span>RESETS_RESET_PLL_USB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_USB_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a521eda28f8dfbdcb17eeca94f2ed4f0f" name="a521eda28f8dfbdcb17eeca94f2ed4f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521eda28f8dfbdcb17eeca94f2ed4f0f">&#9670;&#160;</a></span>RESETS_RESET_PLL_USB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PLL_USB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60ac971bc365d1b4e5a2150a43a4bc23" name="a60ac971bc365d1b4e5a2150a43a4bc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ac971bc365d1b4e5a2150a43a4bc23">&#9670;&#160;</a></span>RESETS_RESET_PWM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PWM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54057549e7145b0fb249fa12e1085b37" name="a54057549e7145b0fb249fa12e1085b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54057549e7145b0fb249fa12e1085b37">&#9670;&#160;</a></span>RESETS_RESET_PWM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PWM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d69df9d07ce7a04cb62a818784f0933" name="a2d69df9d07ce7a04cb62a818784f0933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d69df9d07ce7a04cb62a818784f0933">&#9670;&#160;</a></span>RESETS_RESET_PWM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PWM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdf7bbb2e34fdfa8c93390d1b2ce74b9" name="acdf7bbb2e34fdfa8c93390d1b2ce74b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf7bbb2e34fdfa8c93390d1b2ce74b9">&#9670;&#160;</a></span>RESETS_RESET_PWM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PWM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61e90ec61cb0fc34deb1b82d88d34093" name="a61e90ec61cb0fc34deb1b82d88d34093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e90ec61cb0fc34deb1b82d88d34093">&#9670;&#160;</a></span>RESETS_RESET_PWM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_PWM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9adae006081e5edcd0d8da54705f426d" name="a9adae006081e5edcd0d8da54705f426d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adae006081e5edcd0d8da54705f426d">&#9670;&#160;</a></span>RESETS_RESET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47594cbfa72a58d26e4939f0a02c8d45" name="a47594cbfa72a58d26e4939f0a02c8d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47594cbfa72a58d26e4939f0a02c8d45">&#9670;&#160;</a></span>RESETS_RESET_SHA256_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SHA256_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76c9b392ef7d60e31000cdbb10ce0bc3" name="a76c9b392ef7d60e31000cdbb10ce0bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c9b392ef7d60e31000cdbb10ce0bc3">&#9670;&#160;</a></span>RESETS_RESET_SHA256_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SHA256_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19424957fe9f578328b44e33ac9b8d04" name="a19424957fe9f578328b44e33ac9b8d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19424957fe9f578328b44e33ac9b8d04">&#9670;&#160;</a></span>RESETS_RESET_SHA256_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SHA256_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6510ab3958d231f1083abbf182dd59b" name="af6510ab3958d231f1083abbf182dd59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6510ab3958d231f1083abbf182dd59b">&#9670;&#160;</a></span>RESETS_RESET_SHA256_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SHA256_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab49a88f88bfd32b84883e57ded49f350" name="ab49a88f88bfd32b84883e57ded49f350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49a88f88bfd32b84883e57ded49f350">&#9670;&#160;</a></span>RESETS_RESET_SHA256_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SHA256_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a753551062e7ccd078e93fdc90b2e916d" name="a753551062e7ccd078e93fdc90b2e916d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753551062e7ccd078e93fdc90b2e916d">&#9670;&#160;</a></span>RESETS_RESET_SPI0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7644cbf0fcbab7bfb64a017f39deb822" name="a7644cbf0fcbab7bfb64a017f39deb822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7644cbf0fcbab7bfb64a017f39deb822">&#9670;&#160;</a></span>RESETS_RESET_SPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3709324d0a4a25af27dd2ae3c76e0ed" name="af3709324d0a4a25af27dd2ae3c76e0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3709324d0a4a25af27dd2ae3c76e0ed">&#9670;&#160;</a></span>RESETS_RESET_SPI0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36864f283d848c39eb6141820c1264a1" name="a36864f283d848c39eb6141820c1264a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36864f283d848c39eb6141820c1264a1">&#9670;&#160;</a></span>RESETS_RESET_SPI0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dc28e65c97e3202e2307480ef992068" name="a0dc28e65c97e3202e2307480ef992068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc28e65c97e3202e2307480ef992068">&#9670;&#160;</a></span>RESETS_RESET_SPI0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14d132b2d1e49038267184ed9bc61b47" name="a14d132b2d1e49038267184ed9bc61b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d132b2d1e49038267184ed9bc61b47">&#9670;&#160;</a></span>RESETS_RESET_SPI1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ede9d943a45c4d65864abcbefb44a23" name="a5ede9d943a45c4d65864abcbefb44a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ede9d943a45c4d65864abcbefb44a23">&#9670;&#160;</a></span>RESETS_RESET_SPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d67a7bcce647459ab1cadd6ba2de766" name="a0d67a7bcce647459ab1cadd6ba2de766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d67a7bcce647459ab1cadd6ba2de766">&#9670;&#160;</a></span>RESETS_RESET_SPI1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cdf0deb246826e38dbd7606ab0d3cb9" name="a0cdf0deb246826e38dbd7606ab0d3cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cdf0deb246826e38dbd7606ab0d3cb9">&#9670;&#160;</a></span>RESETS_RESET_SPI1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a816082d3a80c8e1ec00fc7600edf7e75" name="a816082d3a80c8e1ec00fc7600edf7e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a816082d3a80c8e1ec00fc7600edf7e75">&#9670;&#160;</a></span>RESETS_RESET_SPI1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SPI1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a205e4ff1260678c8e0c54cb3b9702a1e" name="a205e4ff1260678c8e0c54cb3b9702a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205e4ff1260678c8e0c54cb3b9702a1e">&#9670;&#160;</a></span>RESETS_RESET_SYSCFG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSCFG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a478a92d0a932597eeddf19bf4d1ad8b6" name="a478a92d0a932597eeddf19bf4d1ad8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478a92d0a932597eeddf19bf4d1ad8b6">&#9670;&#160;</a></span>RESETS_RESET_SYSCFG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSCFG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d07ca9a428d2f66ed4ac25d6d36cb6b" name="a0d07ca9a428d2f66ed4ac25d6d36cb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d07ca9a428d2f66ed4ac25d6d36cb6b">&#9670;&#160;</a></span>RESETS_RESET_SYSCFG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSCFG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa71c037f5bdc9003878bbd2664cc2373" name="aa71c037f5bdc9003878bbd2664cc2373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71c037f5bdc9003878bbd2664cc2373">&#9670;&#160;</a></span>RESETS_RESET_SYSCFG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSCFG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07460b53a2aaf2d65e55d105cb24a02b" name="a07460b53a2aaf2d65e55d105cb24a02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07460b53a2aaf2d65e55d105cb24a02b">&#9670;&#160;</a></span>RESETS_RESET_SYSCFG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSCFG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7832b71c829c6d1b183d9c8a5378b4e" name="ad7832b71c829c6d1b183d9c8a5378b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7832b71c829c6d1b183d9c8a5378b4e">&#9670;&#160;</a></span>RESETS_RESET_SYSINFO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSINFO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3667fa388531b12405ef09b1f353e984" name="a3667fa388531b12405ef09b1f353e984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3667fa388531b12405ef09b1f353e984">&#9670;&#160;</a></span>RESETS_RESET_SYSINFO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSINFO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55772b9df22dc0be046d6e79f65e2fda" name="a55772b9df22dc0be046d6e79f65e2fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55772b9df22dc0be046d6e79f65e2fda">&#9670;&#160;</a></span>RESETS_RESET_SYSINFO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSINFO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b73e8d05bfd60dd0cd7de2494162838" name="a6b73e8d05bfd60dd0cd7de2494162838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b73e8d05bfd60dd0cd7de2494162838">&#9670;&#160;</a></span>RESETS_RESET_SYSINFO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSINFO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12cd00595108364b3f305d5a655b2cba" name="a12cd00595108364b3f305d5a655b2cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cd00595108364b3f305d5a655b2cba">&#9670;&#160;</a></span>RESETS_RESET_SYSINFO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_SYSINFO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae193432386d5c8a3921921451ea0f192" name="ae193432386d5c8a3921921451ea0f192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae193432386d5c8a3921921451ea0f192">&#9670;&#160;</a></span>RESETS_RESET_TBMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TBMAN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a61345ee61dc33aa302da100f538827" name="a8a61345ee61dc33aa302da100f538827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a61345ee61dc33aa302da100f538827">&#9670;&#160;</a></span>RESETS_RESET_TBMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TBMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac751b2717d02521efc58e8269e2a33d" name="aac751b2717d02521efc58e8269e2a33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac751b2717d02521efc58e8269e2a33d">&#9670;&#160;</a></span>RESETS_RESET_TBMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TBMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2a6f5025a70dc1cc4e42f0cff34ed63" name="ad2a6f5025a70dc1cc4e42f0cff34ed63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2a6f5025a70dc1cc4e42f0cff34ed63">&#9670;&#160;</a></span>RESETS_RESET_TBMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TBMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60ae6221034b254e1b52a69cd600712b" name="a60ae6221034b254e1b52a69cd600712b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ae6221034b254e1b52a69cd600712b">&#9670;&#160;</a></span>RESETS_RESET_TBMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TBMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09251792125573bfe3c1228568e75793" name="a09251792125573bfe3c1228568e75793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09251792125573bfe3c1228568e75793">&#9670;&#160;</a></span>RESETS_RESET_TIMER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04e44947490b1989b91b1000c0a87dd3" name="a04e44947490b1989b91b1000c0a87dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e44947490b1989b91b1000c0a87dd3">&#9670;&#160;</a></span>RESETS_RESET_TIMER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad496f7c03e0866ed02c055b8183a6f29" name="ad496f7c03e0866ed02c055b8183a6f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad496f7c03e0866ed02c055b8183a6f29">&#9670;&#160;</a></span>RESETS_RESET_TIMER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a742507b93a407729a108c7a1f9ce1f76" name="a742507b93a407729a108c7a1f9ce1f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742507b93a407729a108c7a1f9ce1f76">&#9670;&#160;</a></span>RESETS_RESET_TIMER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bbea46427e3ab038c249fd558f45b55" name="a3bbea46427e3ab038c249fd558f45b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbea46427e3ab038c249fd558f45b55">&#9670;&#160;</a></span>RESETS_RESET_TIMER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7095c1df968e2f745113d1b882c1e332" name="a7095c1df968e2f745113d1b882c1e332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7095c1df968e2f745113d1b882c1e332">&#9670;&#160;</a></span>RESETS_RESET_TIMER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85560eadff0e602ebbe659ef97039668" name="a85560eadff0e602ebbe659ef97039668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85560eadff0e602ebbe659ef97039668">&#9670;&#160;</a></span>RESETS_RESET_TIMER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a406611bb81eb685b9924aa47e6ac1d64" name="a406611bb81eb685b9924aa47e6ac1d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406611bb81eb685b9924aa47e6ac1d64">&#9670;&#160;</a></span>RESETS_RESET_TIMER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d4587302d8c401ab11a6ac373544b76" name="a9d4587302d8c401ab11a6ac373544b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4587302d8c401ab11a6ac373544b76">&#9670;&#160;</a></span>RESETS_RESET_TIMER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af611f70710a6093976c314efb9db49fe" name="af611f70710a6093976c314efb9db49fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af611f70710a6093976c314efb9db49fe">&#9670;&#160;</a></span>RESETS_RESET_TIMER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TIMER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a757ec5a7d8fd6c683a3cc224cc34c260" name="a757ec5a7d8fd6c683a3cc224cc34c260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757ec5a7d8fd6c683a3cc224cc34c260">&#9670;&#160;</a></span>RESETS_RESET_TRNG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TRNG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab115b1e220e3e37f8ce6a17026c12d2d" name="ab115b1e220e3e37f8ce6a17026c12d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab115b1e220e3e37f8ce6a17026c12d2d">&#9670;&#160;</a></span>RESETS_RESET_TRNG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TRNG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c4560a6fff2f82c728b375bcb3f370c" name="a4c4560a6fff2f82c728b375bcb3f370c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4560a6fff2f82c728b375bcb3f370c">&#9670;&#160;</a></span>RESETS_RESET_TRNG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TRNG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79095fe2c18b220eb73b93a67ebb09b4" name="a79095fe2c18b220eb73b93a67ebb09b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79095fe2c18b220eb73b93a67ebb09b4">&#9670;&#160;</a></span>RESETS_RESET_TRNG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TRNG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93b56421f7273409176d4463024f477d" name="a93b56421f7273409176d4463024f477d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b56421f7273409176d4463024f477d">&#9670;&#160;</a></span>RESETS_RESET_TRNG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_TRNG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad42295de1b6c0103d4dfafb16307efea" name="ad42295de1b6c0103d4dfafb16307efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad42295de1b6c0103d4dfafb16307efea">&#9670;&#160;</a></span>RESETS_RESET_UART0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03eb79095a8e72c89c3e25ab81ca2e8b" name="a03eb79095a8e72c89c3e25ab81ca2e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03eb79095a8e72c89c3e25ab81ca2e8b">&#9670;&#160;</a></span>RESETS_RESET_UART0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a649533a5a7ee9eee9a01f3eed8683fd5" name="a649533a5a7ee9eee9a01f3eed8683fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649533a5a7ee9eee9a01f3eed8683fd5">&#9670;&#160;</a></span>RESETS_RESET_UART0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4b624d2ec202319996285655490381c" name="ac4b624d2ec202319996285655490381c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4b624d2ec202319996285655490381c">&#9670;&#160;</a></span>RESETS_RESET_UART0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6267c6084d434f0e7bde2f67f3f89e1" name="ad6267c6084d434f0e7bde2f67f3f89e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6267c6084d434f0e7bde2f67f3f89e1">&#9670;&#160;</a></span>RESETS_RESET_UART0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0934268fa422658878a9b80218f6de95" name="a0934268fa422658878a9b80218f6de95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0934268fa422658878a9b80218f6de95">&#9670;&#160;</a></span>RESETS_RESET_UART1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fc5b052aa618d0a3832eb540c6548fb" name="a1fc5b052aa618d0a3832eb540c6548fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc5b052aa618d0a3832eb540c6548fb">&#9670;&#160;</a></span>RESETS_RESET_UART1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadfd58fe66c9d8edf0925b153954478c" name="aadfd58fe66c9d8edf0925b153954478c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfd58fe66c9d8edf0925b153954478c">&#9670;&#160;</a></span>RESETS_RESET_UART1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5053b6963750409b90aa192baaa138fa" name="a5053b6963750409b90aa192baaa138fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5053b6963750409b90aa192baaa138fa">&#9670;&#160;</a></span>RESETS_RESET_UART1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1feb90bbc7e048c8b90dab87e45997c" name="ac1feb90bbc7e048c8b90dab87e45997c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1feb90bbc7e048c8b90dab87e45997c">&#9670;&#160;</a></span>RESETS_RESET_UART1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_UART1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada5b317da5037517a1792c65db0bb5e1" name="ada5b317da5037517a1792c65db0bb5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada5b317da5037517a1792c65db0bb5e1">&#9670;&#160;</a></span>RESETS_RESET_USBCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_USBCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8c4b7967756110168a8cb56a69ff16d" name="ad8c4b7967756110168a8cb56a69ff16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c4b7967756110168a8cb56a69ff16d">&#9670;&#160;</a></span>RESETS_RESET_USBCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_USBCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47e9f9191ce0c45f03b6bade6b38b54f" name="a47e9f9191ce0c45f03b6bade6b38b54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e9f9191ce0c45f03b6bade6b38b54f">&#9670;&#160;</a></span>RESETS_RESET_USBCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_USBCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57846b329e9346705d0c0d8f51d9b169" name="a57846b329e9346705d0c0d8f51d9b169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57846b329e9346705d0c0d8f51d9b169">&#9670;&#160;</a></span>RESETS_RESET_USBCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_USBCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26592d8b80a564673c9c3dd88c08f91a" name="a26592d8b80a564673c9c3dd88c08f91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26592d8b80a564673c9c3dd88c08f91a">&#9670;&#160;</a></span>RESETS_RESET_USBCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_RESET_USBCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62b6d8112f57c2232ec9fe3d83db1184" name="a62b6d8112f57c2232ec9fe3d83db1184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b6d8112f57c2232ec9fe3d83db1184">&#9670;&#160;</a></span>RESETS_WDSEL_ADC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_ADC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8870918501c266ab84d5e6cbe17a7f6" name="af8870918501c266ab84d5e6cbe17a7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8870918501c266ab84d5e6cbe17a7f6">&#9670;&#160;</a></span>RESETS_WDSEL_ADC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_ADC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcabd8265398295acda83483dd05943f" name="abcabd8265398295acda83483dd05943f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcabd8265398295acda83483dd05943f">&#9670;&#160;</a></span>RESETS_WDSEL_ADC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_ADC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e0bb4bfa721608b74dcaf2838da1704" name="a1e0bb4bfa721608b74dcaf2838da1704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0bb4bfa721608b74dcaf2838da1704">&#9670;&#160;</a></span>RESETS_WDSEL_ADC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_ADC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2020e4f6b50f40e2d302e0b5bd03658f" name="a2020e4f6b50f40e2d302e0b5bd03658f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2020e4f6b50f40e2d302e0b5bd03658f">&#9670;&#160;</a></span>RESETS_WDSEL_ADC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_ADC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeba2d6b11944b62d678476820d76ecfa" name="aeba2d6b11944b62d678476820d76ecfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba2d6b11944b62d678476820d76ecfa">&#9670;&#160;</a></span>RESETS_WDSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07d055f8a7f68692d64a4a71bd501446" name="a07d055f8a7f68692d64a4a71bd501446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d055f8a7f68692d64a4a71bd501446">&#9670;&#160;</a></span>RESETS_WDSEL_BUSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_BUSCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c5b2fb89319d5b5c07dffdfaddf22a6" name="a4c5b2fb89319d5b5c07dffdfaddf22a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c5b2fb89319d5b5c07dffdfaddf22a6">&#9670;&#160;</a></span>RESETS_WDSEL_BUSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_BUSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55b3da238f9f06bd3f9832ce523e4741" name="a55b3da238f9f06bd3f9832ce523e4741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b3da238f9f06bd3f9832ce523e4741">&#9670;&#160;</a></span>RESETS_WDSEL_BUSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_BUSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af46ca8f9f400912144b8e96718ab983b" name="af46ca8f9f400912144b8e96718ab983b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46ca8f9f400912144b8e96718ab983b">&#9670;&#160;</a></span>RESETS_WDSEL_BUSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_BUSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a871ef42ca4bbf4e886c5bf86166d68d9" name="a871ef42ca4bbf4e886c5bf86166d68d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871ef42ca4bbf4e886c5bf86166d68d9">&#9670;&#160;</a></span>RESETS_WDSEL_BUSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_BUSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac473d77d1a8a720484d885ef3fd4e733" name="ac473d77d1a8a720484d885ef3fd4e733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac473d77d1a8a720484d885ef3fd4e733">&#9670;&#160;</a></span>RESETS_WDSEL_DMA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_DMA_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3663519506e4f6c2c9d04d77d3a286e7" name="a3663519506e4f6c2c9d04d77d3a286e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3663519506e4f6c2c9d04d77d3a286e7">&#9670;&#160;</a></span>RESETS_WDSEL_DMA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_DMA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a408c74d27e4290e6dcf3f50ed92d1497" name="a408c74d27e4290e6dcf3f50ed92d1497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a408c74d27e4290e6dcf3f50ed92d1497">&#9670;&#160;</a></span>RESETS_WDSEL_DMA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_DMA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c26d03de7aea3918fc39acd6a94999c" name="a6c26d03de7aea3918fc39acd6a94999c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c26d03de7aea3918fc39acd6a94999c">&#9670;&#160;</a></span>RESETS_WDSEL_DMA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_DMA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdb1a2f9ab4ce00588e0004946af20a0" name="abdb1a2f9ab4ce00588e0004946af20a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb1a2f9ab4ce00588e0004946af20a0">&#9670;&#160;</a></span>RESETS_WDSEL_DMA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_DMA_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a6b5d105e7177dc4105d48f64e1fa3b" name="a1a6b5d105e7177dc4105d48f64e1fa3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a6b5d105e7177dc4105d48f64e1fa3b">&#9670;&#160;</a></span>RESETS_WDSEL_HSTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_HSTX_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7d203eaa9fe1451f6892f481674b648" name="af7d203eaa9fe1451f6892f481674b648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7d203eaa9fe1451f6892f481674b648">&#9670;&#160;</a></span>RESETS_WDSEL_HSTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_HSTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b99b241f1662943a85a727bdb52f95" name="a70b99b241f1662943a85a727bdb52f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b99b241f1662943a85a727bdb52f95">&#9670;&#160;</a></span>RESETS_WDSEL_HSTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_HSTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39c8cd942e452e192ec614f62a68dc52" name="a39c8cd942e452e192ec614f62a68dc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c8cd942e452e192ec614f62a68dc52">&#9670;&#160;</a></span>RESETS_WDSEL_HSTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_HSTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9034a2fcceaa9a907fba42f54ab75be" name="aa9034a2fcceaa9a907fba42f54ab75be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9034a2fcceaa9a907fba42f54ab75be">&#9670;&#160;</a></span>RESETS_WDSEL_HSTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_HSTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af10bd651e66d5ae4954c7965dd7cc8f3" name="af10bd651e66d5ae4954c7965dd7cc8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10bd651e66d5ae4954c7965dd7cc8f3">&#9670;&#160;</a></span>RESETS_WDSEL_I2C0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9538d6044f1f69c8243ae544f972312c" name="a9538d6044f1f69c8243ae544f972312c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9538d6044f1f69c8243ae544f972312c">&#9670;&#160;</a></span>RESETS_WDSEL_I2C0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca98d5317b0083779d1b2dce66eb3a6b" name="aca98d5317b0083779d1b2dce66eb3a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca98d5317b0083779d1b2dce66eb3a6b">&#9670;&#160;</a></span>RESETS_WDSEL_I2C0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c8687cda722f4744cf9579b2704fa4e" name="a6c8687cda722f4744cf9579b2704fa4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c8687cda722f4744cf9579b2704fa4e">&#9670;&#160;</a></span>RESETS_WDSEL_I2C0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e4989436324dc971fb03f832cb54e57" name="a8e4989436324dc971fb03f832cb54e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4989436324dc971fb03f832cb54e57">&#9670;&#160;</a></span>RESETS_WDSEL_I2C0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37dfee65c3c3a4a7057c56f39527cb10" name="a37dfee65c3c3a4a7057c56f39527cb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37dfee65c3c3a4a7057c56f39527cb10">&#9670;&#160;</a></span>RESETS_WDSEL_I2C1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cf6f27579105c740be4d1548492bb4b" name="a2cf6f27579105c740be4d1548492bb4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf6f27579105c740be4d1548492bb4b">&#9670;&#160;</a></span>RESETS_WDSEL_I2C1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a132b9ff0d4e9e10065adcdf4d1de8058" name="a132b9ff0d4e9e10065adcdf4d1de8058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a132b9ff0d4e9e10065adcdf4d1de8058">&#9670;&#160;</a></span>RESETS_WDSEL_I2C1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384f30f6f36f8f2349b2bd5a9c6ec37e" name="a384f30f6f36f8f2349b2bd5a9c6ec37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384f30f6f36f8f2349b2bd5a9c6ec37e">&#9670;&#160;</a></span>RESETS_WDSEL_I2C1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a413e073b5f52753efa4f1e0ad3de76a8" name="a413e073b5f52753efa4f1e0ad3de76a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413e073b5f52753efa4f1e0ad3de76a8">&#9670;&#160;</a></span>RESETS_WDSEL_I2C1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_I2C1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8e91eac1491417a9a2a6de480f211a6" name="ab8e91eac1491417a9a2a6de480f211a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e91eac1491417a9a2a6de480f211a6">&#9670;&#160;</a></span>RESETS_WDSEL_IO_BANK0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_BANK0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4232e966c2743b1e6a2d8c2acc0ee715" name="a4232e966c2743b1e6a2d8c2acc0ee715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4232e966c2743b1e6a2d8c2acc0ee715">&#9670;&#160;</a></span>RESETS_WDSEL_IO_BANK0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_BANK0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7453aae24080181dbe73ad3ee8d8660b" name="a7453aae24080181dbe73ad3ee8d8660b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7453aae24080181dbe73ad3ee8d8660b">&#9670;&#160;</a></span>RESETS_WDSEL_IO_BANK0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_BANK0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2eab233e62d3534525fb97ac03d43b1" name="ae2eab233e62d3534525fb97ac03d43b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2eab233e62d3534525fb97ac03d43b1">&#9670;&#160;</a></span>RESETS_WDSEL_IO_BANK0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_BANK0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc534e9402271f755b0e19426afef0b" name="a8bc534e9402271f755b0e19426afef0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc534e9402271f755b0e19426afef0b">&#9670;&#160;</a></span>RESETS_WDSEL_IO_BANK0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_BANK0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78b4a28386d4593354342e9cd01e8b98" name="a78b4a28386d4593354342e9cd01e8b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b4a28386d4593354342e9cd01e8b98">&#9670;&#160;</a></span>RESETS_WDSEL_IO_QSPI_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_QSPI_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5de28ec59785a431ac37073bd7089a8" name="ae5de28ec59785a431ac37073bd7089a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5de28ec59785a431ac37073bd7089a8">&#9670;&#160;</a></span>RESETS_WDSEL_IO_QSPI_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_QSPI_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c5a3b37b1e4235a2164bf54085430fe" name="a3c5a3b37b1e4235a2164bf54085430fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5a3b37b1e4235a2164bf54085430fe">&#9670;&#160;</a></span>RESETS_WDSEL_IO_QSPI_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_QSPI_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac661055b1529de5286ed1d667ea6fcee" name="ac661055b1529de5286ed1d667ea6fcee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac661055b1529de5286ed1d667ea6fcee">&#9670;&#160;</a></span>RESETS_WDSEL_IO_QSPI_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_QSPI_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21d6c05c59658fbcf6eb3c22aa2409ac" name="a21d6c05c59658fbcf6eb3c22aa2409ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d6c05c59658fbcf6eb3c22aa2409ac">&#9670;&#160;</a></span>RESETS_WDSEL_IO_QSPI_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_IO_QSPI_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2277225958c40db09c7058d46cfa96ff" name="a2277225958c40db09c7058d46cfa96ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2277225958c40db09c7058d46cfa96ff">&#9670;&#160;</a></span>RESETS_WDSEL_JTAG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_JTAG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a456e875da07d798fdef6f46d6b35c0bf" name="a456e875da07d798fdef6f46d6b35c0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456e875da07d798fdef6f46d6b35c0bf">&#9670;&#160;</a></span>RESETS_WDSEL_JTAG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_JTAG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a950f636efe051a13c33988bce6b7d927" name="a950f636efe051a13c33988bce6b7d927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950f636efe051a13c33988bce6b7d927">&#9670;&#160;</a></span>RESETS_WDSEL_JTAG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_JTAG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab415aeec49bac174984dabd561f9a4ba" name="ab415aeec49bac174984dabd561f9a4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab415aeec49bac174984dabd561f9a4ba">&#9670;&#160;</a></span>RESETS_WDSEL_JTAG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_JTAG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a224dbb4fe8f991575f9633cfc8e36d73" name="a224dbb4fe8f991575f9633cfc8e36d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a224dbb4fe8f991575f9633cfc8e36d73">&#9670;&#160;</a></span>RESETS_WDSEL_JTAG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_JTAG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3181dd731c3fdbe3e5460110e0b3d51d" name="a3181dd731c3fdbe3e5460110e0b3d51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3181dd731c3fdbe3e5460110e0b3d51d">&#9670;&#160;</a></span>RESETS_WDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5b4970c056600ff7b22a085fb0c3458" name="af5b4970c056600ff7b22a085fb0c3458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b4970c056600ff7b22a085fb0c3458">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_BANK0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_BANK0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe38e3adab03daf831a41512f1faea32" name="abe38e3adab03daf831a41512f1faea32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe38e3adab03daf831a41512f1faea32">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_BANK0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_BANK0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a649df662998adea581345f083f77c25f" name="a649df662998adea581345f083f77c25f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649df662998adea581345f083f77c25f">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_BANK0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_BANK0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7bf17b73e971c570024343e57ddb75d" name="af7bf17b73e971c570024343e57ddb75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7bf17b73e971c570024343e57ddb75d">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_BANK0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_BANK0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7ae5b7cd44689fc9d65f2f93530647a" name="ab7ae5b7cd44689fc9d65f2f93530647a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ae5b7cd44689fc9d65f2f93530647a">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_BANK0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_BANK0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99ad2911631554b693c526e05482b7e1" name="a99ad2911631554b693c526e05482b7e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ad2911631554b693c526e05482b7e1">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_QSPI_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_QSPI_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e3323a1e2940eaf2e42b0ea178d0015" name="a7e3323a1e2940eaf2e42b0ea178d0015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e3323a1e2940eaf2e42b0ea178d0015">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_QSPI_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_QSPI_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78ef082d062efb8c29241933e046a2b5" name="a78ef082d062efb8c29241933e046a2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ef082d062efb8c29241933e046a2b5">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_QSPI_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_QSPI_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0e6390ca08963e6cbabd7e285ca2251" name="ad0e6390ca08963e6cbabd7e285ca2251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e6390ca08963e6cbabd7e285ca2251">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_QSPI_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_QSPI_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ff71cbba88aced33f32ba4fe23c9a14" name="a9ff71cbba88aced33f32ba4fe23c9a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff71cbba88aced33f32ba4fe23c9a14">&#9670;&#160;</a></span>RESETS_WDSEL_PADS_QSPI_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PADS_QSPI_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bb3995336f5cc7f459e1763e615f045" name="a9bb3995336f5cc7f459e1763e615f045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bb3995336f5cc7f459e1763e615f045">&#9670;&#160;</a></span>RESETS_WDSEL_PIO0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13f273482a8b9e9e1005be345454e0e5" name="a13f273482a8b9e9e1005be345454e0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f273482a8b9e9e1005be345454e0e5">&#9670;&#160;</a></span>RESETS_WDSEL_PIO0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3521fba13da045a18398713fdfe08ccd" name="a3521fba13da045a18398713fdfe08ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3521fba13da045a18398713fdfe08ccd">&#9670;&#160;</a></span>RESETS_WDSEL_PIO0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11156f5a38e12e78c0c565bf91513f2f" name="a11156f5a38e12e78c0c565bf91513f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11156f5a38e12e78c0c565bf91513f2f">&#9670;&#160;</a></span>RESETS_WDSEL_PIO0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2689e33234bcdfc5422972d8d91f5887" name="a2689e33234bcdfc5422972d8d91f5887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2689e33234bcdfc5422972d8d91f5887">&#9670;&#160;</a></span>RESETS_WDSEL_PIO0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3b6bf04383a3b208d96bcba6607e57d" name="af3b6bf04383a3b208d96bcba6607e57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b6bf04383a3b208d96bcba6607e57d">&#9670;&#160;</a></span>RESETS_WDSEL_PIO1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a749ec6af1c68708be27701b7fb0e830b" name="a749ec6af1c68708be27701b7fb0e830b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a749ec6af1c68708be27701b7fb0e830b">&#9670;&#160;</a></span>RESETS_WDSEL_PIO1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86ce2172398d805a597c24926deedf1a" name="a86ce2172398d805a597c24926deedf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ce2172398d805a597c24926deedf1a">&#9670;&#160;</a></span>RESETS_WDSEL_PIO1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17deed4fe5b3f85b2dfc1e8f366a2ea8" name="a17deed4fe5b3f85b2dfc1e8f366a2ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17deed4fe5b3f85b2dfc1e8f366a2ea8">&#9670;&#160;</a></span>RESETS_WDSEL_PIO1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0bb02984b45bb4268c8451e408483b2" name="ac0bb02984b45bb4268c8451e408483b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0bb02984b45bb4268c8451e408483b2">&#9670;&#160;</a></span>RESETS_WDSEL_PIO1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7815cc9bfe9ca728cff01bebdd40610e" name="a7815cc9bfe9ca728cff01bebdd40610e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7815cc9bfe9ca728cff01bebdd40610e">&#9670;&#160;</a></span>RESETS_WDSEL_PIO2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada42f93c32051647c25d019c908efe8e" name="ada42f93c32051647c25d019c908efe8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada42f93c32051647c25d019c908efe8e">&#9670;&#160;</a></span>RESETS_WDSEL_PIO2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accacbec6dd21e9727db0b4b88b6fe357" name="accacbec6dd21e9727db0b4b88b6fe357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accacbec6dd21e9727db0b4b88b6fe357">&#9670;&#160;</a></span>RESETS_WDSEL_PIO2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5554a0c052925dec87e2d9e894b2584c" name="a5554a0c052925dec87e2d9e894b2584c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5554a0c052925dec87e2d9e894b2584c">&#9670;&#160;</a></span>RESETS_WDSEL_PIO2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbcf56a6a0778618da957c997da5283c" name="abbcf56a6a0778618da957c997da5283c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbcf56a6a0778618da957c997da5283c">&#9670;&#160;</a></span>RESETS_WDSEL_PIO2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PIO2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a289fc34996d42aec87b1c702b3e51f6c" name="a289fc34996d42aec87b1c702b3e51f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289fc34996d42aec87b1c702b3e51f6c">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_SYS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_SYS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c78c966883043be526581c4fc2f8087" name="a3c78c966883043be526581c4fc2f8087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c78c966883043be526581c4fc2f8087">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_SYS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_SYS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072c5bfc52e523192d140fe71a9733a6" name="a072c5bfc52e523192d140fe71a9733a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072c5bfc52e523192d140fe71a9733a6">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_SYS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_SYS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07f39762e7162fad45abf07e2814381e" name="a07f39762e7162fad45abf07e2814381e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f39762e7162fad45abf07e2814381e">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_SYS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_SYS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac97271d3d1f74f3d9b1e92b32a990e7f" name="ac97271d3d1f74f3d9b1e92b32a990e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac97271d3d1f74f3d9b1e92b32a990e7f">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_SYS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_SYS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00f01fde99c7e7c2f16bd074d679cb6" name="ac00f01fde99c7e7c2f16bd074d679cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00f01fde99c7e7c2f16bd074d679cb6">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_USB_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_USB_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf24264d0552432eb2e2957f624c45e4" name="acf24264d0552432eb2e2957f624c45e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf24264d0552432eb2e2957f624c45e4">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_USB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_USB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d414eeb5ebe58ae112f1042a3faec66" name="a0d414eeb5ebe58ae112f1042a3faec66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d414eeb5ebe58ae112f1042a3faec66">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_USB_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_USB_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0028f5498b0a14cf225b5ee5b8e47392" name="a0028f5498b0a14cf225b5ee5b8e47392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0028f5498b0a14cf225b5ee5b8e47392">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_USB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_USB_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7d3edd791a188ff758044a11efc4e90" name="ac7d3edd791a188ff758044a11efc4e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d3edd791a188ff758044a11efc4e90">&#9670;&#160;</a></span>RESETS_WDSEL_PLL_USB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PLL_USB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a348ed535b8f8eaef8147da4003c51621" name="a348ed535b8f8eaef8147da4003c51621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348ed535b8f8eaef8147da4003c51621">&#9670;&#160;</a></span>RESETS_WDSEL_PWM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PWM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e93aad50f097c4fd234c5a7e7b1da30" name="a9e93aad50f097c4fd234c5a7e7b1da30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e93aad50f097c4fd234c5a7e7b1da30">&#9670;&#160;</a></span>RESETS_WDSEL_PWM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PWM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7812ba5d9952f2e388185fc6f41b7284" name="a7812ba5d9952f2e388185fc6f41b7284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7812ba5d9952f2e388185fc6f41b7284">&#9670;&#160;</a></span>RESETS_WDSEL_PWM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PWM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c6dc83bbf9f0aba0843198fc265be09" name="a2c6dc83bbf9f0aba0843198fc265be09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6dc83bbf9f0aba0843198fc265be09">&#9670;&#160;</a></span>RESETS_WDSEL_PWM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PWM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad964b897e7bb8c93eede130bb72a09e3" name="ad964b897e7bb8c93eede130bb72a09e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad964b897e7bb8c93eede130bb72a09e3">&#9670;&#160;</a></span>RESETS_WDSEL_PWM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_PWM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b23c7d88b382fed9a1e1a6f0216b102" name="a9b23c7d88b382fed9a1e1a6f0216b102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b23c7d88b382fed9a1e1a6f0216b102">&#9670;&#160;</a></span>RESETS_WDSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6e07640602a473db52e941f772ca330" name="af6e07640602a473db52e941f772ca330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e07640602a473db52e941f772ca330">&#9670;&#160;</a></span>RESETS_WDSEL_SHA256_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SHA256_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2db84a56209dc35d48095037892e7574" name="a2db84a56209dc35d48095037892e7574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db84a56209dc35d48095037892e7574">&#9670;&#160;</a></span>RESETS_WDSEL_SHA256_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SHA256_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11bbbc4d75215e6b41141773f5da1f99" name="a11bbbc4d75215e6b41141773f5da1f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11bbbc4d75215e6b41141773f5da1f99">&#9670;&#160;</a></span>RESETS_WDSEL_SHA256_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SHA256_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f00f90068da1d169e30ae52f011dbf6" name="a9f00f90068da1d169e30ae52f011dbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f00f90068da1d169e30ae52f011dbf6">&#9670;&#160;</a></span>RESETS_WDSEL_SHA256_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SHA256_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a676535eeb3ff5628e861eecd96fda03c" name="a676535eeb3ff5628e861eecd96fda03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676535eeb3ff5628e861eecd96fda03c">&#9670;&#160;</a></span>RESETS_WDSEL_SHA256_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SHA256_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3f86e743ecc010bc524d2e0fafc17b8" name="ab3f86e743ecc010bc524d2e0fafc17b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f86e743ecc010bc524d2e0fafc17b8">&#9670;&#160;</a></span>RESETS_WDSEL_SPI0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a350d53859d92bd735ee9b47bad2fb031" name="a350d53859d92bd735ee9b47bad2fb031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350d53859d92bd735ee9b47bad2fb031">&#9670;&#160;</a></span>RESETS_WDSEL_SPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49116ac070b2fdebf0092b326624de6d" name="a49116ac070b2fdebf0092b326624de6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49116ac070b2fdebf0092b326624de6d">&#9670;&#160;</a></span>RESETS_WDSEL_SPI0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7e16a7d2c03593a2f2523cd9e78c6d6" name="aa7e16a7d2c03593a2f2523cd9e78c6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e16a7d2c03593a2f2523cd9e78c6d6">&#9670;&#160;</a></span>RESETS_WDSEL_SPI0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d2d8be2c7db3ecccc87d89e17c7d55b" name="a8d2d8be2c7db3ecccc87d89e17c7d55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2d8be2c7db3ecccc87d89e17c7d55b">&#9670;&#160;</a></span>RESETS_WDSEL_SPI0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab943664924ea6c294111b598e713387a" name="ab943664924ea6c294111b598e713387a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab943664924ea6c294111b598e713387a">&#9670;&#160;</a></span>RESETS_WDSEL_SPI1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbaf2cba1837784b17db5f11e7a5568e" name="acbaf2cba1837784b17db5f11e7a5568e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbaf2cba1837784b17db5f11e7a5568e">&#9670;&#160;</a></span>RESETS_WDSEL_SPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a765c02f967ab492f0fb069159ed9aefe" name="a765c02f967ab492f0fb069159ed9aefe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765c02f967ab492f0fb069159ed9aefe">&#9670;&#160;</a></span>RESETS_WDSEL_SPI1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae79b06c050f3d8584193b51c702d431b" name="ae79b06c050f3d8584193b51c702d431b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae79b06c050f3d8584193b51c702d431b">&#9670;&#160;</a></span>RESETS_WDSEL_SPI1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabd0d4dfcae1f9fa552d19a72abeabfc" name="aabd0d4dfcae1f9fa552d19a72abeabfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd0d4dfcae1f9fa552d19a72abeabfc">&#9670;&#160;</a></span>RESETS_WDSEL_SPI1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SPI1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9bf458d6c2ce32e6185fdab7ff8031e" name="ae9bf458d6c2ce32e6185fdab7ff8031e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9bf458d6c2ce32e6185fdab7ff8031e">&#9670;&#160;</a></span>RESETS_WDSEL_SYSCFG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSCFG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a087795bb1c860f862cf082c0d35d6b3f" name="a087795bb1c860f862cf082c0d35d6b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087795bb1c860f862cf082c0d35d6b3f">&#9670;&#160;</a></span>RESETS_WDSEL_SYSCFG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSCFG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e20502cc58072b03376684f3307083a" name="a9e20502cc58072b03376684f3307083a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e20502cc58072b03376684f3307083a">&#9670;&#160;</a></span>RESETS_WDSEL_SYSCFG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSCFG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad13e4111b84110ab5440fdcc5ec37f9e" name="ad13e4111b84110ab5440fdcc5ec37f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad13e4111b84110ab5440fdcc5ec37f9e">&#9670;&#160;</a></span>RESETS_WDSEL_SYSCFG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSCFG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a807984223c59d1fa34f0fefb244c2a47" name="a807984223c59d1fa34f0fefb244c2a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807984223c59d1fa34f0fefb244c2a47">&#9670;&#160;</a></span>RESETS_WDSEL_SYSCFG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSCFG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1292916335411751a6be6a3cc58292a" name="ad1292916335411751a6be6a3cc58292a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1292916335411751a6be6a3cc58292a">&#9670;&#160;</a></span>RESETS_WDSEL_SYSINFO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSINFO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d58e8462e546cb28715910f97bec058" name="a7d58e8462e546cb28715910f97bec058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d58e8462e546cb28715910f97bec058">&#9670;&#160;</a></span>RESETS_WDSEL_SYSINFO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSINFO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaf0006a8d6ed6ecf7ca5dd0fae3f7d2" name="aaaf0006a8d6ed6ecf7ca5dd0fae3f7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf0006a8d6ed6ecf7ca5dd0fae3f7d2">&#9670;&#160;</a></span>RESETS_WDSEL_SYSINFO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSINFO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedf4e4f0292d1ff5d53366132af5614d" name="aedf4e4f0292d1ff5d53366132af5614d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf4e4f0292d1ff5d53366132af5614d">&#9670;&#160;</a></span>RESETS_WDSEL_SYSINFO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSINFO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a575716d527587131e4f80404ea241f32" name="a575716d527587131e4f80404ea241f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575716d527587131e4f80404ea241f32">&#9670;&#160;</a></span>RESETS_WDSEL_SYSINFO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_SYSINFO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e7407d57faabf744b64124a791ba1e2" name="a4e7407d57faabf744b64124a791ba1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7407d57faabf744b64124a791ba1e2">&#9670;&#160;</a></span>RESETS_WDSEL_TBMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TBMAN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac911ffa3b06d0be556db43cb25dae5f4" name="ac911ffa3b06d0be556db43cb25dae5f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac911ffa3b06d0be556db43cb25dae5f4">&#9670;&#160;</a></span>RESETS_WDSEL_TBMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TBMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10d5f5e9f2e9a6c6884fd86828a80e07" name="a10d5f5e9f2e9a6c6884fd86828a80e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d5f5e9f2e9a6c6884fd86828a80e07">&#9670;&#160;</a></span>RESETS_WDSEL_TBMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TBMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4efb79a80c63622f2a902909fcd3eaef" name="a4efb79a80c63622f2a902909fcd3eaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4efb79a80c63622f2a902909fcd3eaef">&#9670;&#160;</a></span>RESETS_WDSEL_TBMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TBMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af480077f38114a3d6d0c40f9e38c438b" name="af480077f38114a3d6d0c40f9e38c438b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af480077f38114a3d6d0c40f9e38c438b">&#9670;&#160;</a></span>RESETS_WDSEL_TBMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TBMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8668098b6e508f6f55eb6949039fe80e" name="a8668098b6e508f6f55eb6949039fe80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8668098b6e508f6f55eb6949039fe80e">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6d31a041edbca5c96345d68cfa04372" name="ae6d31a041edbca5c96345d68cfa04372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d31a041edbca5c96345d68cfa04372">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63af0dfe47d3027557e246e64282aed5" name="a63af0dfe47d3027557e246e64282aed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63af0dfe47d3027557e246e64282aed5">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37c77958269b377a7df03eeca49aef3e" name="a37c77958269b377a7df03eeca49aef3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c77958269b377a7df03eeca49aef3e">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5487bca43b7b6b85b2cc182eed763e1" name="aa5487bca43b7b6b85b2cc182eed763e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5487bca43b7b6b85b2cc182eed763e1">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a012f80094200a045a1c730e48eb3c30d" name="a012f80094200a045a1c730e48eb3c30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012f80094200a045a1c730e48eb3c30d">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb03ac4a6862f9e9afa8c1c546df5b3f" name="afb03ac4a6862f9e9afa8c1c546df5b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb03ac4a6862f9e9afa8c1c546df5b3f">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33f4536f8f0ccba956c4ff76d2ff50be" name="a33f4536f8f0ccba956c4ff76d2ff50be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f4536f8f0ccba956c4ff76d2ff50be">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b4d082e17500ce692a7d874860bd84c" name="a4b4d082e17500ce692a7d874860bd84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b4d082e17500ce692a7d874860bd84c">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac75060ae2dc792e21b9100209c599146" name="ac75060ae2dc792e21b9100209c599146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75060ae2dc792e21b9100209c599146">&#9670;&#160;</a></span>RESETS_WDSEL_TIMER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TIMER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a338b506658dfbfb5cd4b0b0836894f18" name="a338b506658dfbfb5cd4b0b0836894f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338b506658dfbfb5cd4b0b0836894f18">&#9670;&#160;</a></span>RESETS_WDSEL_TRNG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TRNG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbc12bfdf0d1c8fb3074629eaf73dc4b" name="acbc12bfdf0d1c8fb3074629eaf73dc4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbc12bfdf0d1c8fb3074629eaf73dc4b">&#9670;&#160;</a></span>RESETS_WDSEL_TRNG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TRNG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaab4818ad5d4f9afc2da25aa70ee586f" name="aaab4818ad5d4f9afc2da25aa70ee586f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab4818ad5d4f9afc2da25aa70ee586f">&#9670;&#160;</a></span>RESETS_WDSEL_TRNG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TRNG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a97d79253fb21084e1ad7d9dfefe0f7" name="a8a97d79253fb21084e1ad7d9dfefe0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a97d79253fb21084e1ad7d9dfefe0f7">&#9670;&#160;</a></span>RESETS_WDSEL_TRNG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TRNG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8e85e3f69bfc84dc5897ee7dac8fe1c" name="ae8e85e3f69bfc84dc5897ee7dac8fe1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8e85e3f69bfc84dc5897ee7dac8fe1c">&#9670;&#160;</a></span>RESETS_WDSEL_TRNG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_TRNG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e156dc5a451689a4a298f668bde4418" name="a6e156dc5a451689a4a298f668bde4418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e156dc5a451689a4a298f668bde4418">&#9670;&#160;</a></span>RESETS_WDSEL_UART0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addac28582cf20f9e5dd3185c6e1f4e0b" name="addac28582cf20f9e5dd3185c6e1f4e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addac28582cf20f9e5dd3185c6e1f4e0b">&#9670;&#160;</a></span>RESETS_WDSEL_UART0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a986b1c94283c3c38138114f71987e0df" name="a986b1c94283c3c38138114f71987e0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986b1c94283c3c38138114f71987e0df">&#9670;&#160;</a></span>RESETS_WDSEL_UART0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a270836bf7527f090c0b2ad10fcb4f4ee" name="a270836bf7527f090c0b2ad10fcb4f4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270836bf7527f090c0b2ad10fcb4f4ee">&#9670;&#160;</a></span>RESETS_WDSEL_UART0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a781ac846c802d01b808d50a4e8481813" name="a781ac846c802d01b808d50a4e8481813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781ac846c802d01b808d50a4e8481813">&#9670;&#160;</a></span>RESETS_WDSEL_UART0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4aaaa03834316e765d228cdab99b842" name="aa4aaaa03834316e765d228cdab99b842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4aaaa03834316e765d228cdab99b842">&#9670;&#160;</a></span>RESETS_WDSEL_UART1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5b24ca3fc82656318a91bde4d677e63" name="af5b24ca3fc82656318a91bde4d677e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b24ca3fc82656318a91bde4d677e63">&#9670;&#160;</a></span>RESETS_WDSEL_UART1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ff267fdfafbb81308b8e9b75d6ab5a8" name="a5ff267fdfafbb81308b8e9b75d6ab5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff267fdfafbb81308b8e9b75d6ab5a8">&#9670;&#160;</a></span>RESETS_WDSEL_UART1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a239ab0a174afe858b08470acb4c1b93a" name="a239ab0a174afe858b08470acb4c1b93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239ab0a174afe858b08470acb4c1b93a">&#9670;&#160;</a></span>RESETS_WDSEL_UART1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa60a9a9bd17de1116ca0ec4313fca752" name="aa60a9a9bd17de1116ca0ec4313fca752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa60a9a9bd17de1116ca0ec4313fca752">&#9670;&#160;</a></span>RESETS_WDSEL_UART1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_UART1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a651db3c1a34a09e058e0ae4bb1ca3234" name="a651db3c1a34a09e058e0ae4bb1ca3234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651db3c1a34a09e058e0ae4bb1ca3234">&#9670;&#160;</a></span>RESETS_WDSEL_USBCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_USBCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0d4b01fb9c82b0acddfa48655322d3f" name="ad0d4b01fb9c82b0acddfa48655322d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d4b01fb9c82b0acddfa48655322d3f">&#9670;&#160;</a></span>RESETS_WDSEL_USBCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_USBCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad631dae2c5ae30d51a3d40fc0350fc6e" name="ad631dae2c5ae30d51a3d40fc0350fc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad631dae2c5ae30d51a3d40fc0350fc6e">&#9670;&#160;</a></span>RESETS_WDSEL_USBCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_USBCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a162d4353f0cf88bca19de8e6a7f18923" name="a162d4353f0cf88bca19de8e6a7f18923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162d4353f0cf88bca19de8e6a7f18923">&#9670;&#160;</a></span>RESETS_WDSEL_USBCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_USBCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea3d321e41239f3452d6affbba629627" name="aea3d321e41239f3452d6affbba629627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea3d321e41239f3452d6affbba629627">&#9670;&#160;</a></span>RESETS_WDSEL_USBCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> RESETS_WDSEL_USBCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2resets_8h.html">resets.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
