

Implementation tool: Xilinx Vivado v.2021.1
Project:             sigmoid_new
Solution:            PLAN
Device target:       xc7k325t-ffg676-2
Report date:         Mon Dec 06 20:03:40 +0800 2021

#=== Post-Implementation Resource usage ===
SLICE:           32
LUT:             97
FF:              55
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      2.001
CP achieved post-implementation: 2.335
Timing met
