#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jul 19 10:04:16 2023
# Process ID: 5720
# Current directory: H:/FPGA/souce/20_pwm/pwm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1700 H:\FPGA\souce\20_pwm\pwm\pwm.xpr
# Log file: H:/FPGA/souce/20_pwm/pwm/vivado.log
# Journal file: H:/FPGA/souce/20_pwm/pwm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA/souce/20_pwm/pwm/pwm.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/FPGA/souce/20_pwm/pwm/pwm.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/FPGA/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.297 ; gain = 0.000
update_compile_order -fileset sources_1
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir H:/soft/modeltech64_2020.4/win64/vivado_lib [current_project]
set_property simulator_language Verilog [current_project]
launch_simulation -install_path H:/soft/modeltech64_2020.4/win64 -gcc_install_path H:/soft/modeltech64_2020.4/win64/vivado_lib
Command: launch_simulation -install_path H:/soft/modeltech64_2020.4/win64 -gcc_install_path H:/soft/modeltech64_2020.4/win64/vivado_lib
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/FPGA/souce/20_pwm/pwm/pwm.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'H:/soft/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'H:/soft/modeltech64_2020.4/win64/vivado_lib/modelsim.ini' copied to run dir:'H:/FPGA/souce/20_pwm/pwm/pwm.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'H:/FPGA/souce/20_pwm/pwm/pwm.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {pwm_tb_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:06:45 on Jul 19,2023
# vlog -incr -work xil_defaultlib ../../../../pwm.srcs/sources_1/new/pwm.v ../../../../pwm.srcs/sim_1/new/pwm_tb.v 
# -- Compiling module pwm
# -- Compiling module pwm_tb
# 
# Top level modules:
# 	pwm_tb
# End time: 10:06:45 on Jul 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:06:45 on Jul 19,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:06:45 on Jul 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'H:/FPGA/souce/20_pwm/pwm/pwm.sim/sim_1/behav/modelsim'
Program launched (PID=17244)
close_project
open_project H:/FPGA/souce/23_sdram_control/sdram_control.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/FPGA/souce/23_sdram_control/sdram_control.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/FPGA/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path H:/soft/modeltech64_2020.4/win64 -gcc_install_path H:/soft/modeltech64_2020.4/win64/vivado_lib
Command: launch_simulation -install_path H:/soft/modeltech64_2020.4/win64 -gcc_install_path H:/soft/modeltech64_2020.4/win64/vivado_lib
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'H:/soft/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'H:/soft/modeltech64_2020.4/win64/vivado_lib/modelsim.ini' copied to run dir:'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sdram_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {sdram_init_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:07:35 on Jul 19,2023
# vlog -incr -work xil_defaultlib "+incdir+../../../../sdram_control.srcs/sources_1/new" "+incdir+../../../../sdram_control.srcs/sim_1/new" ../../../../sdram_control.srcs/sim_1/new/sdr.v ../../../../sdram_control.srcs/sources_1/new/sdram_init.v ../../../../sdram_control.srcs/sim_1/new/sdram_init_tb.v 
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(78): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(118): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(141): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): ** while parsing file included at ../../../../sdram_control.srcs/sim_1/new/sdr.v(61)
# ** at ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(164): (vlog-13388) A macro defintion has been found on the same line as a conditional compilation directive.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(172): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(187): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# -- Skipping module sdram_init
# -- Skipping module sdram_init_tb
# End time: 10:07:35 on Jul 19,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# child process exited abnormally
# Error in macro ./sdram_init_tb_compile.do line 20
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:07:35 on Jul 19,2023
# vlog -incr -work xil_defaultlib "+incdir+../../../../sdram_control.srcs/sources_1/new" "+incdir+../../../../sdram_control.srcs/sim_1/new" ../../../../sdram_control.srcs/sim_1/new/sdr.v ../../../../sdram_control.srcs/sources_1/new/sdram_init.v ../../../../sdram_control.srcs/sim_1/new/sdram_init_tb.v 
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(78): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(118): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(141): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): ** while parsing file included at ../../../../sdram_control.srcs/sim_1/new/sdr.v(61)
# ** at ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(164): (vlog-13388) A macro defintion has been found on the same line as a conditional compilation directive.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(172): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(187): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# -- Skipping module sdram_init
# -- Skipping module sdram_init_tb
# End time: 10:07:35 on Jul 19,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {H:\soft\modeltech64_2020.4\win64\vlog.EXE} -incr -work xil_defaultlib +incdir+../../../../sdram_control.srcs/sources_1/new +incdir+../../...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "H:\\soft\\modeltech64_2020.4\\win64\\vlog  -incr -work xil_defaultlib  "+incdir+../../../../sdram_control.srcs/sources_1/new" "+incdir+../../../../sdr..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1121.297 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1121.297 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path H:/soft/modeltech64_2020.4/win64 -gcc_install_path H:/soft/modeltech64_2020.4/win64/vivado_lib
Command: launch_simulation -install_path H:/soft/modeltech64_2020.4/win64 -gcc_install_path H:/soft/modeltech64_2020.4/win64/vivado_lib
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'H:/soft/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'H:/soft/modeltech64_2020.4/win64/vivado_lib/modelsim.ini' copied to run dir:'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sdram_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {sdram_init_tb_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:08:03 on Jul 19,2023
# vlog -incr -work xil_defaultlib "+incdir+../../../../sdram_control.srcs/sources_1/new" "+incdir+../../../../sdram_control.srcs/sim_1/new" ../../../../sdram_control.srcs/sim_1/new/sdr.v ../../../../sdram_control.srcs/sources_1/new/sdram_init.v ../../../../sdram_control.srcs/sim_1/new/sdram_init_tb.v 
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(78): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(118): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(141): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): ** while parsing file included at ../../../../sdram_control.srcs/sim_1/new/sdr.v(61)
# ** at ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(164): (vlog-13388) A macro defintion has been found on the same line as a conditional compilation directive.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(172): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(187): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# -- Compiling module sdram_init
# -- Compiling module sdram_init_tb
# End time: 10:08:03 on Jul 19,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# child process exited abnormally
# Error in macro ./sdram_init_tb_compile.do line 20
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:08:03 on Jul 19,2023
# vlog -incr -work xil_defaultlib "+incdir+../../../../sdram_control.srcs/sources_1/new" "+incdir+../../../../sdram_control.srcs/sim_1/new" ../../../../sdram_control.srcs/sim_1/new/sdr.v ../../../../sdram_control.srcs/sources_1/new/sdram_init.v ../../../../sdram_control.srcs/sim_1/new/sdram_init_tb.v 
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(78): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(118): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(141): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): ** while parsing file included at ../../../../sdram_control.srcs/sim_1/new/sdr.v(61)
# ** at ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(164): (vlog-13388) A macro defintion has been found on the same line as a conditional compilation directive.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(172): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# ** Error (suppressible): (vlog-2902) ../../../../sdram_control.srcs/sim_1/new/sdr_paramters.h(187): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# -- Compiling module sdram_init
# -- Compiling module sdram_init_tb
# End time: 10:08:03 on Jul 19,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {H:\soft\modeltech64_2020.4\win64\vlog.EXE} -incr -work xil_defaultlib +incdir+../../../../sdram_control.srcs/sources_1/new +incdir+../../...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "H:\\soft\\modeltech64_2020.4\\win64\\vlog  -incr -work xil_defaultlib  "+incdir+../../../../sdram_control.srcs/sources_1/new" "+incdir+../../../../sdr..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:01:02 . Memory (MB): peak = 1121.297 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:02 . Memory (MB): peak = 1121.297 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator XSim [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sdram_init_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sdram_init_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdr
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_init
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_init_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_init_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/xsim'
"xelab -wto ddab081e63fb4f9ebdcbe8e57e377979 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sdram_init_tb_behav xil_defaultlib.sdram_init_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/FPGA/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ddab081e63fb4f9ebdcbe8e57e377979 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sdram_init_tb_behav xil_defaultlib.sdram_init_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sdram_init_default
Compiling module xil_defaultlib.sdr_default
Compiling module xil_defaultlib.sdram_init_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sdram_init_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/xsim/xsim.dir/sdram_init_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 19 10:09:23 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sdram_init_tb_behav -key {Behavioral:sim_1:Functional:sdram_init_tb} -tclbatch {sdram_init_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source sdram_init_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sdram_init_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.738 ; gain = 31.441
current_wave_config {Untitled 1}
Untitled 1
remove_forces { {/sdram_init_tb/sdram_init/init_cnt} }
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
The simulator has terminated in an unexpected manner with exit code 1.  Please review the simulation log (xsim.log) for details.
