$date
    Thu Feb 11 21:38:27 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module test31_mux $end
$var real 1 ! a $end
$var real 1 " b $end
$var real 1 # c $end
$var real 1 $ sel $end
$var real 1 % z $end
$scope module mux_three_to_one0_0 $end
$var real 1 ! a $end
$var real 1 " b $end
$var real 1 # c $end
$var real 1 $ sel $end
$var real 1 % z $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
s0x0 !
s0x0 "
s0x0 #
s0x0 $
s0x0 %
$end
s0x2 !
s0x2 #
s0x1 $
s0x2 %
#10
s0x4 !
s0x4 "
s0x0 #
s0x2 $
s0x4 %
#20
s0x2 !
s0x0 "
s0x2 #
s0x1 $
s0x2 %
#30
s0x3 "
s0x0 $
s0x0 %
#40
s0x3 !
s0x1 #
#50
s0x2 !
s0x0 "
s0x2 #
s0x1 $
s0x2 %
#60
s0x0 !
s0x4 "
s0x3 #
s0x0 %
#70
s0x3 !
s0x0 #
s0x3 %
#80
s0x0 !
s0x1 "
s0x4 #
s0x0 $
s0x0 %
#90
s0x3 #
s0x1 $
#100
s0x4 !
s0x2 "
s0x4 #
s0x4 %
#110
s0x3 !
s0x0 "
s0x2 $
s0x0 %
#120
s0x2 !
s0x2 "
s0x0 #
s0x1 $
s0x2 %
#130
s0x0 !
s0x1 "
s0x2 #
s0x2 $
s0x1 %
#140
s0x4 !
s0x2 "
s0x1 #
s0x1 $
s0x4 %
#150
