<stg><name>dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15></name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:2 %p_read1123 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read11

]]></Node>
<StgValue><ssdm name="p_read1123"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %p_read1022 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1022"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:4 %p_read921 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read9

]]></Node>
<StgValue><ssdm name="p_read921"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:5 %p_read820 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8

]]></Node>
<StgValue><ssdm name="p_read820"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:6 %p_read719 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read7

]]></Node>
<StgValue><ssdm name="p_read719"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:7 %p_read618 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6

]]></Node>
<StgValue><ssdm name="p_read618"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:8 %p_read517 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read5

]]></Node>
<StgValue><ssdm name="p_read517"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:9 %p_read416 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4

]]></Node>
<StgValue><ssdm name="p_read416"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:10 %p_read315 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3

]]></Node>
<StgValue><ssdm name="p_read315"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:11 %p_read214 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read2

]]></Node>
<StgValue><ssdm name="p_read214"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:12 %p_read113 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1

]]></Node>
<StgValue><ssdm name="p_read113"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:13 %p_read12 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read

]]></Node>
<StgValue><ssdm name="p_read12"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:19 %shl_ln1273_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read113, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="15">
<![CDATA[
entry:20 %zext_ln1273_10 = zext i15 %shl_ln1273_s

]]></Node>
<StgValue><ssdm name="zext_ln1273_10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %r_V_34 = sub i16 0, i16 %zext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %trunc_ln818_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_34, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:24 %shl_ln1273_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read214, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="15">
<![CDATA[
entry:25 %zext_ln1273_11 = zext i15 %shl_ln1273_1

]]></Node>
<StgValue><ssdm name="zext_ln1273_11"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %r_V_35 = sub i16 0, i16 %zext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %trunc_ln818_31 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_35, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_31"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:29 %shl_ln1273_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read315, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="15">
<![CDATA[
entry:30 %zext_ln1273_12 = zext i15 %shl_ln1273_2

]]></Node>
<StgValue><ssdm name="zext_ln1273_12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:31 %r_V_36 = sub i16 0, i16 %zext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %trunc_ln818_32 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_36, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_32"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:44 %shl_ln1273_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read618, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="15">
<![CDATA[
entry:45 %zext_ln1273_15 = zext i15 %shl_ln1273_5

]]></Node>
<StgValue><ssdm name="zext_ln1273_15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:46 %r_V_39 = sub i16 0, i16 %zext_ln1273_15

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %trunc_ln818_35 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_39, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_35"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:49 %shl_ln1273_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read719, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="15">
<![CDATA[
entry:50 %zext_ln1273_16 = zext i15 %shl_ln1273_6

]]></Node>
<StgValue><ssdm name="zext_ln1273_16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:51 %r_V_40 = sub i16 0, i16 %zext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln818_36 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_40, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_36"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:54 %shl_ln1273_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read820, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="15">
<![CDATA[
entry:55 %zext_ln1273_17 = zext i15 %shl_ln1273_7

]]></Node>
<StgValue><ssdm name="zext_ln1273_17"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:56 %r_V_41 = sub i16 0, i16 %zext_ln1273_17

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %trunc_ln818_37 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_41, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_37"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:64 %shl_ln1273_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read1022, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="15">
<![CDATA[
entry:65 %zext_ln1273_19 = zext i15 %shl_ln1273_9

]]></Node>
<StgValue><ssdm name="zext_ln1273_19"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:66 %r_V_43 = sub i16 0, i16 %zext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:67 %trunc_ln818_39 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_43, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_39"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:69 %shl_ln1273_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read1123, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="15">
<![CDATA[
entry:70 %zext_ln1273_20 = zext i15 %shl_ln1273_10

]]></Node>
<StgValue><ssdm name="zext_ln1273_20"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:71 %r_V_44 = sub i16 0, i16 %zext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:72 %trunc_ln818_40 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_44, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_40"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:14 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read12, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="15">
<![CDATA[
entry:15 %zext_ln1273 = zext i15 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %r_V = sub i16 0, i16 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="11">
<![CDATA[
entry:18 %sext_ln70 = sext i11 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="11">
<![CDATA[
entry:23 %sext_ln70_6 = sext i11 %trunc_ln818_s

]]></Node>
<StgValue><ssdm name="sext_ln70_6"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="11">
<![CDATA[
entry:28 %sext_ln70_7 = sext i11 %trunc_ln818_31

]]></Node>
<StgValue><ssdm name="sext_ln70_7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="11">
<![CDATA[
entry:33 %sext_ln70_8 = sext i11 %trunc_ln818_32

]]></Node>
<StgValue><ssdm name="sext_ln70_8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:34 %shl_ln1273_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read416, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="15">
<![CDATA[
entry:35 %zext_ln1273_13 = zext i15 %shl_ln1273_3

]]></Node>
<StgValue><ssdm name="zext_ln1273_13"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:36 %r_V_37 = sub i16 0, i16 %zext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %trunc_ln818_33 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_37, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_33"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="11">
<![CDATA[
entry:38 %sext_ln70_9 = sext i11 %trunc_ln818_33

]]></Node>
<StgValue><ssdm name="sext_ln70_9"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:39 %shl_ln1273_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read517, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="15">
<![CDATA[
entry:40 %zext_ln1273_14 = zext i15 %shl_ln1273_4

]]></Node>
<StgValue><ssdm name="zext_ln1273_14"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:41 %r_V_38 = sub i16 0, i16 %zext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:42 %trunc_ln818_34 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_38, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_34"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="11">
<![CDATA[
entry:43 %sext_ln70_10 = sext i11 %trunc_ln818_34

]]></Node>
<StgValue><ssdm name="sext_ln70_10"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="11">
<![CDATA[
entry:48 %sext_ln70_11 = sext i11 %trunc_ln818_35

]]></Node>
<StgValue><ssdm name="sext_ln70_11"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="11">
<![CDATA[
entry:53 %sext_ln70_12 = sext i11 %trunc_ln818_36

]]></Node>
<StgValue><ssdm name="sext_ln70_12"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="11">
<![CDATA[
entry:58 %sext_ln70_13 = sext i11 %trunc_ln818_37

]]></Node>
<StgValue><ssdm name="sext_ln70_13"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:59 %shl_ln1273_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read921, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_8"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="15">
<![CDATA[
entry:60 %zext_ln1273_18 = zext i15 %shl_ln1273_8

]]></Node>
<StgValue><ssdm name="zext_ln1273_18"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:61 %r_V_42 = sub i16 0, i16 %zext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %trunc_ln818_38 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_42, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_38"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="11">
<![CDATA[
entry:63 %sext_ln70_14 = sext i11 %trunc_ln818_38

]]></Node>
<StgValue><ssdm name="sext_ln70_14"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="11">
<![CDATA[
entry:68 %sext_ln70_15 = sext i11 %trunc_ln818_39

]]></Node>
<StgValue><ssdm name="sext_ln70_15"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="11">
<![CDATA[
entry:73 %sext_ln813 = sext i11 %trunc_ln818_40

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:74 %add_ln813 = add i12 %sext_ln70_15, i12 %sext_ln70_13

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="12">
<![CDATA[
entry:75 %sext_ln813_8 = sext i12 %add_ln813

]]></Node>
<StgValue><ssdm name="sext_ln813_8"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:76 %add_ln813_23 = add i13 %sext_ln813_8, i13 %sext_ln70_14

]]></Node>
<StgValue><ssdm name="add_ln813_23"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="13">
<![CDATA[
entry:77 %sext_ln813_9 = sext i13 %add_ln813_23

]]></Node>
<StgValue><ssdm name="sext_ln813_9"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:78 %add_ln813_24 = add i12 %sext_ln70_12, i12 %sext_ln70_11

]]></Node>
<StgValue><ssdm name="add_ln813_24"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="12">
<![CDATA[
entry:79 %sext_ln813_10 = sext i12 %add_ln813_24

]]></Node>
<StgValue><ssdm name="sext_ln813_10"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:80 %add_ln813_25 = add i13 %sext_ln813_10, i13 %sext_ln70_10

]]></Node>
<StgValue><ssdm name="add_ln813_25"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="13">
<![CDATA[
entry:81 %sext_ln813_11 = sext i13 %add_ln813_25

]]></Node>
<StgValue><ssdm name="sext_ln813_11"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:82 %add_ln813_26 = add i14 %sext_ln813_11, i14 %sext_ln813_9

]]></Node>
<StgValue><ssdm name="add_ln813_26"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:84 %add_ln813_27 = add i12 %sext_ln70_6, i12 %sext_ln70_7

]]></Node>
<StgValue><ssdm name="add_ln813_27"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="12">
<![CDATA[
entry:85 %sext_ln813_13 = sext i12 %add_ln813_27

]]></Node>
<StgValue><ssdm name="sext_ln813_13"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:86 %add_ln813_28 = add i13 %sext_ln813_13, i13 %sext_ln70

]]></Node>
<StgValue><ssdm name="add_ln813_28"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="13">
<![CDATA[
entry:87 %sext_ln813_14 = sext i13 %add_ln813_28

]]></Node>
<StgValue><ssdm name="sext_ln813_14"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:88 %add_ln813_29 = add i12 %sext_ln70_8, i12 %sext_ln813

]]></Node>
<StgValue><ssdm name="add_ln813_29"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="12">
<![CDATA[
entry:89 %sext_ln813_15 = sext i12 %add_ln813_29

]]></Node>
<StgValue><ssdm name="sext_ln813_15"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:90 %add_ln813_30 = add i13 %sext_ln813_15, i13 %sext_ln70_9

]]></Node>
<StgValue><ssdm name="add_ln813_30"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="13">
<![CDATA[
entry:91 %sext_ln813_16 = sext i13 %add_ln813_30

]]></Node>
<StgValue><ssdm name="sext_ln813_16"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:92 %add_ln813_31 = add i14 %sext_ln813_16, i14 %sext_ln813_14

]]></Node>
<StgValue><ssdm name="add_ln813_31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 120, void @empty_5, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="14">
<![CDATA[
entry:83 %sext_ln813_12 = sext i14 %add_ln813_26

]]></Node>
<StgValue><ssdm name="sext_ln813_12"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="14">
<![CDATA[
entry:93 %sext_ln813_17 = sext i14 %add_ln813_31

]]></Node>
<StgValue><ssdm name="sext_ln813_17"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:94 %add_ln813_32 = add i15 %sext_ln813_17, i15 %sext_ln813_12

]]></Node>
<StgValue><ssdm name="add_ln813_32"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="15">
<![CDATA[
entry:95 %sext_ln68 = sext i15 %add_ln813_32

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:96 %mrv = insertvalue i160 <undef>, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:97 %mrv_1 = insertvalue i160 %mrv, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:98 %mrv_2 = insertvalue i160 %mrv_1, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:99 %mrv_3 = insertvalue i160 %mrv_2, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:100 %mrv_4 = insertvalue i160 %mrv_3, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:101 %mrv_5 = insertvalue i160 %mrv_4, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:102 %mrv_6 = insertvalue i160 %mrv_5, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:103 %mrv_7 = insertvalue i160 %mrv_6, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:104 %mrv_8 = insertvalue i160 %mrv_7, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:105 %mrv_9 = insertvalue i160 %mrv_8, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="160">
<![CDATA[
entry:106 %ret_ln68 = ret i160 %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
