// Seed: 3898601316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [-1 : 1 'b0] id_23;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  xor primCall (id_4, id_7, id_1, id_6, id_8, id_5);
  inout wire id_1;
  wire [1 : -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_1,
      id_7,
      id_4,
      id_6,
      id_3,
      id_4,
      id_4,
      id_1,
      id_8,
      id_4,
      id_4,
      id_3,
      id_8,
      id_1,
      id_8,
      id_4,
      id_8,
      id_1,
      id_4
  );
endmodule
