#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Oct 18 17:28:37 2015
# Process ID: 28880
# Log file: /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5899.457 ; gain = 66.520 ; free physical = 11200 ; free virtual = 21429
open_bd_design {/afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/built_in_ethernet/built_in_ethernet.bd}
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:9.0 - tri_mode_ethernet_mac_0
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:gig_ethernet_pcs_pma:15.0 - gig_ethernet_pcs_pma_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <built_in_ethernet> from BD file </afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/built_in_ethernet/built_in_ethernet.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 5985.965 ; gain = 74.621 ; free physical = 11030 ; free virtual = 21341
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
set_property name reset_n [get_bd_ports reset]
connect_bd_net -net [get_bd_nets reset_1] [get_bd_ports reset_n] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins tri_mode_ethernet_mac_0/s_axis_tx]
startgroup
set_property -dict [list CONFIG.FIFO_MODE {2}] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.1 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_TXD] [get_bd_intf_pins tri_mode_ethernet_mac_0/s_axis_tx]
set_property location {1.5 494 235} [get_bd_cells axi_fifo_mm_s_0]
startgroup
set_property -dict [list CONFIG.C_USE_RX_DATA {0} CONFIG.C_USE_TX_CTRL {1} CONFIG.C_TX_FIFO_DEPTH {2048} CONFIG.C_TX_FIFO_PF_THRESHOLD {1024} CONFIG.C_RX_FIFO_DEPTH {512} CONFIG.C_TX_FIFO_PE_THRESHOLD {2} CONFIG.C_RX_FIFO_PF_THRESHOLD {507} CONFIG.C_RX_FIFO_PE_THRESHOLD {2}] [get_bd_cells axi_fifo_mm_s_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_TXC] [get_bd_intf_pins tri_mode_ethernet_mac_0/s_axis_pause]
set_property location {2 467 95} [get_bd_cells axi_fifo_mm_s_0]
delete_bd_objs [get_bd_intf_nets axi_fifo_mm_s_0_AXI_STR_TXD] [get_bd_intf_nets axi_fifo_mm_s_0_AXI_STR_TXC] [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_port -dir I -from 7 -to 0 tx_axis_mac_tdata
connect_bd_net [get_bd_pins /tri_mode_ethernet_mac_0/tx_axis_mac_tdata] [get_bd_ports tx_axis_mac_tdata]
WARNING: [BD 41-1306] The connection to interface pin /tri_mode_ethernet_mac_0/tx_axis_mac_tdata is being overridden by the user. This pin will not be connected as a part of interface connection s_axis_tx
endgroup
startgroup
create_bd_port -dir I tx_axis_mac_tlast
connect_bd_net [get_bd_pins /tri_mode_ethernet_mac_0/tx_axis_mac_tlast] [get_bd_ports tx_axis_mac_tlast]
WARNING: [BD 41-1306] The connection to interface pin /tri_mode_ethernet_mac_0/tx_axis_mac_tlast is being overridden by the user. This pin will not be connected as a part of interface connection s_axis_tx
endgroup
startgroup
create_bd_port -dir O tx_axis_mac_tready
connect_bd_net [get_bd_pins /tri_mode_ethernet_mac_0/tx_axis_mac_tready] [get_bd_ports tx_axis_mac_tready]
WARNING: [BD 41-1306] The connection to interface pin /tri_mode_ethernet_mac_0/tx_axis_mac_tready is being overridden by the user. This pin will not be connected as a part of interface connection s_axis_tx
endgroup
startgroup
create_bd_port -dir I tx_axis_mac_tvalid
connect_bd_net [get_bd_pins /tri_mode_ethernet_mac_0/tx_axis_mac_tvalid] [get_bd_ports tx_axis_mac_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /tri_mode_ethernet_mac_0/tx_axis_mac_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection s_axis_tx
endgroup
set_property location {1.5 795 659} [get_bd_cells clk_wiz_0]
validate_bd_design
open_bd_design {/afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/built_in_ethernet/built_in_ethernet.bd}
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/built_in_ethernet/built_in_ethernet.bd] -top
INFO: [BD 41-1662] The design 'built_in_ethernet.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/built_in_ethernet/hdl/built_in_ethernet.v
Verilog Output written to : /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/built_in_ethernet/hdl/built_in_ethernet_wrapper.v
Wrote  : </afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/built_in_ethernet/built_in_ethernet.bd> 
file mkdir /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/new
close [ open /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/new/top.v w ]
add_files /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
create_bd_design "counter"
Wrote  : </afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/counter/counter.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
delete_bd_objs [get_bd_cells c_counter_binary_0]
close_bd_design [get_bd_designs counter]
remove_files /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/counter/counter.bd
close [ open /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/new/ping_generator.v w ]
add_files /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/new/ping_generator.v
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/built_in_ethernet/built_in_ethernet.bd> 
exit
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
