vendor_name = ModelSim
source_file = 1, /home/navnit1224/Desktop/exam/or.vhd
source_file = 1, /home/navnit1224/Desktop/exam/not.vhd
source_file = 1, /home/navnit1224/Desktop/exam/FSM.vhd
source_file = 1, /home/navnit1224/Desktop/exam/DUT.vhd
source_file = 1, /home/navnit1224/Desktop/exam/dff_2.vhd
source_file = 1, /home/navnit1224/Desktop/exam/and.vhd
source_file = 1, /home/navnit1224/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/navnit1224/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/navnit1224/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/navnit1224/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/navnit1224/Desktop/exam/db/FSM.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \dut|D0|Q\, dut|D0|Q, DUT, 1
instance = comp, \dut|D1|Q\, dut|D1|Q, DUT, 1
instance = comp, \dut|An9|c\, dut|An9|c, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
