import module1;
import sim;
import globals;

/*
 * Demonstration of simple test using non-checked sources and sinks.
 *
 * Since there are no checks going on, this is for debug purposes only.
 */

defproc test ()
{
    // configuration parameters
    pint D_WIDTH = 8;

    // instantiations
    module1::adders::serial_adder<D_WIDTH> add;

    // sources and sinks only generate 1 token on repeat
    sim::source_static<D_WIDTH, 4, 0, true> src_1;
    sim::source_static<D_WIDTH, 3, 1, true> src_2;

    sim::sink<D_WIDTH, 0, true> snk_1;

    // enable sources and sinks
    src_1.enable = Vdd;
    src_2.enable = Vdd;
    snk_1.enable = Vdd;

    // connections
    add.IN1 = src_1.O;
    add.IN2 = src_2.O;

    add.OUT = snk_1.I;
}
