# DESCRIPTION

## BACKGROUND

- motivate secure hardware design
- introduce side-channel attacks
- describe power analysis attacks
- describe timing analysis attacks
- introduce asynchronous circuits
- describe limitations of dual-rail logic
- summarize existing countermeasures
- highlight need for new solution

## SUMMARY

- introduce invention fields
- combine MTNCL and D3L
- describe MTD3L logic
- introduce MTD3L register
- describe MTD3L circuit
- introduce Complete MTD3L register
- summarize invention benefits

## DETAILED DESCRIPTION

- disclaim limitations of invention
- introduce MTNCL circuits
- describe sleep signal in MTNCL circuits
- introduce Dual-spacer Dual-rail Delay-insensitive Logic (D3L)
- motivate D3L
- describe D3L encoding scheme
- show D3L encoding scheme in Table 1
- describe D3L threshold gates
- compare D3L gates to NCL gates
- introduce NCL_X technique
- describe input-complete D3L AND function
- show input-complete D3L AND function in FIG. 4
- describe basic D3L Register
- show basic D3L Register in FIG. 5
- describe XNOR gate in D3L Register
- describe Ki generator
- show Ki generator in FIG. 6
- describe spacer filter
- show spacer filter in FIG. 8
- describe D3L Filter register
- show D3L Filter register in FIG. 9
- describe spacer generator register
- show spacer generator register in FIG. 11
- describe limitations of D3L scheme
- introduce MTNCL technique
- describe early completion technique
- describe sleep logic in MTD3L gate
- show MTD3L gate design in FIG. 13
- describe modified MTD3L gate design
- show modified MTD3L gate design in FIG. 14
- describe basic MTD3L Register
- show basic MTD3L Register in FIG. 15
- describe early completion component
- describe Ki generator in MTD3L registration
- describe sleep signal logic
- show sleep signal logic in FIG. 16
- describe Spacer Filter and Spacer Generator registers
- show Spacer Filter and Spacer Generator registers in FIGS. 17 and 18
- describe AES core implementation in MTD3L
- show AES core implementation in FIG. 20
- describe control block in AES core
- describe sleep signal generation mechanism
- compare D3L and MTD3L designs
- describe energy consumption, speed, area, and side-channel attack resistance of AES core designs
- show results of power- and energy-based attacks in Table 7
- show results of time-based attacks in Table 8

