xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
xpm_fifo.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
sc_util_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/sc_util_v1_0_vl_rfs.sv,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
axi_protocol_checker_v2_0_vl_rfs.sv,systemverilog,axi_protocol_checker_v2_0_1,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_1,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/a16a/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_3,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_processing_system7_0_0/sim/design_ocr_processing_system7_0_0.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_17,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_0_0/sim/design_ocr_axi_gpio_0_0.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_1_0/sim/design_ocr_axi_gpio_1_0.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_2_0/sim/design_ocr_axi_gpio_2_0.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
neural_network_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
neural_network_v1_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_neural_network_0_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_neural_network_0_0/sim/design_ocr_neural_network_0_0.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_0_1/sim/design_ocr_axi_gpio_0_1.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_clk_wiz_0_0/design_ocr_clk_wiz_0_0_clk_wiz.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_clk_wiz_0_0/design_ocr_clk_wiz_0_0.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_out1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_out1_0/sim/design_ocr_axi_gpio_out1_0.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_out1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_out1_1/sim/design_ocr_axi_gpio_out1_1.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_out1_2.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_out1_2/sim/design_ocr_axi_gpio_out1_2.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_0_2/sim/design_ocr_axi_gpio_0_2.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_12,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_rst_ps7_0_100M_0/sim/design_ocr_rst_ps7_0_100M_0.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_15,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_1,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5c35/simulation/fifo_generator_vlog_beh.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_1,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_1,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_14,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_16,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_xbar_0/sim/design_ocr_xbar_0.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_15,../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_auto_pc_0/sim/design_ocr_auto_pc_0.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr.v,verilog,xil_defaultlib,../../../bd/design_ocr/sim/design_ocr.v,incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
