{"vcs1":{"timestamp_begin":1684274553.460154032, "rt":1.49, "ut":0.51, "st":0.21}}
{"vcselab":{"timestamp_begin":1684274555.036699786, "rt":1.27, "ut":0.50, "st":0.16}}
{"link":{"timestamp_begin":1684274556.380434681, "rt":0.55, "ut":0.24, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684274552.769443003}
{"VCS_COMP_START_TIME": 1684274552.769443003}
{"VCS_COMP_END_TIME": 1684274558.477652593}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331428}}
{"stitch_vcselab": {"peak_mem": 220924}}
