// Seed: 512178418
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout supply0 id_1;
  assign id_1 = -1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_4 = id_2;
  class id_5;
    integer id_6;
    enum {
      id_7 = -1,
      id_8[- 1]
    } id_9;
  endclass : SymbolIdentifier
  module_0 modCall_1 (
      id_4,
      id_2
  );
  always_latch @(id_4 or posedge id_8 | "") $signed(42);
  ;
  logic id_10;
  ;
endmodule
