{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460665191953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460665191954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 13:19:51 2016 " "Processing started: Thu Apr 14 13:19:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460665191954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460665191954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460665191954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460665193025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/shared_modules/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/shared_modules/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../shared_modules/d_flipflop/d_flipflop.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/shared_modules/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460665193157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460665193157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_test.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_test " "Found entity 1: tristate_test" {  } { { "tristate_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460665193162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460665193162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_test_de1soc.v 2 2 " "Found 2 design units, including 2 entities, in source file tristate_test_de1soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_test_de1soc " "Found entity 1: tristate_test_de1soc" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460665193168 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460665193168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460665193168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tristate_test_de1soc " "Elaborating entity \"tristate_test_de1soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460665193234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:divider\"" {  } { { "tristate_test_de1soc.v" "divider" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460665193263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_test tristate_test:test " "Elaborating entity \"tristate_test\" for hierarchy \"tristate_test:test\"" {  } { { "tristate_test_de1soc.v" "test" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460665193277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop tristate_test:test\|d_flipflop:FF0 " "Elaborating entity \"d_flipflop\" for hierarchy \"tristate_test:test\|d_flipflop:FF0\"" {  } { { "tristate_test.v" "FF0" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460665193309 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "comb tristate_test:test\|d_flipflop:FF0\|q " "Converted the fan-out from the tri-state buffer \"comb\" to the node \"tristate_test:test\|d_flipflop:FF0\|q\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460665194263 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1460665194263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460665194287 "|tristate_test_de1soc|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460665194287 "|tristate_test_de1soc|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460665194287 "|tristate_test_de1soc|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460665194287 "|tristate_test_de1soc|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460665194287 "|tristate_test_de1soc|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460665194287 "|tristate_test_de1soc|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460665194287 "|tristate_test_de1soc|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460665194287 "|tristate_test_de1soc|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460665194287 "|tristate_test_de1soc|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460665194287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1460665194435 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1460665194736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460665194968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460665194968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460665195024 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460665195024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460665195024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460665195024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460665195073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 13:19:55 2016 " "Processing ended: Thu Apr 14 13:19:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460665195073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460665195073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460665195073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460665195073 ""}
