# Pipelined-Processor
This repository contains a fully-functional 32-bit pipelined processor core created using Quartus Prime.

The repository includes:
* Program Counter
* Instruction Memory
* Register File
* Arithmetic-Logic Unit
* Data Memory
* Stall Logic
* Bypassing Logic for both Execute and Memory
* Hazard Detection
* 30+ Page technical report with illustrations and implementation/interface details
* Waveform diagrams from Quartus Prime illustrating processor functionality

## Processor
![Processor](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/Processor.jpg)

## Instruction Set
![ISA](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/PipelinedProcessorISA.PNG)

## Fetch
![Fetch](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/Fetch.jpg)

## Decode
![Decode1](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/Decode1.jpg)
![Decode2](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/Decode2.jpg)

## Execute
![Execute](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/Execute.jpg)

## Execute Bypassing
![ExecuteBypassing](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/ExecuteBypassing.jpg)

## Memory 
![Memory](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/Memory.jpg)

## Memory Bypassing
![MemBypassing](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/MemBypassing.jpg)

## Write
![Processor](https://raw.githubusercontent.com/belaltaher8/Pipelined-Processor/master/Write.jpg)

