#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563993744ed0 .scope module, "UART_TB" "UART_TB" 2 3;
 .timescale 0 0;
v0x56399378dc50_0 .var "clk", 0 0;
v0x56399378dd10_0 .var "data_line", 0 0;
v0x56399378ddd0_0 .net "read_data", 7 0, v0x56399378d780_0;  1 drivers
v0x56399378dea0_0 .var "reset", 0 0;
v0x56399378df70_0 .var "uart_baud_control", 15 0;
S_0x5639937536d0 .scope module, "rx" "UART_RX" 2 11, 3 2 0, S_0x563993744ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "data_line"
    .port_info 2 /INPUT 16 "baud_rate_control"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 8 "read_buffer"
P_0x5639937538a0 .param/l "END_BIT_STATE" 0 3 14, C4<100>;
P_0x5639937538e0 .param/l "IDEL_STATE" 0 3 10, C4<000>;
P_0x563993753920 .param/l "RECV_STATE" 0 3 12, C4<010>;
P_0x563993753960 .param/l "START_BIT_STATE" 0 3 11, C4<001>;
P_0x5639937539a0 .param/l "WAITE_STATE" 0 3 13, C4<011>;
L_0x56399379efc0 .functor AND 1, v0x56399378d920_0, v0x56399378dea0_0, C4<1>, C4<1>;
L_0x563993754ed0 .functor AND 1, v0x56399378cc00_0, v0x56399378dea0_0, C4<1>, C4<1>;
v0x56399378b8d0_0 .net *"_s10", 31 0, L_0x56399379e300;  1 drivers
L_0x7f2b93f940f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56399378b9d0_0 .net *"_s13", 15 0, L_0x7f2b93f940f0;  1 drivers
v0x56399378bab0_0 .net *"_s14", 31 0, L_0x56399379e470;  1 drivers
L_0x7f2b93f94138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56399378bb70_0 .net *"_s17", 15 0, L_0x7f2b93f94138;  1 drivers
v0x56399378bc50_0 .net *"_s18", 31 0, L_0x56399379e720;  1 drivers
v0x56399378bd80_0 .net *"_s20", 30 0, L_0x56399379e630;  1 drivers
L_0x7f2b93f94180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56399378be60_0 .net *"_s22", 0 0, L_0x7f2b93f94180;  1 drivers
L_0x7f2b93f941c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56399378bf40_0 .net/2u *"_s24", 31 0, L_0x7f2b93f941c8;  1 drivers
v0x56399378c020_0 .net *"_s26", 31 0, L_0x56399379e8d0;  1 drivers
v0x56399378c100_0 .net *"_s28", 0 0, L_0x56399379ea10;  1 drivers
L_0x7f2b93f94210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56399378c1c0_0 .net/2s *"_s30", 1 0, L_0x7f2b93f94210;  1 drivers
L_0x7f2b93f94258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56399378c2a0_0 .net/2s *"_s32", 1 0, L_0x7f2b93f94258;  1 drivers
v0x56399378c380_0 .net *"_s34", 1 0, L_0x56399379eba0;  1 drivers
v0x56399378c460_0 .net *"_s38", 31 0, L_0x56399379ee30;  1 drivers
L_0x7f2b93f942a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56399378c540_0 .net *"_s41", 15 0, L_0x7f2b93f942a0;  1 drivers
v0x56399378c620_0 .net *"_s42", 31 0, L_0x56399379f030;  1 drivers
v0x56399378c700_0 .net *"_s44", 30 0, L_0x56399379eed0;  1 drivers
L_0x7f2b93f942e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56399378c7e0_0 .net *"_s46", 0 0, L_0x7f2b93f942e8;  1 drivers
L_0x7f2b93f94330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56399378c8c0_0 .net/2u *"_s48", 31 0, L_0x7f2b93f94330;  1 drivers
v0x56399378c9a0_0 .net *"_s50", 31 0, L_0x56399379f170;  1 drivers
v0x56399378ca80_0 .net "baud_rate_control", 15 0, v0x56399378df70_0;  1 drivers
v0x56399378cb60_0 .net "bit_res", 0 0, L_0x563993754ed0;  1 drivers
v0x56399378cc00_0 .var "bit_reset", 0 0;
v0x56399378cca0_0 .var "buffer", 7 0;
v0x56399378cd80_0 .net "buffer_bit_count", 3 0, v0x56399378add0_0;  1 drivers
v0x56399378ce40_0 .net "clk", 0 0, v0x56399378dc50_0;  1 drivers
v0x56399378cee0_0 .net "data_line", 0 0, v0x56399378dd10_0;  1 drivers
v0x56399378cf80_0 .net "half_perid_counter_value", 15 0, v0x56399378b730_0;  1 drivers
v0x56399378d020_0 .var "half_period_counter_enable", 0 0;
v0x56399378d0f0_0 .net "half_period_counter_reset", 0 0, L_0x56399379efc0;  1 drivers
v0x56399378d1c0_0 .net "half_period_counter_reset_value", 15 0, L_0x56399379f330;  1 drivers
v0x56399378d290_0 .net "half_period_flag", 0 0, L_0x56399379ece0;  1 drivers
v0x56399378d330_0 .var "inc", 0 0;
v0x56399378d5e0_0 .var "next_state", 2 0;
v0x56399378d6a0_0 .var "previous_state", 2 0;
v0x56399378d780_0 .var "read_buffer", 7 0;
v0x56399378d860_0 .net "reset", 0 0, v0x56399378dea0_0;  1 drivers
v0x56399378d920_0 .var "reset_half_period_counter", 0 0;
v0x56399378d9e0_0 .var "state", 2 0;
v0x56399378dac0_0 .var "valid_data", 0 0;
E_0x563993751970 .event negedge, v0x56399378d860_0;
E_0x563993752370 .event edge, v0x56399378d290_0, v0x56399378cee0_0;
E_0x56399371cad0 .event edge, v0x56399378add0_0;
E_0x5639937523b0 .event edge, v0x56399378dac0_0;
L_0x56399379e0a0 .reduce/nor v0x56399378dc50_0;
L_0x56399379e170 .reduce/nor v0x56399378d330_0;
L_0x56399379e300 .concat [ 16 16 0 0], v0x56399378b730_0, L_0x7f2b93f940f0;
L_0x56399379e470 .concat [ 16 16 0 0], v0x56399378df70_0, L_0x7f2b93f94138;
L_0x56399379e630 .part L_0x56399379e470, 1, 31;
L_0x56399379e720 .concat [ 31 1 0 0], L_0x56399379e630, L_0x7f2b93f94180;
L_0x56399379e8d0 .arith/sub 32, L_0x56399379e720, L_0x7f2b93f941c8;
L_0x56399379ea10 .cmp/eq 32, L_0x56399379e300, L_0x56399379e8d0;
L_0x56399379eba0 .functor MUXZ 2, L_0x7f2b93f94258, L_0x7f2b93f94210, L_0x56399379ea10, C4<>;
L_0x56399379ece0 .part L_0x56399379eba0, 0, 1;
L_0x56399379ee30 .concat [ 16 16 0 0], v0x56399378df70_0, L_0x7f2b93f942a0;
L_0x56399379eed0 .part L_0x56399379ee30, 1, 31;
L_0x56399379f030 .concat [ 31 1 0 0], L_0x56399379eed0, L_0x7f2b93f942e8;
L_0x56399379f170 .arith/sub 32, L_0x56399379f030, L_0x7f2b93f94330;
L_0x56399379f330 .part L_0x56399379f170, 0, 16;
S_0x563993763370 .scope module, "bit_counter" "Counter" 3 43, 4 1 0, S_0x5639937536d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "value"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 4 "load_value"
    .port_info 5 /INPUT 4 "reset_value"
P_0x563993763540 .param/l "OUTPUT_WIDTH" 0 4 1, +C4<00000000000000000000000000000100>;
v0x5639937635e0_0 .net "clk", 0 0, L_0x56399379e0a0;  1 drivers
v0x56399378aa60_0 .net "enable", 0 0, L_0x56399379e170;  1 drivers
L_0x7f2b93f94060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56399378ab20_0 .net "load_value", 3 0, L_0x7f2b93f94060;  1 drivers
v0x56399378abe0_0 .net "reset", 0 0, L_0x563993754ed0;  alias, 1 drivers
L_0x7f2b93f940a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x56399378aca0_0 .net "reset_value", 3 0, L_0x7f2b93f940a8;  1 drivers
v0x56399378add0_0 .var "value", 3 0;
E_0x56399376af50 .event posedge, v0x5639937635e0_0;
E_0x56399374a800 .event negedge, v0x56399378abe0_0;
S_0x56399378af70 .scope module, "half_period_counter" "Counter" 3 36, 4 1 0, S_0x5639937536d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "value"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 16 "load_value"
    .port_info 5 /INPUT 16 "reset_value"
P_0x56399378b160 .param/l "OUTPUT_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
v0x56399378b2e0_0 .net "clk", 0 0, v0x56399378dc50_0;  alias, 1 drivers
v0x56399378b3c0_0 .net "enable", 0 0, v0x56399378d020_0;  1 drivers
L_0x7f2b93f94018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56399378b480_0 .net "load_value", 15 0, L_0x7f2b93f94018;  1 drivers
v0x56399378b540_0 .net "reset", 0 0, L_0x56399379efc0;  alias, 1 drivers
v0x56399378b600_0 .net "reset_value", 15 0, L_0x56399379f330;  alias, 1 drivers
v0x56399378b730_0 .var "value", 15 0;
E_0x5639937448b0 .event posedge, v0x56399378b2e0_0;
E_0x56399374a1b0 .event negedge, v0x56399378b540_0;
    .scope S_0x56399378af70;
T_0 ;
    %wait E_0x56399374a1b0;
    %load/vec4 v0x56399378b480_0;
    %assign/vec4 v0x56399378b730_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56399378af70;
T_1 ;
    %wait E_0x5639937448b0;
    %load/vec4 v0x56399378b3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x56399378b600_0;
    %pad/u 32;
    %load/vec4 v0x56399378b730_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x56399378b480_0;
    %assign/vec4 v0x56399378b730_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x56399378b730_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x56399378b730_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563993763370;
T_2 ;
    %wait E_0x56399374a800;
    %load/vec4 v0x56399378ab20_0;
    %assign/vec4 v0x56399378add0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563993763370;
T_3 ;
    %wait E_0x56399376af50;
    %load/vec4 v0x56399378aa60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x56399378aca0_0;
    %pad/u 32;
    %load/vec4 v0x56399378add0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x56399378ab20_0;
    %assign/vec4 v0x56399378add0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x56399378add0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56399378add0_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5639937536d0;
T_4 ;
    %wait E_0x5639937448b0;
    %load/vec4 v0x56399378d6a0_0;
    %assign/vec4 v0x56399378d6a0_0, 0;
    %load/vec4 v0x56399378d5e0_0;
    %assign/vec4 v0x56399378d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378d330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dac0_0, 0, 1;
    %load/vec4 v0x56399378d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x56399378d9e0_0;
    %assign/vec4 v0x56399378d6a0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5639937536d0;
T_5 ;
    %wait E_0x5639937523b0;
    %load/vec4 v0x56399378d780_0;
    %assign/vec4 v0x56399378d780_0, 0;
    %load/vec4 v0x56399378cca0_0;
    %assign/vec4 v0x56399378cca0_0, 0;
    %load/vec4 v0x56399378dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x56399378cca0_0;
    %assign/vec4 v0x56399378d780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56399378cca0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5639937536d0;
T_6 ;
    %wait E_0x56399371cad0;
    %load/vec4 v0x56399378cee0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x56399378cd80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x56399378cca0_0, 4, 5;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5639937536d0;
T_7 ;
    %wait E_0x563993752370;
    %load/vec4 v0x56399378d020_0;
    %store/vec4 v0x56399378d020_0, 0, 1;
    %load/vec4 v0x56399378d5e0_0;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
    %load/vec4 v0x56399378d330_0;
    %store/vec4 v0x56399378d330_0, 0, 1;
    %load/vec4 v0x56399378cc00_0;
    %store/vec4 v0x56399378cc00_0, 0, 1;
    %load/vec4 v0x56399378dac0_0;
    %store/vec4 v0x56399378dac0_0, 0, 1;
    %load/vec4 v0x56399378d9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378d330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dac0_0, 0, 1;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x56399378cee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378d020_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
T_7.7 ;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x56399378d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x56399378cee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
T_7.12 ;
T_7.9 ;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x56399378d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x56399378d6a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_7.15, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_7.16, 4;
    %jmp T_7.17;
T_7.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x56399378cd80_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378d330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378cc00_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
T_7.19 ;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
T_7.13 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x56399378d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378d330_0, 0, 1;
T_7.20 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x56399378d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
    %load/vec4 v0x56399378cee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dac0_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dac0_0, 0, 1;
T_7.25 ;
T_7.22 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5639937536d0;
T_8 ;
    %wait E_0x563993751970;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56399378d6a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56399378d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56399378cca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56399378d780_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378d330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378cc00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56399378d5e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dac0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563993744ed0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x56399378df70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dea0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x563993744ed0;
T_10 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5639937536d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dea0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dea0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56399378dd10_0, 0, 1;
    %delay 120, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x563993744ed0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x56399378dc50_0;
    %inv;
    %store/vec4 v0x56399378dc50_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "TB.v";
    "./RX.v";
    "./counter.v";
