This repo will hold exercises from hdlbits. I will convert the exercises from verilog into VHDL and use cocotb to simulate.
