#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu Dec 07 00:15:23 2017
# Process ID: 8768
# Log file: D:/jjj/SAOestCPU/planAhead_run_5/planAhead.log
# Journal file: D:/jjj/SAOestCPU/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -341 day(s)
INFO: [Device 21-36] Loading parts and site information from E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/jjj/SAOestCPU/pa.fromNetlist.tcl
# create_project -name SAOestCPU -dir "D:/jjj/SAOestCPU/planAhead_run_5" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/jjj/SAOestCPU/THINPAD_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/jjj/SAOestCPU} {ipcore_dir} }
# add_files [list {ipcore_dir/font.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "THINPAD_top.ucf" [current_fileset -constrset]
Adding file 'D:/jjj/SAOestCPU/THINPAD_top.ucf' to fileset 'constrs_1'
# add_files [list {THINPAD_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd_FlashTimer_addsub0000_cy<5 : 2> on
   block THINPAD_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus c_CPU/ex_ALURes<15 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus c_CPU/ex_DataA<15 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus c_IOBridge/IOState<3 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 118208 kilobytes

Parsing EDIF File [./planAhead_run_5/SAOestCPU.data/cache/THINPAD_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/SAOestCPU.data/cache/THINPAD_top_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design font.ngc ...
WARNING:NetListWriters:298 - No output is written to font.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file font.edif ...
ngc2edif: Total memory usage is 114816 kilobytes

Reading core file 'D:/jjj/SAOestCPU/ipcore_dir/font.ngc' for (cell view 'font', library 'THINPAD_top_lib', file 'THINPAD_top.ngc')
Parsing EDIF File [./planAhead_run_5/SAOestCPU.data/cache/font_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/SAOestCPU.data/cache/font_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'THINPAD_top' is not ideal for floorplanning, since the cellview 'THINPAD_top' defined in file 'THINPAD_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/jjj/SAOestCPU/ipcore_dir/font.ncf]
Finished Parsing UCF File [D:/jjj/SAOestCPU/ipcore_dir/font.ncf]
Parsing UCF File [D:/jjj/SAOestCPU/THINPAD_top.ucf]
Finished Parsing UCF File [D:/jjj/SAOestCPU/THINPAD_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: bdc10783
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 508.348 ; gain = 102.516
startgroup
set_property package_pin C1 [get_ports FlashByte]
endgroup
startgroup
set_property package_pin E4 [get_ports FlashCE]
endgroup
startgroup
set_property package_pin E1 [get_ports FlashOE]
endgroup
startgroup
set_property package_pin D1 [get_ports FlashRP]
endgroup
startgroup
set_property package_pin C2 [get_ports FlashVpen]
endgroup
startgroup
set_property package_pin D4 [get_ports FlashWE]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/jjj/SAOestCPU\planAhead_pid8768.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Dec 07 00:17:26 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
