
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151962                       # Simulator instruction rate (inst/s)
host_mem_usage                              202151548                       # Number of bytes of host memory used
host_op_rate                                   181780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 95348.69                       # Real time elapsed on the host
host_tick_rate                               11145251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 14489420396                       # Number of instructions simulated
sim_ops                                   17332481604                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062685                       # Number of seconds simulated
sim_ticks                                1062685133970                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                9837                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests    166029554                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     80916915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     311241227                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    74.100869                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits     134333324                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups    181284411                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect      9671361                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted    355641418                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits     17396563                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups     20304376                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses      2907813                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups     457517323                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS      25639355                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted       126394                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       599248347                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      585110815                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts      6893339                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches        363921139                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events    109554209                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls     30249942                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts    231535885                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts   1848554186                       # Number of instructions committed
system.switch_cpus00.commit.committedOps   2061170770                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples   2514420386                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     0.819740                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     1.925429                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0   1863078668     74.10%     74.10% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1    279495227     11.12%     85.21% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2     90003091      3.58%     88.79% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3     71719812      2.85%     91.64% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     44738766      1.78%     93.42% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5     19653571      0.78%     94.20% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6     20385960      0.81%     95.01% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7     15791082      0.63%     95.64% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8    109554209      4.36%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total   2514420386                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls     20600421                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts      1647273212                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads           408170571                       # Number of loads committed
system.switch_cpus00.commit.membars          43683842                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu   1152154942     55.90%     55.90% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult      7639562      0.37%     56.27% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     56.27% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd     42207583      2.05%     58.32% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp     27923278      1.35%     59.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt     11490087      0.56%     60.23% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult     38076914      1.85%     62.08% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc     45820210      2.22%     64.30% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv      6410760      0.31%     64.61% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc     39668708      1.92%     66.53% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu      2538368      0.12%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead    408170571     19.80%     86.46% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite    279069787     13.54%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total   2061170770                       # Class of committed instruction
system.switch_cpus00.commit.refs            687240358                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts       290581670                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts        1848554186                       # Number of Instructions Simulated
system.switch_cpus00.committedOps          2061170770                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     1.377854                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               1.377854                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles   2046969618                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred      2778345                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved    129608972                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts   2352104154                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles      141266677                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles       276286283                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles      6916751                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts     21257449                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     75594900                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches         457517323                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines       280348279                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles          2251162730                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes      3643070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts           2330999678                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles      19389546                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.179627                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles    286176685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches    177369242                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              0.915181                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples   2547034231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.019497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.407919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0     2065711300     81.10%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       53189864      2.09%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2       44448606      1.75%     84.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       52623343      2.07%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       50405646      1.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5       22390719      0.88%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6       29886433      1.17%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7       23184256      0.91%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8      205194064      8.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total   2547034231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                  3453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts     10265858                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches      381977279                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           0.868475                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          745737367                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores        306399072                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles      41984254                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts    443473512                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts     28512998                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts       591418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts    315690506                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts   2292702525                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts    439338295                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts      8166202                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts   2212037389                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents       182313                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents      1839914                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles      6916751                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles      2033006                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked         5637                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     10427659                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses         1163                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation        21949                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads      4195041                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads     35302941                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores     36620719                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents        21949                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect      7646291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect      2619567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers      2167173444                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count          2205008681                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.584753                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers      1267261579                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             0.865715                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent           2206014128                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads     2130595504                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes    1334459399                       # number of integer regfile writes
system.switch_cpus00.ipc                     0.725766                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               0.725766                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu   1233975740     55.58%     55.58% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult      7640040      0.34%     55.92% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv           20      0.00%     55.92% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd     44746747      2.02%     57.94% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp     27925219      1.26%     59.20% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt     12518518      0.56%     59.76% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult     39299034      1.77%     61.53% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc     45820222      2.06%     63.59% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv      7653986      0.34%     63.94% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc     48996668      2.21%     66.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     66.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     66.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu      2538368      0.11%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead    441351774     19.88%     86.14% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite    307737254     13.86%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total   2220203591                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt          56833617                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.025598                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu       6528823     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult           30      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt          100      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult      3692219      6.50%     17.98% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc      3269342      5.75%     23.74% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv           18      0.00%     23.74% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc      2202885      3.88%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     27.61% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead     24715201     43.49%     71.10% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite     16424999     28.90%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses   1941581784                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   6386969619                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses   1884954710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes   2087223509                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded       2261768665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued      2220203591                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded     30933860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined    231531755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued       311970                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved       683918                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined    286027260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples   2547034231                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     0.871682                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     1.704213                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0   1786729041     70.15%     70.15% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1    252535792      9.91%     80.06% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2    143102391      5.62%     85.68% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3     98679712      3.87%     89.56% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4    100759592      3.96%     93.51% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     68084789      2.67%     96.19% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6     58006832      2.28%     98.46% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7     19168080      0.75%     99.22% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8     19968002      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total   2547034231                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 0.871681                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses    335455424                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads    657617381                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses    320053971                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes    437031540                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads     47708213                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores     35268772                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads    443473512                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores    315690506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads    3168843316                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes    283877639                       # number of misc regfile writes
system.switch_cpus00.numCycles             2547037684                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.quiesceCycles            1367912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus00.rename.BlockCycles      61689850                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps   2304556091                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     18198865                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles      177831112                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents        65377                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents        69655                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups   4306135797                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts   2311164328                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands   2569541927                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles       315265154                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents     79078988                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles      6916751                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles    156086344                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps      264985836                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups   2197386417                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles   1829245019                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts     39306541                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts       392318386                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts     28577558                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups    523273841                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads         4697524312                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes        4618089965                       # The number of ROB writes
system.switch_cpus00.timesIdled                  2755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads      423824098                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes     274380110                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    98.564317                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      35012674                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     35522667                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect       912074                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted     73265302                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits       124767                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups       161926                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses        37159                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups      81722532                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS       3971121                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted           61                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads       127144215                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes      126900549                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts       859965                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches         63919449                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     31532125                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls       360134                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     85584648                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts    331919334                       # Number of instructions committed
system.switch_cpus01.commit.committedOps    406556894                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples    583861038                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     0.696325                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.005594                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    494415646     84.68%     84.68% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1     22800135      3.91%     88.59% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     11858218      2.03%     90.62% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3      5949376      1.02%     91.64% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4      5853837      1.00%     92.64% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      6171133      1.06%     93.69% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6      1299794      0.22%     93.92% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7      3980774      0.68%     94.60% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     31532125      5.40%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total    583861038                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls      2904429                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts       371044383                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads            95946777                       # Number of loads committed
system.switch_cpus01.commit.membars            495606                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    229013926     56.33%     56.33% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult     12925069      3.18%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv         1350      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead     95946777     23.60%     83.11% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite     68669772     16.89%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total    406556894                       # Class of committed instruction
system.switch_cpus01.commit.refs            164616549                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts        16429995                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts         331919334                       # Number of Instructions Simulated
system.switch_cpus01.committedOps           406556894                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.792623                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.792623                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    501935431                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred        52133                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     33407063                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts    500185709                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       23059552                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles        43886097                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles       867454                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts        50369                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     25257031                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches          81722532                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines        52655096                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           540687348                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       126689                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts            432161829                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles       1839126                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.137347                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles     53398623                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches     39108562                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              0.726315                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples    595005566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     0.889433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.252985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      496042653     83.37%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1        8268595      1.39%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2       13028259      2.19%     86.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3       10346096      1.74%     88.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4        7772236      1.31%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5        7109287      1.19%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6        6801694      1.14%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        8685264      1.46%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       36951482      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total    595005566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts       873962                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches       70283270                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           0.816634                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          208200626                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores         76530162                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles      29968276                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts    115547921                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts       403877                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts        79736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts     83748001                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts    491395527                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts    131670464                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts       617951                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts    485902161                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents      1055816                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents    144528142                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles       867454                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles    146045086                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked       110572                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      9206644                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses         1385                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation        12521                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads     23079781                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads     19601111                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores     15078201                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents        12521                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       616075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect       257887                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers       502132848                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count           461448353                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.538698                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       270497790                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             0.775535                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent            461599745                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads      593430831                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     339224906                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.557842                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.557842                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    263262428     54.11%     54.11% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult     14772608      3.04%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv         1350      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead    131878932     27.11%     84.25% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite     76604794     15.75%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total    486520112                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt           9890781                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.020330                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu        422515      4.27%      4.27% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult        89018      0.90%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead      7544196     76.28%     81.45% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite      1835052     18.55%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses    476946867                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads   1539197912                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses    444955106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes    551638829                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded        490989094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued       486520112                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded       406433                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     84838490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued       181100                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved        46299                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     58441164                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples    595005566                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     0.817673                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.682941                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    428969874     72.10%     72.10% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1     54158207      9.10%     81.20% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     33522606      5.63%     86.83% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     21616372      3.63%     90.46% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     22214896      3.73%     94.20% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5     14525056      2.44%     96.64% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6      8430336      1.42%     98.06% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7      4145055      0.70%     98.75% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      7423164      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total    595005566                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 0.817672                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses     19464026                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads     38919759                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses     16493247                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes     24606604                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads     22289038                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores     16045357                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads    115547921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores     83748001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads     588570007                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes      1434898                       # number of misc regfile writes
system.switch_cpus01.numCycles              595006168                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles               2306                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles     190450287                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps    414609026                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents     20690987                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       32760352                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents    210855235                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents       178468                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups    803665048                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts    494426629                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands    504017882                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles        58437605                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     45822127                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles       867454                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles    273143259                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       89408713                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups    610213231                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles     39346608                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts       424475                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts       140052822                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts       410241                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups     13712806                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads         1044467296                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes         995429484                       # The number of ROB writes
system.switch_cpus01.timesIdled                    35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads       10995670                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes       5499305                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    98.471300                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits      34894153                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups     35435861                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       915183                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted     73025478                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits       124623                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups       157397                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses        32774                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups      81448262                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS       3957163                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads       126560484                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes      126325773                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       863035                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches         63555188                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events     31251186                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       357600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts     86005522                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts    330005065                       # Number of instructions committed
system.switch_cpus02.commit.committedOps    404194022                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples    583807402                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.692341                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     1.998856                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0    494613676     84.72%     84.72% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1     22816443      3.91%     88.63% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2     11907808      2.04%     90.67% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3      5965833      1.02%     91.69% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4      5828425      1.00%     92.69% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5      6150460      1.05%     93.74% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6      1326021      0.23%     93.97% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7      3947550      0.68%     94.65% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8     31251186      5.35%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total    583807402                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls      2886398                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts       368881281                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads            95399779                       # Number of loads committed
system.switch_cpus02.commit.membars            493759                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu    227679878     56.33%     56.33% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult     12858372      3.18%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv         1368      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead     95399779     23.60%     83.11% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite     68254625     16.89%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total    404194022                       # Class of committed instruction
system.switch_cpus02.commit.refs            163654404                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts        16333008                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts         330005065                       # Number of Instructions Simulated
system.switch_cpus02.committedOps           404194022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.803022                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.803022                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles    502139311                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred        52179                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved     33280286                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts    498261302                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles       23075101                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles        43783121                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       870562                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts        48811                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles     25137808                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches          81448262                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines        52479058                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles           540857340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes       125895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.Insts            430712434                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.SquashCycles       1845420                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.136886                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles     53225856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches     38975939                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.723879                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples    595005906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.886392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.249624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0      496372532     83.42%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1        8217928      1.38%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2       13010639      2.19%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3       10326790      1.74%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4        7739884      1.30%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5        7103158      1.19%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        6769312      1.14%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7        8627702      1.45%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8       36837961      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total    595005906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       877099                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches       69952227                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.812763                       # Inst execution rate
system.switch_cpus02.iew.exec_refs          207134438                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores         76150576                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles      30094888                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts    115099762                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       401391                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts        83147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts     83395465                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts    489441063                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts    130983862                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       621171                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts    483598985                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents      1044504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents    145852171                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       870562                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles    147353493                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked       109602                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads      9158659                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses         1395                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation        12700                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads     22877313                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads     19699950                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores     15140816                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents        12700                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect       616631                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect       260468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers       499612542                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count           459351492                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.538916                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers       269249063                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.772011                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent            459502591                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads      590635889                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes     337734767                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.554624                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.554624                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu    262086069     54.13%     54.13% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult     14714105      3.04%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv         1368      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead    131192233     27.09%     84.26% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite     76226381     15.74%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total    484220156                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt           9831484                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.020304                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        428080      4.35%      4.35% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult        88526      0.90%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead      7489242     76.18%     81.43% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite      1825636     18.57%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses    474697853                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads   1534760640                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses    442953158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes    550152712                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded        489037041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued       484220156                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       404022                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined     85246902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued       182522                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        46422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined     58725582                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples    595005906                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.813807                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.678533                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0    429501792     72.18%     72.18% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1     54095095      9.09%     81.28% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2     33468044      5.62%     86.90% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3     21512680      3.62%     90.52% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4     22154132      3.72%     94.24% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5     14411236      2.42%     96.66% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      8398343      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7      4128505      0.69%     98.77% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8      7336079      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total    595005906                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.813807                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses     19353787                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads     38699584                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses     16398334                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes     24546786                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads     22325867                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores     16010962                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads    115099762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores     83395465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads     585746204                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes      1424651                       # number of misc regfile writes
system.switch_cpus02.numCycles              595006294                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               2179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles     191627522                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps    412219576                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents     20645231                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles       32708685                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents    209736541                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents       181095                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups    800536284                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts    492474443                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands    502066846                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles        58285341                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents     45853157                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       870562                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles    271954851                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps       89847129                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups    607805928                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     39558942                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       421920                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts       139219664                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       407764                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups     13661916                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads         1042752887                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes         991599395                       # The number of ROB writes
system.switch_cpus02.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads       10932393                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes       5467811                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    98.657763                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits      34896115                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups     35370876                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       915915                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted     73044412                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits       127850                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups       164103                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses        36253                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups      81489926                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS       3954265                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads       126626109                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes      126377367                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       862289                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches         63625795                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events     31273402                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       369475                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts     85609803                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts    330301337                       # Number of instructions committed
system.switch_cpus03.commit.committedOps    404514512                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples    583859321                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.692829                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     1.999460                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0    494587884     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1     22852150      3.91%     88.62% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2     11904052      2.04%     90.66% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3      5969374      1.02%     91.69% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4      5836613      1.00%     92.69% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5      6150854      1.05%     93.74% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6      1336746      0.23%     93.97% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7      3948246      0.68%     94.64% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8     31273402      5.36%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total    583859321                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls      2889177                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts       369162937                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads            95420142                       # Number of loads committed
system.switch_cpus03.commit.membars            511431                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu    227944171     56.35%     56.35% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult     12844030      3.18%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv         1402      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead     95420142     23.59%     83.11% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite     68304767     16.89%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total    404514512                       # Class of committed instruction
system.switch_cpus03.commit.refs            163724909                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts        16324299                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts         330301337                       # Number of Instructions Simulated
system.switch_cpus03.committedOps           404514512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.801406                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.801406                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles    502110006                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred        53653                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved     33283752                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts    498188590                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles       23090192                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles        43850469                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       869732                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts        52548                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles     25085582                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches          81489926                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines        52488769                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles           540846127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes       125943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.Insts            430693033                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.SquashCycles       1846716                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.136956                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles     53236501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches     38978230                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.723846                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples    595005986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.886217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.249413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0      496388639     83.43%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1        8228219      1.38%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2       12993172      2.18%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3       10320740      1.73%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4        7747856      1.30%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5        7104554      1.19%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        6778199      1.14%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7        8612327      1.45%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8       36832280      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total    595005986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       876371                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches       70006308                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.812813                       # Inst execution rate
system.switch_cpus03.iew.exec_refs          207066182                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores         76155114                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles      30048970                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts    115013706                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       415025                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts        81137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts     83353839                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts    489372973                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts    130911068                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       618146                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts    483629235                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents      1041370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents    144992290                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       869732                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles    146492153                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked       110852                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads      9153465                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses         1463                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation        12627                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads     22852873                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads     19593532                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores     15049048                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents        12627                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect       616341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect       260030                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers       499580658                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count           459408149                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.538889                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers       269218488                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.772106                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent            459558908                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads      590621837                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes     337727647                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.555122                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.555122                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu    262206440     54.15%     54.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult     14690354      3.03%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv         1402      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead    131118697     27.08%     84.26% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite     76230492     15.74%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total    484247385                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt           9839806                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.020320                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        432389      4.39%      4.39% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult        89033      0.90%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead      7482101     76.04%     81.34% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite      1836283     18.66%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses    474739174                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads   1534831146                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses    443020576                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes    549766752                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded        488955557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued       484247385                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       417416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined     84858327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued       178483                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        47941                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined     58447120                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples    595005986                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.813853                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.678915                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0    429567293     72.20%     72.20% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1     54035276      9.08%     81.28% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2     33439081      5.62%     86.90% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3     21530053      3.62%     90.52% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4     22130245      3.72%     94.23% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5     14416986      2.42%     96.66% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      8408974      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7      4140590      0.70%     98.77% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8      7337488      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total    595005986                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.813852                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses     19348017                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads     38687895                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses     16387573                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes     24476009                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads     22201549                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores     15929905                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads    115013706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores     83353839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads     585645072                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes      1472192                       # number of misc regfile writes
system.switch_cpus03.numCycles              595006744                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               1730                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles     191136354                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps    412549558                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents     20581599                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles       32711900                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents    208985462                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents       173352                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups    800317386                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts    492411721                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands    502037042                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles        58316837                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents     45977734                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       869732                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles    271308234                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps       89487340                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups    607662121                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     40662925                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       435875                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts       138963569                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       421312                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups     13634807                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads         1042707543                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes         991397144                       # The number of ROB writes
system.switch_cpus03.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads       10925242                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes       5464070                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    98.554882                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits      34887842                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups     35399405                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       915276                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted     73021535                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits       127122                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups       162983                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses        35861                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups      81462944                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS       3953582                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads       126576992                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes      126327302                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       861994                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches         63610548                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events     31255199                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       368427                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts     85551707                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts    330199095                       # Number of instructions committed
system.switch_cpus04.commit.committedOps    404391151                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples    583867050                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.692608                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     1.999028                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0    494599915     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1     22857501      3.91%     88.63% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2     11911858      2.04%     90.67% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3      5968935      1.02%     91.69% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4      5834908      1.00%     92.69% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5      6154204      1.05%     93.74% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6      1340825      0.23%     93.97% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7      3943705      0.68%     94.65% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8     31255199      5.35%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total    583867050                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls      2888564                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts       369049346                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads            95389554                       # Number of loads committed
system.switch_cpus04.commit.membars            508586                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu    227878495     56.35%     56.35% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult     12841404      3.18%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv         1412      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead     95389554     23.59%     83.12% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite     68280286     16.88%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total    404391151                       # Class of committed instruction
system.switch_cpus04.commit.refs            163669840                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts        16317618                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts         330199095                       # Number of Instructions Simulated
system.switch_cpus04.committedOps           404391151                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.801964                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.801964                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles    502126793                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred        53304                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved     33271735                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts    498012216                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles       23094621                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles        43824761                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       869514                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts        52341                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles     25090688                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches          81462944                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines        52469547                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles           540866941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes       125816                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus04.fetch.Insts            430545562                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.MiscStallCycles           67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus04.fetch.SquashCycles       1845592                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.136911                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles     53216578                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches     38968546                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.723597                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples    595006386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.885925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.249045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0      496416893     83.43%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1        8222559      1.38%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2       12991741      2.18%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3       10323536      1.74%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4        7745513      1.30%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5        7107795      1.19%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        6773109      1.14%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7        8607417      1.45%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8       36817823      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total    595006386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       876169                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches       69981107                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.812494                       # Inst execution rate
system.switch_cpus04.iew.exec_refs          206977964                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores         76127681                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles      30037398                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts    114971041                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       413534                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts        85485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts     83326062                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts    489194433                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts    130850283                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       617208                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts    483439371                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents      1036743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents    145120509                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       869514                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles    146615698                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked       110768                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads      9151282                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses         1413                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation        12668                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads     22833572                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads     19581454                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores     15045752                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents        12668                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect       616304                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect       259865                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers       499376605                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count           459238148                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.538900                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers       269114242                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.771820                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent            459389462                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads      590396048                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes     337603079                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.554950                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.554950                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu    262106805     54.15%     54.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult     14687878      3.03%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv         1412      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead    131057098     27.07%     84.26% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite     76203386     15.74%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total    484056579                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt           9841615                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.020332                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        431721      4.39%      4.39% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult        89454      0.91%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead      7480545     76.01%     81.30% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite      1839895     18.70%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses    474562115                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads   1534475204                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses    442857735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes    549541048                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded        488778381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued       484056579                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       416052                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined     84803146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued       178315                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        47625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined     58429666                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples    595006386                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.813532                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.678647                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0    429622280     72.20%     72.20% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1     54027240      9.08%     81.28% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2     33434238      5.62%     86.90% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3     21513614      3.62%     90.52% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4     22112743      3.72%     94.24% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5     14414145      2.42%     96.66% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      8408905      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7      4140874      0.70%     98.77% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8      7332347      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total    595006386                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.813531                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses     19336079                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads     38664270                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses     16380413                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes     24468064                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads     22190222                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores     15992408                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads    114971041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores     83326062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads     585410730                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes      1468021                       # number of misc regfile writes
system.switch_cpus04.numCycles              595006982                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles               1491                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles     191204714                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps    412424001                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents     20558476                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles       32710348                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents    209019979                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents       170931                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups    800029681                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts    492236346                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands    501843742                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles        58306200                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents     45947172                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       869514                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles    271308829                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps       89419596                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups    607448935                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     40606771                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       434537                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts       138887747                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       419929                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups     13630036                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads         1042551745                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes         991026852                       # The number of ROB writes
system.switch_cpus04.timesIdled                    31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads       10920438                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes       5461697                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    98.581887                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits      34900565                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups     35402614                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       913931                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted     73033312                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits       124288                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups       166057                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses        41769                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups      81470122                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS       3955250                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads       126615090                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes      126373578                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       861536                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches         63619838                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events     31279404                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       363044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts     85646518                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts    330346135                       # Number of instructions committed
system.switch_cpus05.commit.committedOps    404595389                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples    583852891                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.692975                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     1.999599                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0    494560276     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1     22849507      3.91%     88.62% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2     11914676      2.04%     90.66% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3      5975795      1.02%     91.68% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4      5840480      1.00%     92.68% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5      6154397      1.05%     93.74% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6      1328484      0.23%     93.97% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7      3949872      0.68%     94.64% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8     31279404      5.36%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total    583852891                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls      2889178                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts       369244883                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads            95475871                       # Number of loads committed
system.switch_cpus05.commit.membars            503741                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu    227932250     56.34%     56.34% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult     12859705      3.18%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv         1388      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead     95475871     23.60%     83.11% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite     68326175     16.89%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total    404595389                       # Class of committed instruction
system.switch_cpus05.commit.refs            163802046                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts        16343364                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts         330346135                       # Number of Instructions Simulated
system.switch_cpus05.committedOps           404595389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.801160                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.801160                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles    502132170                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred        52419                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved     33284915                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts    498295761                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles       23071006                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles        43813787                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       868952                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts        49958                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles     25120048                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches          81470122                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines        52482443                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles           540856941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes       125773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts            430743273                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles       1842694                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.136923                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles     53227662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches     38980103                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.723931                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples    595005965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.886378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.249618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0      496372373     83.42%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1        8225076      1.38%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2       13004705      2.19%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3       10321208      1.73%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4        7749554      1.30%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5        7098796      1.19%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        6773201      1.14%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7        8617932      1.45%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8       36843120      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total    595005965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       875757                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches       69988272                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.813032                       # Inst execution rate
system.switch_cpus05.iew.exec_refs          207195696                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores         76184331                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles      30037952                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts    115089806                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       407741                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts        79748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts     83398739                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts    489491100                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts    131011365                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       616932                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts    483759158                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents      1044923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents    145066237                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       868952                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles    146570708                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked       110560                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads      9162408                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses         1453                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation        12533                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads     22884768                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads     19613902                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores     15072540                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents        12533                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect       615968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect       259789                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers       499731455                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count           459496582                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.538896                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers       269303172                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.772255                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent            459648546                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads      590816932                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes     337814383                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.555198                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.555198                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu    262189675     54.13%     54.13% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult     14706624      3.04%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv         1388      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead    131219518     27.09%     84.26% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite     76258886     15.74%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total    484376091                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt           9836857                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.020308                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        429956      4.37%      4.37% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult        88876      0.90%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead      7490650     76.15%     81.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite      1827375     18.58%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses    474845168                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads   1535048210                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses    443089950                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes    549879124                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded        489080902                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued       484376091                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       410198                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined     84895572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued       180023                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        47154                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined     58523189                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples    595005965                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.814069                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.678912                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0    429474347     72.18%     72.18% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1     54088924      9.09%     81.27% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2     33482117      5.63%     86.90% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3     21517963      3.62%     90.51% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4     22149653      3.72%     94.24% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5     14408411      2.42%     96.66% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      8405303      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7      4137417      0.70%     98.77% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8      7341830      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total    595005965                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.814069                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses     19367780                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads     38726816                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses     16406632                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes     24518914                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads     22318465                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores     16027550                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads    115089806                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores     83398739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads     585948879                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes      1446456                       # number of misc regfile writes
system.switch_cpus05.numCycles              595006374                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               2100                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles     190844453                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps    412625672                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents     20618336                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles       32699231                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents    209666014                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents       177873                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups    800570322                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts    492525505                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands    502125602                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles        58305920                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents     46357912                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       868952                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles    272394860                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps       89499791                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups    607844742                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     39892547                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       428200                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts       139106501                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       414002                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups     13655292                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads         1042812300                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes         991638726                       # The number of ROB writes
system.switch_cpus05.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads       10937956                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes       5470478                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    98.565429                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits      34928842                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups     35437214                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       909382                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted     73088113                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits       123488                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups       157534                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses        34046                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups      81513097                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS       3959452                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads       126782517                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes      126545877                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       857723                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches         63736659                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events     31422846                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       356501                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts     85405422                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts    331004083                       # Number of instructions committed
system.switch_cpus06.commit.committedOps    405443611                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples    583888000                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.694386                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.002772                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0    494630879     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1     22767605      3.90%     88.61% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2     11855940      2.03%     90.64% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3      5936496      1.02%     91.66% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4      5841323      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5      6159102      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6      1305595      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7      3968214      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8     31422846      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total    583888000                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls      2895959                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts       370032138                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads            95701629                       # Number of loads committed
system.switch_cpus06.commit.membars            491648                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu    228360489     56.32%     56.32% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult     12896778      3.18%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv         1378      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead     95701629     23.60%     83.11% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite     68483337     16.89%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total    405443611                       # Class of committed instruction
system.switch_cpus06.commit.refs            164184966                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts        16392773                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts         331004083                       # Number of Instructions Simulated
system.switch_cpus06.committedOps           405443611                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.797583                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.797583                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles    502180158                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred        51684                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved     33317940                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts    498893830                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles       23006750                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles        43728330                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       865219                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts        49685                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles     25226502                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches          81513097                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines        52508247                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles           540839808                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes       125050                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.Insts            431064996                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.SquashCycles       1833756                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.136995                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles     53250279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches     39011782                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.724470                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples    595006965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.887184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.250475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0      496279706     83.41%     83.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1        8234641      1.38%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2       13022598      2.19%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3       10331898      1.74%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4        7755529      1.30%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5        7089510      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        6783519      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7        8642394      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8       36867170      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total    595006965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       871906                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches       70081516                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.814453                       # Inst execution rate
system.switch_cpus06.iew.exec_refs          207665319                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores         76332027                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles      29977858                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts    115258229                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       399908                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts        78348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts     83542592                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts    490100648                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts    131333292                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       615505                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts    484605342                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents      1033254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents    144784981                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       865219                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles    146284601                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked       109545                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads      9186600                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses         1364                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation        12643                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads     23017144                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads     19556572                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores     15059246                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents        12643                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect       615080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect       256826                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers       500699276                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count           460217254                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.538790                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers       269771804                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.773465                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent            460368247                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads      591867751                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes     338335455                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.556303                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.556303                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu    262532112     54.11%     54.11% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult     14738671      3.04%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv         1378      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead    131542066     27.11%     84.25% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite     76406620     15.75%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total    485220847                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt           9854879                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.020310                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        418889      4.25%      4.25% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult        89535      0.91%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead      7520223     76.31%     81.47% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite      1826232     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses    475652678                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads   1536645335                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses    443760778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes    550207272                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded        489698268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued       485220847                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       402380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined     84656942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued       179333                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        45879                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined     58335635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples    595006965                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.815488                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.680588                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0    429269111     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1     54136946      9.10%     81.24% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2     33498821      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3     21545367      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4     22163397      3.72%     94.22% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5     14474509      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      8395629      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7      4135229      0.69%     98.76% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8      7387956      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total    595006965                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.815487                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses     19423048                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads     38837536                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses     16456476                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes     24561793                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads     22309385                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores     16097684                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads    115258229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores     83542592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads     587105567                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes      1420386                       # number of misc regfile writes
system.switch_cpus06.numCycles              595007356                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles               1118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles     190561233                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps    413472005                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents     20633242                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles       32681338                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents    210536488                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents       166244                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups    801594781                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts    493125071                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands    502686095                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles        58281532                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents     46364642                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       865219                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles    273347028                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps       89213960                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups    608627034                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     39270610                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       420437                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts       139754470                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       406188                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups     13686420                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads         1043311379                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes         992818769                       # The number of ROB writes
system.switch_cpus06.timesIdled                    19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads       10971170                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes       5487140                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    98.590715                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits      34936651                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups     35436046                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       912287                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted     73112807                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits       127790                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups       153941                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses        26151                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups      81547024                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS       3958402                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads       126773325                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes      126530904                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       859660                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches         63729218                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events     31424128                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       362607                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts     85506655                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts    330913796                       # Number of instructions committed
system.switch_cpus07.commit.committedOps    405302779                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples    583875626                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.694159                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.002556                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0    494647132     84.72%     84.72% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1     22764137      3.90%     88.62% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2     11862139      2.03%     90.65% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3      5930977      1.02%     91.66% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4      5830837      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5      6154274      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6      1300323      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7      3961679      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8     31424128      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total    583875626                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls      2894889                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts       369894644                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads            95639087                       # Number of loads committed
system.switch_cpus07.commit.membars            501749                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu    228329938     56.34%     56.34% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult     12879072      3.18%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv         1424      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead     95639087     23.60%     83.11% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite     68453258     16.89%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total    405302779                       # Class of committed instruction
system.switch_cpus07.commit.refs            164092345                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts        16373334                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts         330913796                       # Number of Instructions Simulated
system.switch_cpus07.committedOps           405302779                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.798072                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.798072                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles    502231094                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred        52644                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved     33329038                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts    498845688                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles       22981421                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles        43647718                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       867234                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts        50012                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles     25278976                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches          81547024                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines        52532098                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles           540810046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes       125337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus07.fetch.Insts            431094751                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus07.fetch.SquashCycles       1839722                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.137052                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles     53276533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches     39022843                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.724521                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples    595006452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.887144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.250159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0      496240940     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1        8263163      1.39%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2       13026649      2.19%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3       10337629      1.74%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4        7762967      1.30%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5        7104009      1.19%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        6784422      1.14%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7        8644762      1.45%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8       36841911      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total    595006452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       873821                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches       70086306                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.814314                       # Inst execution rate
system.switch_cpus07.iew.exec_refs          207600555                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores         76302593                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles      30214152                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts    115217285                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       407172                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts        83642                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts     83502014                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts    490061773                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts    131297962                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       618505                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts    484522274                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents      1039529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents    144783731                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       867234                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles    146292907                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked       108521                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads      9178990                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses         1411                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation        12606                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads     23035352                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads     19578166                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores     15048732                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents        12606                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect       614732                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect       259089                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers       500543799                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count           460114411                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.538730                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers       269658206                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.773293                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent            460265542                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads      591721691                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes     338245371                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.556151                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.556151                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu    262533019     54.11%     54.11% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult     14721210      3.03%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv         1424      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead    131506309     27.11%     84.26% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite     76378817     15.74%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total    485140779                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt           9852483                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.020309                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        416952      4.23%      4.23% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult        89434      0.91%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead      7520227     76.33%     81.47% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite      1825870     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses    475593501                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads   1536529510                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses    443678939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes    550309158                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded        489652059                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued       485140779                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       409714                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined     84758860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued       179947                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        47107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined     58418051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples    595006452                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.815354                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.680130                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0    429232526     72.14%     72.14% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1     54180072      9.11%     81.24% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2     33509149      5.63%     86.88% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3     21549288      3.62%     90.50% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4     22163652      3.72%     94.22% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5     14470617      2.43%     96.66% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      8392178      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7      4137976      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8      7370994      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total    595006452                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.815353                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses     19399761                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads     38790930                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses     16435472                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes     24523022                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads     22342705                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores     16061315                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads    115217285                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores     83502014                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads     586786020                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes      1444425                       # number of misc regfile writes
system.switch_cpus07.numCycles              595006933                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles               1541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles     190896721                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps    413331152                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents     20787600                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles       32682281                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents    210883942                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents       166603                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups    801450074                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts    493087151                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands    502682128                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles        58217915                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents     45021945                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       867234                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles    272428781                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps       89350839                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups    608530699                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     39913510                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       428219                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts       140137119                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       413391                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups     13666204                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads         1043257669                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes         992751522                       # The number of ROB writes
system.switch_cpus07.timesIdled                    25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads       10957166                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes       5480015                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    98.529013                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits      34941793                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups     35463456                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       914378                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted     73124419                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits       126591                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups       155674                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses        29083                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups      81562677                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS       3961438                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads       126789087                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes      126545637                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       862076                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches         63706182                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events     31393251                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       362451                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts     85772087                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts    330781731                       # Number of instructions committed
system.switch_cpus08.commit.committedOps    405135960                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples    583839233                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.693917                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.001973                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0    494608151     84.72%     84.72% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1     22785821      3.90%     88.62% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2     11849838      2.03%     90.65% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3      5944680      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4      5838080      1.00%     92.67% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5      6156082      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6      1305625      0.22%     93.95% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7      3957705      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8     31393251      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total    583839233                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls      2893514                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts       369739605                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads            95600805                       # Number of loads committed
system.switch_cpus08.commit.membars            501374                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu    228238463     56.34%     56.34% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult     12876787      3.18%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv         1408      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead     95600805     23.60%     83.11% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite     68418497     16.89%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total    405135960                       # Class of committed instruction
system.switch_cpus08.commit.refs            164019302                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts        16365594                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts         330781731                       # Number of Instructions Simulated
system.switch_cpus08.committedOps           405135960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.798792                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.798792                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles    502120501                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred        52325                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved     33333927                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts    498971974                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles       23034828                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles        43767300                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       869649                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts        51465                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles     25214925                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches          81562677                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines        52548806                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles           540790847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes       126241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts            431255640                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles       1843902                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.137078                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles     53294401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches     39029822                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.724790                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples    595007208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.887486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.250698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0      496230412     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1        8254704      1.39%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2       13023289      2.19%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3       10334578      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4        7751298      1.30%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5        7108922      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        6788592      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7        8649282      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8       36866131      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total    595007208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       876081                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches       70090935                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.814277                       # Inst execution rate
system.switch_cpus08.iew.exec_refs          207549091                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores         76293429                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles      30036718                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts    115240704                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       406791                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts        77043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts     83515759                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts    490157795                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts    131255662                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       616933                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts    484501257                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents      1046041                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents    144932600                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       869649                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles    146445882                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked       109696                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads      9173525                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses         1408                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation        12726                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads     22981178                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads     19639866                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores     15097238                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents        12726                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect       616477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect       259604                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers       500551394                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count           460145897                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.538786                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers       269690094                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.773344                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent            460297431                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads      591705744                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes     338283631                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.555929                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.555929                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu    262557241     54.12%     54.12% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult     14727787      3.04%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv         1408      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead    131463581     27.10%     84.26% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite     76368174     15.74%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total    485118191                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt           9856782                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.020318                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        419976      4.26%      4.26% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult        89113      0.90%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead      7518076     76.27%     81.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite      1829617     18.56%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses    475585105                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads   1536509272                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses    443716592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes    550647896                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded        489748450                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued       485118191                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       409345                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined     85021699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued       180738                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        46894                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined     58563519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples    595007208                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.815315                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.680332                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0    429306339     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1     54110867      9.09%     81.25% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2     33498891      5.63%     86.88% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3     21534131      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4     22176540      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5     14460980      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      8411426      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7      4136739      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8      7371295      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total    595007208                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.815314                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses     19389868                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads     38771837                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses     16429305                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes     24543206                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads     22318178                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores     16015527                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads    115240704                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores     83515759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads     586754424                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes      1444120                       # number of misc regfile writes
system.switch_cpus08.numCycles              595007682                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles                792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles     191203338                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps    413171682                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents     20755246                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles       32711024                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents    210156219                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents       180562                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups    801654169                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts    493194489                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands    502790395                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles        58301752                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents     45389845                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       869649                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles    271994172                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps       89618577                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups    608679948                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     39927268                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       427817                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts       139745041                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       413334                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups     13671308                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads         1043351000                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes         992985893                       # The number of ROB writes
system.switch_cpus08.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads       10953061                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes       5478014                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    98.532436                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits      34937914                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups     35458287                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       914977                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted     73111784                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits       126024                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups       164437                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses        38413                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups      81563690                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS       3961496                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads       126789828                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes      126547044                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       862219                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches         63722377                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events     31408609                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       364805                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts     85634783                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts    330843129                       # Number of instructions committed
system.switch_cpus09.commit.committedOps    405205335                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples    583856160                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.694016                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.002270                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0    494635823     84.72%     84.72% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1     22774327      3.90%     88.62% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2     11844176      2.03%     90.65% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3      5940646      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4      5834494      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5      6154145      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6      1304435      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7      3959505      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8     31408609      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total    583856160                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls      2894340                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts       369802463                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads            95605373                       # Number of loads committed
system.switch_cpus09.commit.membars            503578                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu    228294432     56.34%     56.34% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult     12874450      3.18%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv         1386      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead     95605373     23.59%     83.11% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite     68429694     16.89%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total    405205335                       # Class of committed instruction
system.switch_cpus09.commit.refs            164035067                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts        16362549                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts         330843129                       # Number of Instructions Simulated
system.switch_cpus09.committedOps           405205335                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.798458                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.798458                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles    502123122                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred        52787                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved     33324294                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts    498938137                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles       23033814                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles        43782066                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       869813                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts        52555                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles     25198033                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches          81563690                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines        52552391                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles           540784989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes       126636                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus09.fetch.Insts            431232319                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus09.fetch.SquashCycles       1845142                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.137080                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles     53299264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches     39025434                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.724751                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples    595006852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.887443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.250673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0      496243210     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1        8248055      1.39%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2       13010458      2.19%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3       10334404      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4        7773304      1.31%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5        7098903      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        6788108      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7        8637267      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8       36873143      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total    595006852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       876335                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches       70094382                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.814268                       # Inst execution rate
system.switch_cpus09.iew.exec_refs          207534541                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores         76294324                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles      30041211                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts    115209056                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       409547                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts        85300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts     83516888                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts    490089617                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts    131240217                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       623214                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts    484495842                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents      1041285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents    144699588                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       869813                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles    146208729                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked       109139                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads      9176126                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses         1432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation        12649                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads     22992800                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads     19603650                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores     15087166                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents        12649                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect       617390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect       258945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers       500520678                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count           460132604                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.538802                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers       269681492                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.773322                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent            460284339                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads      591693549                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes     338270940                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.556032                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.556032                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu    262575258     54.13%     54.13% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult     14722399      3.03%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv         1386      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead    131449834     27.10%     84.26% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite     76370179     15.74%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total    485119056                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt           9867826                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.020341                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        421393      4.27%      4.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult        89169      0.90%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead      7525702     76.27%     81.44% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite      1831562     18.56%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses    475597617                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads   1536523791                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses    443706039                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes    550439698                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded        489677529                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued       485119056                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       412088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined     84884139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued       181589                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        47283                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined     58452683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples    595006852                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.815317                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.680496                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0    429326339     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1     54094036      9.09%     81.25% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2     33488777      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3     21540392      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4     22192728      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5     14442428      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      8400142      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7      4133694      0.69%     98.76% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8      7388316      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total    595006852                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.815316                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses     19389265                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads     38770588                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses     16426565                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes     24545610                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads     22349113                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores     16071885                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads    115209056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores     83516888                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads     586707621                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes      1453452                       # number of misc regfile writes
system.switch_cpus09.numCycles              595007493                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles                981                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles     191085002                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps    413241488                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents     20612990                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles       32710522                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents    210417565                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents       170983                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups    801533923                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts    493141025                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands    502724070                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles        58303202                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents     45137503                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       869813                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles    271996445                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps       89482440                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups    608598175                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     40041862                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       430323                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts       139712316                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       415945                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups     13670767                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads         1043284588                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes         992832754                       # The number of ROB writes
system.switch_cpus09.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads       10951215                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes       5476972                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    98.563870                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits      34883363                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups     35391633                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       914598                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted     72994378                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits       126603                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups       164711                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses        38108                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups      81434695                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS       3954048                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads       126557838                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes      126310236                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       861595                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches         63600031                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events     31324514                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       366276                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts     85570900                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts    330180668                       # Number of instructions committed
system.switch_cpus10.commit.committedOps    404382899                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples    583863896                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.692598                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.000096                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0    494763839     84.74%     84.74% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1     22759469      3.90%     88.64% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2     11852461      2.03%     90.67% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3      5939551      1.02%     91.68% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4      5822337      1.00%     92.68% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5      6144680      1.05%     93.73% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6      1308320      0.22%     93.96% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7      3948725      0.68%     94.63% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8     31324514      5.37%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total    583863896                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls      2888515                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts       369046686                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads            95398059                       # Number of loads committed
system.switch_cpus10.commit.membars            505816                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu    227853186     56.35%     56.35% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult     12842631      3.18%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv         1412      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead     95398059     23.59%     83.11% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite     68287611     16.89%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total    404382899                       # Class of committed instruction
system.switch_cpus10.commit.refs            163685670                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts        16324806                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts         330180668                       # Number of Instructions Simulated
system.switch_cpus10.committedOps           404382899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.802067                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.802067                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles    502282250                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred        53034                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved     33268083                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts    498025442                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles       23002138                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles        43677071                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       869162                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts        52193                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles     25176583                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches          81434695                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines        52463999                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles           540874473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes       125980                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts            430499324                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles       1844330                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.136863                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles     53210553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches     38964014                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.723519                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples    595007208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.885893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.248919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0      496399716     83.43%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1        8243205      1.39%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2       12995839      2.18%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3       10319012      1.73%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4        7752903      1.30%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5        7093657      1.19%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        6779776      1.14%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7        8622675      1.45%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8       36800425      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total    595007208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       876071                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches       69969059                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.812733                       # Inst execution rate
system.switch_cpus10.iew.exec_refs          207121002                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores         76145289                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles      30103826                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts    114987333                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       411265                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts        78437                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts     83358118                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts    489204106                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts    130975713                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       621563                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts    483582207                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents      1043468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents    144780987                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       869162                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles    146294352                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked       109600                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads      9157457                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses         1386                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation        12705                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads     22936633                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads     19589250                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores     15070493                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents        12705                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect       615188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect       260883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers       499488575                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count           459270440                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.538832                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers       269140427                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.771873                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent            459421926                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads      590556980                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes     337635460                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.554918                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.554918                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu    262109502     54.13%     54.13% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult     14686893      3.03%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv         1412      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead    131184928     27.09%     84.26% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite     76221039     15.74%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total    484203774                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt           9842012                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.020326                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        423450      4.30%      4.30% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult        88399      0.90%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead      7499561     76.20%     81.40% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite      1830602     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses    474700306                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads   1534754431                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses    442881698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes    549540547                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded        488790334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued       484203774                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       413772                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined     84821111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued       180588                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        47496                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined     58410873                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples    595007208                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.813778                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.678771                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0    429542460     72.19%     72.19% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1     54073722      9.09%     81.28% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2     33448972      5.62%     86.90% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3     21523158      3.62%     90.52% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4     22129513      3.72%     94.24% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5     14423790      2.42%     96.66% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      8385561      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7      4127990      0.69%     98.76% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8      7352042      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total    595007208                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.813777                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses     19345480                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads     38682921                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses     16388742                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes     24496276                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads     22244386                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores     16025315                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads    114987333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores     83358118                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads     585536034                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes      1459310                       # number of misc regfile writes
system.switch_cpus10.numCycles              595007693                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles                780                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles     191280632                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps    412408130                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents     20668316                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles       32663139                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents    209931937                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents       171407                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups    800072990                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts    492251363                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands    501822047                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles        58189782                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents     45166117                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       869162                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles    271540544                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps       89413804                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups    607483019                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     40463943                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       432168                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts       139559741                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       417656                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups     13642682                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads         1042490360                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes         991052734                       # The number of ROB writes
system.switch_cpus10.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads       10925978                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes       5464428                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    98.470488                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits      34941259                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups     35483991                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       915048                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted     73128689                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits       124337                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups       169505                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses        45168                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups      81577286                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS       3960875                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads       126767883                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes      126529911                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       862337                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches         63697531                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events     31376530                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       361128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts     85778996                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts    330730688                       # Number of instructions committed
system.switch_cpus11.commit.committedOps    405076059                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples    583839012                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.693815                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.001646                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0    494590805     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1     22792673      3.90%     88.62% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2     11871287      2.03%     90.65% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3      5950889      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4      5834641      1.00%     92.67% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5      6153687      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6      1310594      0.22%     93.95% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7      3957906      0.68%     94.63% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8     31376530      5.37%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total    583839012                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls      2892912                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts       369685952                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads            95594630                       # Number of loads committed
system.switch_cpus11.commit.membars            498396                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu    228194433     56.33%     56.33% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult     12880030      3.18%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv         1440      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead     95594630     23.60%     83.11% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite     68405526     16.89%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total    405076059                       # Class of committed instruction
system.switch_cpus11.commit.refs            164000156                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts        16364556                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts         330730688                       # Number of Instructions Simulated
system.switch_cpus11.committedOps           405076059                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.799069                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.799069                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles    502091329                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred        52732                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved     33327621                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts    498921482                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles       23053248                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles        43806937                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       869840                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts        50973                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles     25185287                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches          81577286                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines        52542660                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles           540795583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes       126389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts            431277273                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles       1845102                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.137103                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles     53288493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches     39026471                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.724827                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples    595006643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.887480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.250819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0      496246447     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1        8250679      1.39%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2       13013257      2.19%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3       10329109      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4        7758736      1.30%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5        7097297      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        6789795      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7        8638811      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8       36882512      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total    595006643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       876649                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches       70077970                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.814097                       # Inst execution rate
system.switch_cpus11.iew.exec_refs          207492534                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores         76274983                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles      30110792                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts    115240705                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       405647                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts        80218                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts     83494167                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts    490107855                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts    131217551                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       618623                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts    484393529                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents      1048377                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents    144734339                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       869840                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles    146244191                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked       111155                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads      9173771                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses         1413                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation        12602                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads     22954734                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads     19646061                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores     15088622                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents        12602                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect       616470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect       260179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers       500468937                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count           460060326                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.538802                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers       269653664                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.773201                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent            460211869                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads      591583929                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes     338226206                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.555843                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.555843                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu    262501771     54.12%     54.12% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult     14730957      3.04%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv         1440      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead    131426691     27.10%     84.26% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite     76351293     15.74%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total    485012152                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt           9847677                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.020304                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        424820      4.31%      4.31% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult        89649      0.91%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead      7508178     76.24%     81.47% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite      1825030     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses    475468669                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads   1536283784                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses    443632230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes    550601270                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded        489699572                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued       485012152                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       408283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined     85031730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued       178962                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        47155                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined     58616913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples    595006643                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.815137                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.680255                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0    429368921     72.16%     72.16% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1     54069723      9.09%     81.25% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2     33477391      5.63%     86.88% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3     21541201      3.62%     90.50% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4     22178232      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5     14449083      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      8414986      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7      4141063      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8      7366043      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total    595006643                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.815136                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses     19391160                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads     38773802                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses     16428096                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes     24549800                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads     22330278                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores     15976116                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads    115240705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores     83494167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads     586655925                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes      1438466                       # number of misc regfile writes
system.switch_cpus11.numCycles              595007291                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               1183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles     190844592                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps    413113007                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents     20688887                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles       32711056                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents    210087295                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents       178740                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups    801551654                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts    493136891                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands    502750071                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles        58329752                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents     45985830                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       869840                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles    272501420                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps       89637001                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups    608585068                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     39749981                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       426185                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts       139541758                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       411987                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups     13672385                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads         1043314664                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes         992879520                       # The number of ROB writes
system.switch_cpus11.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads       10952274                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes       5477557                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    98.488734                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits      34958787                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups     35495214                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       914241                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted     73147389                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits       126952                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups       168426                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses        41474                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups      81614285                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS       3962181                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads       126916890                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes      126669759                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       860901                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches         63824245                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events     31483338                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       368233                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts     85322446                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts    331395071                       # Number of instructions committed
system.switch_cpus12.commit.committedOps    405882621                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples    583893613                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.695131                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.004057                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0    494578230     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1     22786019      3.90%     88.61% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2     11846153      2.03%     90.63% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3      5927333      1.02%     91.65% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4      5842612      1.00%     92.65% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5      6159817      1.05%     93.71% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6      1304717      0.22%     93.93% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7      3965394      0.68%     94.61% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8     31483338      5.39%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total    583893613                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls      2899646                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts       370422699                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads            95750784                       # Number of loads committed
system.switch_cpus12.commit.membars            509694                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu    228689090     56.34%     56.34% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult     12884499      3.17%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv         1416      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead     95750784     23.59%     83.11% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite     68556832     16.89%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total    405882621                       # Class of committed instruction
system.switch_cpus12.commit.refs            164307616                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts        16388946                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts         331395071                       # Number of Instructions Simulated
system.switch_cpus12.committedOps           405882621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.795456                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.795456                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles    502098521                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred        53362                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved     33349318                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts    499275483                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles       23022831                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles        43777749                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       868487                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts        52465                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles     25236777                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches          81614285                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines        52593694                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles           540742386                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes       125837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts            431472136                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles       1843654                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.137166                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles     53340112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches     39047920                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.725157                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples    595004374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.887924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.251157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0      496176817     83.39%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1        8255738      1.39%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2       13028783      2.19%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3       10342927      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4        7777013      1.31%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5        7105183      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        6781466      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7        8638017      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8       36898430      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total    595004374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       875173                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches       70170247                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.815118                       # Inst execution rate
system.switch_cpus12.iew.exec_refs          207769852                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores         76390954                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles      30106072                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts    115280045                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       413892                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts        86019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts     83590426                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts    490464935                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts    131378898                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       622719                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts    484999623                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents      1035853                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents    144215081                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       868487                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles    145723223                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked       110140                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads      9189277                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses         1495                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation        12716                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads     23036843                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads     19529228                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores     15033566                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents        12716                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect       615346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect       259827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers       500998815                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count           460589771                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.538759                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers       269917539                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.774094                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent            460741630                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads      592293569                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes     338575279                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.556962                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.556962                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu    262843774     54.13%     54.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult     14721835      3.03%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv         1416      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead    131588329     27.10%     84.25% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite     76466988     15.75%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total    485622342                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt           9874556                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.020334                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        419212      4.25%      4.25% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult        89196      0.90%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead      7533954     76.30%     81.45% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite      1832194     18.55%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses    476077800                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads   1537472789                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses    444138312                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes    550515721                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded        490048418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued       485622342                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       416517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined     84582171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued       178911                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        48284                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined     58287233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples    595004374                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.816166                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.681335                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0    429161297     72.13%     72.13% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1     54151932      9.10%     81.23% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2     33530168      5.64%     86.86% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3     21549137      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4     22193027      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5     14474542      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      8402233      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7      4131857      0.69%     98.75% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8      7410181      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total    595004374                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.816165                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses     19419098                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads     38829736                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses     16451459                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes     24542987                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads     22386399                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores     16094857                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads    115280045                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores     83590426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads     587350710                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes      1467047                       # number of misc regfile writes
system.switch_cpus12.numCycles              595005193                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles               3281                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles     190475610                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps    413917333                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents     20730861                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles       32717543                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents    210748595                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents       171195                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups    802094944                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts    493504197                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands    503088175                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles        58318440                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents     45274134                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       868487                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles    272527982                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps       89170699                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups    609031152                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     40096303                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       434791                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts       139904154                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       420270                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups     13677949                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads         1043612365                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes         993522744                       # The number of ROB writes
system.switch_cpus12.timesIdled                    44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads       10967798                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes       5485491                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    98.561843                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits      34967479                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups     35477704                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       915121                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted     73184348                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits       125626                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups       157844                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses        32218                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups      81625858                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS       3964322                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads       126871773                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes      126628368                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       862799                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches         63756723                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events     31433704                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       359992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts     85757158                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts    331038718                       # Number of instructions committed
system.switch_cpus13.commit.committedOps    405456051                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples    583839055                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.694465                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.002965                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0    494584009     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1     22774698      3.90%     88.61% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2     11846988      2.03%     90.64% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3      5938376      1.02%     91.66% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4      5837047      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5      6156285      1.05%     93.71% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6      1302632      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7      3965316      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8     31433704      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total    583839055                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls      2895676                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts       370031586                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads            95688568                       # Number of loads committed
system.switch_cpus13.commit.membars            496712                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu    228404267     56.33%     56.33% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult     12895154      3.18%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv         1346      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead     95688568     23.60%     83.11% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite     68466716     16.89%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total    405456051                       # Class of committed instruction
system.switch_cpus13.commit.refs            164155284                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts        16380225                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts         331038718                       # Number of Instructions Simulated
system.switch_cpus13.committedOps           405456051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.797389                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.797389                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles    502084050                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred        52339                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved     33349837                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts    499292592                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles       23032372                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles        43791719                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       870288                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts        50256                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles     25226392                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches          81625858                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines        52573158                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles           540762399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes       125824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.Insts            431561186                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.SquashCycles       1845220                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.137185                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles     53319816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches     39057427                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.725307                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples    595004825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.888135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.251455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0      496172715     83.39%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1        8244489      1.39%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2       13027060      2.19%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3       10342412      1.74%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4        7770652      1.31%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5        7099664      1.19%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        6797985      1.14%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7        8648967      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8       36900881      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total    595004825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       876848                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches       70130873                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.814811                       # Inst execution rate
system.switch_cpus13.iew.exec_refs          207703208                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores         76335636                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles      30159960                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts    115322955                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       404192                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts        79833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts     83564446                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts    490461177                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts    131367572                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       617644                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts    484816791                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents      1035798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents    144605244                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       870288                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles    146106764                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked       110722                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads      9184174                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses         1352                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation        12622                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads     23017342                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads     19634354                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores     15097706                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents        12622                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect       618332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect       258516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers       500937413                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count           460419579                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.538782                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers       269895989                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.773808                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent            460570579                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads      592093760                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes     338490863                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.556363                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.556363                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu    262702794     54.12%     54.12% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult     14743782      3.04%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv         1346      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead    131576146     27.10%     84.26% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite     76410367     15.74%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total    485434435                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt           9862403                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.020317                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        416775      4.23%      4.23% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult        89273      0.91%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead      7526145     76.31%     81.44% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite      1830210     18.56%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses    475891000                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads   1537114095                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses    443975795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes    550908294                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded        490054540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued       485434435                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       406637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined     85004987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued       181360                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        46645                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined     58618072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples    595004825                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.815850                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.680992                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0    429220870     72.14%     72.14% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1     54136690      9.10%     81.24% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2     33502651      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3     21554151      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4     22181091      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5     14479447      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      8399226      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7      4132557      0.69%     98.76% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8      7398142      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total    595004825                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.815849                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses     19405838                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads     38803363                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses     16443784                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes     24569359                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads     22327867                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores     16081478                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads    115322955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores     83564446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads     587124872                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes      1434274                       # number of misc regfile writes
system.switch_cpus13.numCycles              595005245                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles               3229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles     190685998                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps    413506080                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents     20638193                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles       32718759                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents    210442741                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents       168386                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups    802180578                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts    493502904                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands    503120028                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles        58332290                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents     45734361                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       870288                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles    272638002                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps       89613809                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups    609060463                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     39759483                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       425069                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts       139836952                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       410548                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups     13684285                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads         1043615542                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes         993594081                       # The number of ROB writes
system.switch_cpus13.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads       10962691                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes       5482936                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    98.506516                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits      34930588                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups     35460180                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       913266                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted     73100498                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits       124275                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups       163425                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses        39150                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups      81542513                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS       3962225                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads       126781125                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes      126543117                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       860867                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches         63704919                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events     31420718                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       358641                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts     85718312                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts    330787560                       # Number of instructions committed
system.switch_cpus14.commit.committedOps    405159775                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples    583844851                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.693951                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.002392                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0    494667502     84.73%     84.73% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1     22750115      3.90%     88.62% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2     11827470      2.03%     90.65% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3      5941563      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4      5833897      1.00%     92.67% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5      6152075      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6      1292253      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7      3959258      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8     31420718      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total    583844851                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls      2893913                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts       369765789                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads            95621876                       # Number of loads committed
system.switch_cpus14.commit.membars            494341                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu    228227579     56.33%     56.33% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult     12885861      3.18%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv         1342      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead     95621876     23.60%     83.11% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite     68423117     16.89%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total    405159775                       # Class of committed instruction
system.switch_cpus14.commit.refs            164044993                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts        16371447                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts         330787560                       # Number of Instructions Simulated
system.switch_cpus14.committedOps           405159775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.798754                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.798754                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles    502143220                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred        52421                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved     33323254                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts    498938971                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles       23018711                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles        43762076                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       868391                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts        51335                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles     25212377                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches          81542513                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines        52539110                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles           540800023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes       126320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts            431185895                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles       1841580                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.137045                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles     53283893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches     39017088                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.724675                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples    595004776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.887391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.250679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0      496252283     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1        8243038      1.39%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2       13020609      2.19%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3       10328172      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4        7760623      1.30%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5        7100456      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        6781301      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7        8645638      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8       36872656      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total    595004776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       874850                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches       70081556                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.814256                       # Inst execution rate
system.switch_cpus14.iew.exec_refs          207564072                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores         76288919                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles      30039919                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts    115252852                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       402849                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts        80153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts     83514273                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts    490127437                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts    131275153                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       618147                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts    484486804                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents      1039084                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents    144981249                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       868391                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles    146489157                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked       109280                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads      9177766                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses         1417                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation        12672                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads     22994098                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads     19630943                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores     15091128                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents        12672                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect       615614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect       259236                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers       500563982                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count           460119040                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.538798                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers       269703067                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.773302                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent            460270952                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads      591699998                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes     338270390                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.555940                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.555940                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu    262521205     54.12%     54.12% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult     14735112      3.04%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv         1342      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead    131482993     27.10%     84.26% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite     76364299     15.74%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total    485104951                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt           9856951                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.020319                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        417487      4.24%      4.24% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult        88919      0.90%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead      7523487     76.33%     81.46% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite      1827058     18.54%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses    475565178                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads   1536468166                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses    443684277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes    550548185                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded        489722057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued       485104951                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       405380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined     84967519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued       182168                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        46739                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined     58562223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples    595004776                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.815296                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.680370                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0    429313647     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1     54099532      9.09%     81.25% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2     33504627      5.63%     86.88% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3     21536786      3.62%     90.50% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4     22170361      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5     14469330      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      8399201      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7      4127829      0.69%     98.76% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8      7383463      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total    595004776                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.815295                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses     19396724                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads     38785631                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses     16434763                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes     24558316                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads     22303018                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores     16005039                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads    115252852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores     83514273                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads     586779339                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes      1428985                       # number of misc regfile writes
system.switch_cpus14.numCycles              595005529                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles               2944                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles     191464953                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps    413197226                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents     20601172                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles       32696555                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents    209803331                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents       185867                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups    801629045                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts    493166117                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands    502761286                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles        58289474                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents     45626988                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       868391                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles    271864545                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps       89563917                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups    608651585                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     39820857                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       423146                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts       139738926                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       409162                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups     13678444                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads         1043299334                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes         992917928                       # The number of ROB writes
system.switch_cpus14.timesIdled                    32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads       10956719                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes       5479738                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    98.450285                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits      34961298                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups     35511627                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       917169                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted     73161351                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits       125918                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups       171712                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses        45794                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups      81630769                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS       3963677                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads       126853860                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes      126605019                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       863936                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches         63741199                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events     31419194                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       368358                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts     85834593                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts    330899507                       # Number of instructions committed
system.switch_cpus15.commit.committedOps    405251704                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples    583830368                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.694126                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.002497                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0    494605782     84.72%     84.72% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1     22775409      3.90%     88.62% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2     11844821      2.03%     90.65% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3      5944817      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4      5829023      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5      6152098      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6      1292500      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7      3966724      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8     31419194      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total    583830368                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls      2894457                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts       369837290                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads            95599432                       # Number of loads committed
system.switch_cpus15.commit.membars            509653                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu    228352455     56.35%     56.35% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult     12870228      3.18%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv         1418      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead     95599432     23.59%     83.11% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite     68428171     16.89%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total    405251704                       # Class of committed instruction
system.switch_cpus15.commit.refs            164027603                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts        16355577                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts         330899507                       # Number of Instructions Simulated
system.switch_cpus15.committedOps           405251704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.798153                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.798153                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles    502111401                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred        53251                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved     33348940                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts    499189062                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles       23023768                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles        43760344                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       871468                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts        52446                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles     25240187                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches          81630769                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines        52589182                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles           540745782                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes       127528                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.Insts            431535063                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.SquashCycles       1849402                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.137193                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles     53336689                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches     39050893                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.725260                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples    595007172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.887973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.251187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0      496171854     83.39%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1        8272423      1.39%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2       13013831      2.19%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3       10341904      1.74%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4        7758735      1.30%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5        7112968      1.20%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        6803632      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7        8651541      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8       36880284      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total    595007172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       878041                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches       70133780                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.814553                       # Inst execution rate
system.switch_cpus15.iew.exec_refs          207579019                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores         76298700                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles      30143894                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts    115251570                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       413350                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts        79668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts     83526635                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts    490335806                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts    131280319                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       622297                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts    484665132                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents      1044044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents    144526698                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       871468                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles    146037234                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked       109637                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads      9172176                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses         1387                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation        12750                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads     23006353                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads     19652105                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores     15098440                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents        12750                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect       617306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect       260735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers       500732639                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count           460288344                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.538750                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers       269769859                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.773584                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent            460440205                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads      591864832                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes     338384479                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.556126                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.556126                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu    262699541     54.13%     54.13% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult     14722401      3.03%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv         1418      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead    131489362     27.10%     84.26% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite     76374707     15.74%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total    485287429                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt           9869560                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.020338                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        422678      4.28%      4.28% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult        89594      0.91%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead      7527637     76.27%     81.46% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite      1829651     18.54%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses    475774170                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads   1536875198                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses    443868363                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes    550897078                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded        489919799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued       485287429                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       416007                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined     85083963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued       181239                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        47649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined     58610276                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples    595007172                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.815599                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.680643                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0    429274745     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1     54115254      9.09%     81.24% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2     33468662      5.62%     86.87% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3     21565898      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4     22190239      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5     14470282      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      8407794      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7      4136357      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8      7377941      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total    595007172                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.815598                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses     19382819                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads     38757631                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses     16419981                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes     24534267                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads     22305163                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores     16077020                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads    115251570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores     83526635                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads     586774449                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes      1467664                       # number of misc regfile writes
system.switch_cpus15.numCycles              595007801                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles                673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles     190960484                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps    413297949                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents     20698818                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles       32719743                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents    210503921                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents       176138                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups    801896574                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts    493394565                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands    503009771                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles        58299483                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents     44752467                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       871468                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles    271751898                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps       89711683                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups    608875737                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     40404092                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       434110                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts       139976321                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       419683                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups     13665622                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads         1043494429                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes         993351238                       # The number of ROB writes
system.switch_cpus15.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads       10946813                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes       5474837                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    98.536717                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits      34873907                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups     35391789                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       912582                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted     72967083                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits       124847                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups       159786                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses        34939                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups      81392495                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS       3953229                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads       126549570                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes      126306951                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       860367                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches         63606276                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events     31360294                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       361132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts     85371010                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts    330274852                       # Number of instructions committed
system.switch_cpus16.commit.committedOps    404518254                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples    583888961                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.692800                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.000818                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0    494833197     84.75%     84.75% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1     22726960      3.89%     88.64% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2     11822811      2.02%     90.67% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3      5926088      1.01%     91.68% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4      5823573      1.00%     92.68% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5      6140853      1.05%     93.73% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6      1299796      0.22%     93.95% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7      3955389      0.68%     94.63% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8     31360294      5.37%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total    583888961                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls      2889020                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts       369176749                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads            95457970                       # Number of loads committed
system.switch_cpus16.commit.membars            500332                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu    227885448     56.34%     56.34% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult     12856465      3.18%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv         1428      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead     95457970     23.60%     83.11% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite     68316943     16.89%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total    404518254                       # Class of committed instruction
system.switch_cpus16.commit.refs            163774913                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts        16342560                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts         330274852                       # Number of Instructions Simulated
system.switch_cpus16.committedOps           404518254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.801554                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.801554                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles    502323070                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred        52242                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved     33261111                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts    497958944                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles       22974043                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles        43686030                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       867921                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts        51900                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles     25156381                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches          81392495                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines        52443288                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles           540900127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes       126720                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts            430380454                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles       1840272                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.136792                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles     53187175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches     38951983                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.723319                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples    595007454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.885706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.248827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0      496438830     83.43%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1        8233314      1.38%     84.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2       12984345      2.18%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3       10311578      1.73%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4        7755315      1.30%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5        7082229      1.19%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        6777552      1.14%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7        8627284      1.45%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8       36797007      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total    595007454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       874471                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches       69952209                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.812755                       # Inst execution rate
system.switch_cpus16.iew.exec_refs          207190010                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores         76157966                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles      30135942                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts    115008020                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       405414                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts        78341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts     83358687                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts    489140332                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts    131032044                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       622733                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts    483595557                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents      1042939                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents    144411046                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       867921                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles    145923013                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked       113173                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads      9160695                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses         1334                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation        12621                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads     22963870                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads     19550028                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores     15041725                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents        12621                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect       615574                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect       258897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers       499606302                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count           459256364                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.538800                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers       269187669                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.771849                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent            459406773                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads      590603670                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes     337614551                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.555076                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.555076                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu    262043851     54.12%     54.12% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult     14698677      3.04%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv         1428      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead    131242014     27.10%     84.26% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite     76232320     15.74%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total    484218290                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt           9846058                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.020334                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        419947      4.27%      4.27% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult        88873      0.90%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead      7511816     76.29%     81.46% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite      1825422     18.54%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses    474699659                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads   1534752976                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses    442849710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes    549267328                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded        488732344                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued       484218290                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       407988                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined     84621955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued       184408                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        46855                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined     58309720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples    595007454                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.813802                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.679188                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0    429611832     72.20%     72.20% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1     54015858      9.08%     81.28% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2     33428799      5.62%     86.90% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3     21499554      3.61%     90.51% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4     22156236      3.72%     94.24% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5     14416961      2.42%     96.66% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      8383250      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7      4122789      0.69%     98.76% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8      7372175      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total    595007454                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.813801                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses     19364689                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads     38721524                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses     16406654                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes     24506474                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads     22320998                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores     15991809                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads    115008020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores     83358687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads     585692585                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes      1438858                       # number of misc regfile writes
system.switch_cpus16.numCycles              595008050                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles                424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles     190849817                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps    412538120                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents     20607691                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles       32633445                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents    210088394                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents       181521                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups    800027288                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts    492183879                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands    501747919                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles        58182964                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents     45409940                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       867921                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles    271926974                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps       89209665                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups    607432361                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     40546324                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       425961                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts       139463505                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       411689                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups     13652129                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads         1042414850                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes         990898860                       # The number of ROB writes
system.switch_cpus16.timesIdled                    21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads       10937935                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes       5470338                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       824230                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3498373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6861817                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6842707                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7686047                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          125669943                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           16                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     33225949                       # Transaction distribution
system.membus.trans_dist::CleanEvict        120971375                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           593578                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         391053                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          726748                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         3842                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         3842                       # Transaction distribution
system.membus.trans_dist::ReadExReq          29847845                       # Transaction distribution
system.membus.trans_dist::ReadExResp         29847842                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     125669061                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            17                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4960915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4822769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9783684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls0.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls0.port     16954209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls1.port     11480245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total     28434454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port     15299597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port     13114463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     28414060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port     15272132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port     13106933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     28379065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port     15283098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port     13116777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     28399875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port     16950996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port     11466866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     28417862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port     17118364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port     11323652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     28442016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port     17148148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port     11350108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     28498256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port     15455636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port     12960430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     28416066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port     15290677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port     13125827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     28416504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port     15296251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port     13124786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     28421037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port     16948949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port     11479202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     28428151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port     17113279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port     11342948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     28456227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port     17111494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port     11324931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     28436425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port     15433823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port     12945183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     28379006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port     15291109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port     13139636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     28430745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port     15252248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port     13108413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     28360661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              464515916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    241825920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    233397760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    475223680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls0.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls0.port    880186752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls1.port    586977280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total   1467164032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    742721280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    723681664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total   1466402944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    741719808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    722855040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total   1464574848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    742063232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    723248000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total   1465311232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    880053888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    586452480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total   1466506368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    894626304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    573411840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total   1468038144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    896285056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    574619904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total   1470904960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    756990208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    709394944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total   1466385152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    742370048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    723864704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total   1466234752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    742772480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    724114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total   1466887168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    879849216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    587196160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total   1467045376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    894222592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    574242176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total   1468464768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    894157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    573089024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total   1467246464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    755640320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    708400000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total   1464040320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    742314368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    724541824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total   1466856192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    740410880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    723080064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total   1463490944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             23940893952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          2436106                       # Total snoops (count)
system.membus.snoopTraffic                  218797824                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         157043901                       # Request fanout histogram
system.membus.snoop_fanout::mean             4.246857                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.411258                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                64312997     40.95%     40.95% # Request fanout histogram
system.membus.snoop_fanout::1                17615697     11.22%     52.17% # Request fanout histogram
system.membus.snoop_fanout::2                10626540      6.77%     58.94% # Request fanout histogram
system.membus.snoop_fanout::3                 7015340      4.47%     63.40% # Request fanout histogram
system.membus.snoop_fanout::4                 4898675      3.12%     66.52% # Request fanout histogram
system.membus.snoop_fanout::5                 3789498      2.41%     68.94% # Request fanout histogram
system.membus.snoop_fanout::6                 3326479      2.12%     71.05% # Request fanout histogram
system.membus.snoop_fanout::7                 3225756      2.05%     73.11% # Request fanout histogram
system.membus.snoop_fanout::8                 3295590      2.10%     75.21% # Request fanout histogram
system.membus.snoop_fanout::9                 3395730      2.16%     77.37% # Request fanout histogram
system.membus.snoop_fanout::10                3518032      2.24%     79.61% # Request fanout histogram
system.membus.snoop_fanout::11                3905102      2.49%     82.10% # Request fanout histogram
system.membus.snoop_fanout::12                5040273      3.21%     85.30% # Request fanout histogram
system.membus.snoop_fanout::13                7106722      4.53%     89.83% # Request fanout histogram
system.membus.snoop_fanout::14                8672256      5.52%     95.35% # Request fanout histogram
system.membus.snoop_fanout::15                6455319      4.11%     99.46% # Request fanout histogram
system.membus.snoop_fanout::16                  19571      0.01%     99.48% # Request fanout histogram
system.membus.snoop_fanout::17                    517      0.00%     99.48% # Request fanout histogram
system.membus.snoop_fanout::18                   2566      0.00%     99.48% # Request fanout histogram
system.membus.snoop_fanout::19                  10440      0.01%     99.48% # Request fanout histogram
system.membus.snoop_fanout::20                  30628      0.02%     99.50% # Request fanout histogram
system.membus.snoop_fanout::21                  68516      0.04%     99.55% # Request fanout histogram
system.membus.snoop_fanout::22                 118081      0.08%     99.62% # Request fanout histogram
system.membus.snoop_fanout::23                 159625      0.10%     99.72% # Request fanout histogram
system.membus.snoop_fanout::24                 165943      0.11%     99.83% # Request fanout histogram
system.membus.snoop_fanout::25                 134161      0.09%     99.91% # Request fanout histogram
system.membus.snoop_fanout::26                  82171      0.05%     99.97% # Request fanout histogram
system.membus.snoop_fanout::27                  37532      0.02%     99.99% # Request fanout histogram
system.membus.snoop_fanout::28                  11746      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                   2202      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                    196      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              30                       # Request fanout histogram
system.membus.snoop_fanout::total           157043901                       # Request fanout histogram
system.membus.respLayer19.occupancy       89637284282                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer18.occupancy            515652                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            505863                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       89524008010                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer10.occupancy            571024                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       89586189836                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer14.occupancy            466072                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy       89641413079                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer34.occupancy            544012                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy       89634468021                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer30.occupancy            558895                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy       89529498859                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer54.occupancy            607217                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            510955                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy       89653467722                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer38.occupancy            559197                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy       89468702605                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        365764372761                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              34.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        323005179944                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              30.4                       # Layer utilization (%)
system.membus.respLayer51.occupancy       89700460868                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer59.occupancy       89691342880                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer26.occupancy            530764                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy       89892431573                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.5                       # Layer utilization (%)
system.membus.respLayer22.occupancy            501999                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       89706876630                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer42.occupancy            541723                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            584143                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy       89668840636                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer7.occupancy        89603469701                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy             571632                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        31857090243                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        89693629715                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy             523931                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            558267                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy       89774347470                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.4                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   117861.400000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  136718.419866                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value        12758                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       385826                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  937313098109                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      1767921                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    334359431                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     52539040                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      386898471                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    334359431                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     52539040                       # number of overall hits
system.cpu14.icache.overall_hits::total     386898471                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          185                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           70                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          255                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          185                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           70                       # number of overall misses
system.cpu14.icache.overall_misses::total          255                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst     13036014                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     13036014                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst     13036014                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     13036014                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    334359616                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     52539110                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    386898726                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    334359616                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     52539110                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    386898726                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 186228.771429                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 51121.623529                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 186228.771429                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 51121.623529                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          203                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs    50.750000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            6                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            6                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           64                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           64                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst     11257214                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     11257214                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst     11257214                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     11257214                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 175893.968750                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 175893.968750                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 175893.968750                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 175893.968750                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    334359431                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     52539040                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     386898471                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          185                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           70                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          255                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst     13036014                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     13036014                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    334359616                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     52539110                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    386898726                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 186228.771429                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 51121.623529                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            6                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           64                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst     11257214                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     11257214                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 175893.968750                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 175893.968750                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         198.409328                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         386898720                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             249                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1553810.120482                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206965085902                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   165.344588                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst    33.064740                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.264975                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.052988                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.317964                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.399038                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     15089050563                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    15089050563                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    153879898                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data    146591890                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      300471788                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    153879898                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data    146591890                       # number of overall hits
system.cpu14.dcache.overall_hits::total     300471788                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      9680512                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data     19946306                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     29626818                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      9680512                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data     19946306                       # number of overall misses
system.cpu14.dcache.overall_misses::total     29626818                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 2115265157038                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 2115265157038                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 2115265157038                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 2115265157038                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    163560410                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data    166538196                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    330098606                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    163560410                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data    166538196                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    330098606                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.059186                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.119770                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.089751                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.059186                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.119770                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.089751                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 106047.964823                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 71396.974087                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 106047.964823                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 71396.974087                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      3126827                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets        24392                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          153979                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           717                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    20.306841                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    34.019526                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      4215067                       # number of writebacks
system.cpu14.dcache.writebacks::total         4215067                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data     10442558                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total     10442558                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data     10442558                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total     10442558                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      9503748                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      9503748                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      9503748                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      9503748                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 1122561919607                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 1122561919607                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 1122561919607                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 1122561919607                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.057066                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.028791                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.057066                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.028791                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 118117.812005                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 118117.812005                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 118117.812005                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 118117.812005                       # average overall mshr miss latency
system.cpu14.dcache.replacements             19047604                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     87065692                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     84587210                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     171652902                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      7978726                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data     13884382                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     21863108                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 1714987922852                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 1714987922852                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     95044418                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     98471592                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    193516010                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.083947                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.140999                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.112978                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 123519.211936                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 78442.091712                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data      6206526                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total      6206526                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      7677856                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      7677856                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 998958466290                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 998958466290                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.077970                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.039676                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 130109.039072                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 130109.039072                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66814206                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     62004680                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    128818886                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data      1701786                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data      6061924                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      7763710                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data 400277234186                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total 400277234186                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     68515992                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     68066604                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    136582596                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.024838                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.089059                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.056843                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 66031.384456                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 51557.468554                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data      4236032                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total      4236032                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data      1825892                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total      1825892                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data 123603453317                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total 123603453317                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.026825                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.013368                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 67694.832617                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 67694.832617                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       547444                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       358280                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       905724                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         4036                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        37569                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        41605                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   2409426044                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   2409426044                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       551480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       395849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       947329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.007318                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.094907                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.043918                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 64133.355799                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 57911.934719                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        26082                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        26082                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data        11487                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total        11487                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    687032058                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    687032058                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.029019                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.012126                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 59809.528859                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59809.528859                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       535751                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       331111                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       866862                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        15214                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        23648                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        38862                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    334950012                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    334950012                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       550965                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       354759                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       905724                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.027613                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.066659                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.042907                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 14163.989005                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  8618.959704                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        14825                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        14825                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    266180492                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    266180492                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.041789                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.016368                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17954.839258                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17954.839258                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data      3159434                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total      3159434                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data      2806906                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total      2806906                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          56.840634                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         321495562                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        19166320                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           16.773985                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206965098404                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    23.043212                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    33.797421                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.360050                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.528085                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.888135                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       351117979                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      351117979                       # Number of data accesses
system.cpu15.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   198771.266667                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  234742.488468                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         8667                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       707055                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  937311884461                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      2981569                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    334325718                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     52589114                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      386914832                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    334325718                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     52589114                       # number of overall hits
system.cpu15.icache.overall_hits::total     386914832                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          185                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           68                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          253                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          185                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           68                       # number of overall misses
system.cpu15.icache.overall_misses::total          253                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      9899798                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      9899798                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      9899798                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      9899798                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    334325903                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     52589182                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    386915085                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    334325903                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     52589182                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    386915085                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 145585.264706                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 39129.636364                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 145585.264706                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 39129.636364                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            6                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            6                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           62                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           62                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      9018478                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      9018478                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      9018478                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      9018478                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 145459.322581                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 145459.322581                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 145459.322581                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 145459.322581                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    334325718                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     52589114                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     386914832                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          185                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           68                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      9899798                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      9899798                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    334325903                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     52589182                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    386915085                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 145585.264706                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 39129.636364                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            6                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           62                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      9018478                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      9018478                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 145459.322581                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 145459.322581                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         197.650485                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         386915079                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             247                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1566457.809717                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206967046930                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   165.345075                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst    32.305409                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.264976                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.051771                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.316748                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.395833                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     15089688562                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    15089688562                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    153955186                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data    146547066                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      300502252                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    153955186                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data    146547066                       # number of overall hits
system.cpu15.dcache.overall_hits::total     300502252                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      9676816                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data     19977265                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     29654081                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      9676816                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data     19977265                       # number of overall misses
system.cpu15.dcache.overall_misses::total     29654081                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 2103541016530                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 2103541016530                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 2103541016530                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 2103541016530                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    163632002                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data    166524331                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    330156333                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    163632002                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data    166524331                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    330156333                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.059138                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.119966                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.089818                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.059138                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.119966                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.089818                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 105296.746904                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 70935.970551                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 105296.746904                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 70935.970551                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      3134923                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets        17503                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          154968                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           616                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.229486                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    28.413961                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      4219915                       # number of writebacks
system.cpu15.dcache.writebacks::total         4219915                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data     10455266                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total     10455266                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data     10455266                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total     10455266                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      9521999                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      9521999                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      9521999                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      9521999                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 1120773325107                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 1120773325107                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 1120773325107                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 1120773325107                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.057181                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.028841                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.057181                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.028841                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 117703.575174                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 117703.575174                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 117703.575174                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 117703.575174                       # average overall mshr miss latency
system.cpu15.dcache.replacements             19063467                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     87130448                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     84542819                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     171673267                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      7975225                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data     13919470                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     21894695                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 1715801582616                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 1715801582616                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     95105673                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     98462289                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    193567962                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.083856                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.141369                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.113111                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 123266.301276                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 78366.087430                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data      6225424                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total      6225424                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      7694046                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      7694046                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 1001246307410                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 1001246307410                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.078142                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.039749                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 130132.612596                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 130132.612596                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66824738                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     62004247                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    128828985                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data      1701591                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data      6057795                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      7759386                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data 387739433914                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total 387739433914                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     68526329                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     68062042                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    136588371                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.024831                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.089004                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.056809                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 64006.694501                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 49970.375738                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data      4229842                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total      4229842                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data      1827953                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total      1827953                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data 119527017697                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total 119527017697                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.026857                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.013383                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 65388.452382                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 65388.452382                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       537526                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       367717                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       905243                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         4000                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        38442                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        42442                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   2554295634                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   2554295634                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       541526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       406159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       947685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.007387                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.094648                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.044785                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 66445.440768                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 60183.206117                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        26826                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        26826                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data        11616                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total        11616                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    605027856                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    605027856                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.028600                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.012257                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 52085.731405                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52085.731405                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       526467                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       340059                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       866526                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        14602                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        24220                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        38822                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    345073060                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    345073060                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       541069                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       364279                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       905348                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.026987                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.066487                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.042881                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 14247.442609                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8888.595642                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        15282                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        15282                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    274152547                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    274152547                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.041951                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.016880                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17939.572504                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17939.572504                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data      3509490                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total      3509490                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data      3114062                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total      3114062                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          56.847637                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         321540726                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        19181126                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           16.763392                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206967059432                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    23.048025                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    33.799611                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.360125                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.528119                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.888244                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       351190492                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      351190492                       # Number of data accesses
system.cpu16.numPwrStateTransitions                44                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   132016.714286                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  162389.096770                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         6349                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       476427                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            21                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  937312093679                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED      2772351                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    334318012                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     52443227                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      386761239                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    334318012                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     52443227                       # number of overall hits
system.cpu16.icache.overall_hits::total     386761239                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          186                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           61                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          247                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          186                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           61                       # number of overall misses
system.cpu16.icache.overall_misses::total          247                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst     10943678                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     10943678                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst     10943678                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     10943678                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    334318198                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     52443288                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    386761486                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    334318198                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     52443288                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    386761486                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 179404.557377                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 44306.388664                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 179404.557377                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 44306.388664                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs    66.500000                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            8                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            8                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           53                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           53                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      9495860                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      9495860                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      9495860                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      9495860                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 179167.169811                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 179167.169811                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 179167.169811                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 179167.169811                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    334318012                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     52443227                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     386761239                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          186                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           61                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst     10943678                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     10943678                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    334318198                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     52443288                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    386761486                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 179404.557377                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 44306.388664                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            8                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           53                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      9495860                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      9495860                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 179167.169811                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 179167.169811                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         194.009718                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         386761478                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             239                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1618248.861925                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206969007958                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   166.227845                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst    27.781873                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.266391                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.044522                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.310913                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     15083698193                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    15083698193                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    153967397                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data    146273202                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      300240599                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    153967397                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data    146273202                       # number of overall hits
system.cpu16.dcache.overall_hits::total     300240599                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      9674957                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data     19953875                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     29628832                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      9674957                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data     19953875                       # number of overall misses
system.cpu16.dcache.overall_misses::total     29628832                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 2113707163683                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 2113707163683                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 2113707163683                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 2113707163683                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    163642354                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data    166227077                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    329869431                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    163642354                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data    166227077                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    329869431                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.059123                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.120040                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.089820                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.059123                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.120040                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.089820                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 105929.658459                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 71339.537235                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 105929.658459                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 71339.537235                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      3281751                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets        24969                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs          157617                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           707                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    20.821047                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    35.316832                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      4217360                       # number of writebacks
system.cpu16.dcache.writebacks::total         4217360                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data     10455877                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total     10455877                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data     10455877                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total     10455877                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      9497998                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      9497998                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      9497998                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      9497998                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 1122282549940                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 1122282549940                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 1122282549940                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 1122282549940                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.057139                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.028793                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.057139                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.028793                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 118159.905902                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 118159.905902                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 118159.905902                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 118159.905902                       # average overall mshr miss latency
system.cpu16.dcache.replacements             19038803                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     87131694                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     84389076                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     171520770                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      7973564                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data     13879966                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     21853530                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 1716709271920                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 1716709271920                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     95105258                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     98269042                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    193374300                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.083839                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.141245                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.113012                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 123682.527170                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 78555.238990                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data      6209749                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total      6209749                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      7670217                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      7670217                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 1000305101942                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 1000305101942                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.078053                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.039665                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 130414.185406                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 130414.185406                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66835703                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     61884126                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total    128719829                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data      1701393                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data      6073909                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      7775302                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data 396997891763                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total 396997891763                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     68537096                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     67958035                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total    136495131                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.024824                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.089377                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.056964                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 65361.185320                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 51058.838842                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data      4246128                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total      4246128                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data      1827781                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total      1827781                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data 121977447998                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total 121977447998                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.026896                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.013391                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 66735.264235                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 66735.264235                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data       537279                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       360056                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       897335                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         4071                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        38124                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        42195                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   2709569092                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   2709569092                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data       541350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       398180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       939530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.007520                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.095746                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.044911                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 71072.528906                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 64215.406849                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        26454                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        26454                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data        11670                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        11670                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    620790476                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    620790476                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.029308                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.012421                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 53195.413539                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53195.413539                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data       526259                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       333050                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total       859309                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        14601                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        23910                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        38511                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    339888302                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    339888302                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data       540860                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       356960                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       897820                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.026996                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.066982                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.042894                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 14215.320033                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  8825.745943                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        15070                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        15070                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    270036694                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    270036694                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.042218                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.016785                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17918.825083                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17918.825083                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data      4491790                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total      4491790                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data      3995642                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total      3995642                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          56.873935                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         321237432                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        19155827                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           16.769698                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206969020460                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    23.073666                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    33.800270                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.360526                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.528129                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.888655                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       350862608                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      350862608                       # Number of data accesses
system.cpu10.numPwrStateTransitions                34                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   99010.687500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  157561.665572                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value        10957                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       436161                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  937313281859                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      1584171                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    334356204                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     52463936                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      386820140                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    334356204                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     52463936                       # number of overall hits
system.cpu10.icache.overall_hits::total     386820140                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          185                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           62                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          247                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          185                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           62                       # number of overall misses
system.cpu10.icache.overall_misses::total          247                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      8345978                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      8345978                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      8345978                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      8345978                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    334356389                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     52463998                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    386820387                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    334356389                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     52463998                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    386820387                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 134612.548387                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 33789.384615                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 134612.548387                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 33789.384615                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            3                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            3                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           59                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           59                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      7899040                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7899040                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      7899040                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7899040                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 133882.033898                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 133882.033898                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 133882.033898                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 133882.033898                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    334356204                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     52463936                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     386820140                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          185                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           62                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      8345978                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      8345978                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    334356389                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     52463998                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    386820387                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 134612.548387                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 33789.384615                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            3                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           59                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      7899040                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7899040                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 133882.033898                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 133882.033898                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         196.600379                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         386820384                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             244                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1585329.442623                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206957279296                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   165.346398                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst    31.253982                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.264978                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.050087                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.315065                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.391026                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     15085995337                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    15085995337                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    153883774                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data    146149417                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      300033191                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    153883774                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data    146149417                       # number of overall hits
system.cpu10.dcache.overall_hits::total     300033191                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      9691209                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data     20015498                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     29706707                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      9691209                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data     20015498                       # number of overall misses
system.cpu10.dcache.overall_misses::total     29706707                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 2109211386638                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 2109211386638                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 2109211386638                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 2109211386638                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    163574983                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data    166164915                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    329739898                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    163574983                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data    166164915                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    329739898                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.059246                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.120456                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.090091                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.059246                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.120456                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.090091                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 105378.911214                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 71001.184569                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 105378.911214                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 71001.184569                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      3127344                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets        18900                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          154067                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           626                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.298597                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    30.191693                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      4232925                       # number of writebacks
system.cpu10.dcache.writebacks::total         4232925                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data     10497201                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total     10497201                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data     10497201                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total     10497201                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      9518297                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      9518297                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      9518297                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      9518297                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 1121681875308                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 1121681875308                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 1121681875308                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 1121681875308                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.057282                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.028866                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.057282                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.028866                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 117844.807249                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 117844.807249                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 117844.807249                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 117844.807249                       # average overall mshr miss latency
system.cpu10.dcache.replacements             19072937                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     87070737                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     84319764                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     171390501                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      7985444                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data     13921608                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     21907052                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 1715119741958                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 1715119741958                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     95056181                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     98241372                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    193297553                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.084008                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.141708                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.113333                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 123198.393602                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 78290.759613                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data      6236121                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total      6236121                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      7685487                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      7685487                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 1000028801981                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 1000028801981                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.078231                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.039760                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 130119.119580                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 130119.119580                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66813037                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     61829653                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    128642690                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data      1705765                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data      6093890                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      7799655                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data 394091644680                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total 394091644680                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     68518802                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     67923543                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    136442345                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.024895                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.089717                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.057164                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 64669.963632                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 50526.804670                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data      4261080                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total      4261080                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data      1832810                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total      1832810                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data 121653073327                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total 121653073327                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.026983                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.013433                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 66375.168908                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 66375.168908                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       545486                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       365905                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       911391                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         4019                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        38177                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        42196                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   2583463816                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   2583463816                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       549505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       404082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       953587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.007314                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.094478                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.044250                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 67670.686958                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 61225.325055                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        26640                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        26640                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data        11537                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total        11537                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    589136500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    589136500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.028551                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.012099                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 51064.964896                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51064.964896                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       533929                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       338228                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       872157                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        15088                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        24015                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        39103                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    342199386                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    342199386                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       549017                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       362243                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       911260                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.027482                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.066295                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.042911                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 14249.401874                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  8751.231005                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        15114                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        15114                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    272080876                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    272080876                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.041723                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.016586                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 18001.910547                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 18001.910547                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data      3504132                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total      3504132                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data      3119618                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total      3119618                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          56.860549                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         321093960                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        19191487                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           16.731062                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206957291798                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    23.058266                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    33.802282                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.360285                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.528161                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.888446                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       350796232                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      350796232                       # Number of data accesses
system.cpu11.numPwrStateTransitions                38                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   229931.777778                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  243557.110761                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value        12108                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       717341                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  937310727258                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED      4138772                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    334314711                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     52542599                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      386857310                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    334314711                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     52542599                       # number of overall hits
system.cpu11.icache.overall_hits::total     386857310                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          185                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           61                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          246                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          185                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           61                       # number of overall misses
system.cpu11.icache.overall_misses::total          246                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst      9044304                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      9044304                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst      9044304                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      9044304                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    334314896                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     52542660                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    386857556                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    334314896                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     52542660                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    386857556                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 148267.278689                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 36765.463415                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 148267.278689                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 36765.463415                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            4                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            4                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           57                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           57                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      8331438                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      8331438                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      8331438                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      8331438                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 146165.578947                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 146165.578947                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 146165.578947                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 146165.578947                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    334314711                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     52542599                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     386857310                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          185                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           61                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst      9044304                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      9044304                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    334314896                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     52542660                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    386857556                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 148267.278689                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 36765.463415                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            4                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           57                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      8331438                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      8331438                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 146165.578947                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 146165.578947                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         195.325353                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         386857552                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             242                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1598584.925620                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206959201032                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   165.347598                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst    29.977755                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.264980                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.048041                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.313021                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     15087444926                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    15087444926                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    153985791                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data    146487863                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      300473654                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    153985791                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data    146487863                       # number of overall hits
system.cpu11.dcache.overall_hits::total     300473654                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      9680174                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data     20012435                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     29692609                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      9680174                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data     20012435                       # number of overall misses
system.cpu11.dcache.overall_misses::total     29692609                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 2120268819654                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 2120268819654                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 2120268819654                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 2120268819654                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    163665965                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data    166500298                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    330166263                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    163665965                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data    166500298                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    330166263                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.059146                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.120195                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.089932                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.059146                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.120195                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.089932                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 105947.568082                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 71407.292625                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 105947.568082                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 71407.292625                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      3173910                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets        19712                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          156157                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           683                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.325122                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    28.860908                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      4225154                       # number of writebacks
system.cpu11.dcache.writebacks::total         4225154                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data     10492167                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total     10492167                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data     10492167                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total     10492167                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      9520268                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      9520268                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      9520268                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      9520268                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 1123343672561                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 1123343672561                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 1123343672561                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 1123343672561                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.057179                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.028835                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.057179                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.028835                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 117994.963226                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 117994.963226                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 117994.963226                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 117994.963226                       # average overall mshr miss latency
system.cpu11.dcache.replacements             19066320                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     87145465                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     84531313                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     171676778                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      7976010                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data     13922360                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     21898370                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 1719172387152                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 1719172387152                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     95121475                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     98453673                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    193575148                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.083851                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.141410                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.113126                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 123482.828138                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 78506.865449                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data      6234062                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total      6234062                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      7688298                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      7688298                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 1000208169437                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 1000208169437                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.078091                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.039717                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 130094.875281                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 130094.875281                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66840326                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     61956550                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    128796876                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data      1704164                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data      6090075                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      7794239                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data 401096432502                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total 401096432502                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     68544490                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     68046625                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    136591115                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.024862                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.089499                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.057063                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 65860.672077                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 51460.627843                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data      4258105                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total      4258105                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data      1831970                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total      1831970                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data 123135503124                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total 123135503124                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.026922                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.013412                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 67214.803258                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 67214.803258                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data       535961                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       361118                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       897079                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         4082                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        37304                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        41386                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   2473047042                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   2473047042                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data       540043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       398422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       938465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.007559                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.093629                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.044100                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 66294.419955                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 59755.643019                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        26062                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        26062                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data        11242                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total        11242                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    609365352                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    609365352                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.028216                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.011979                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 54204.354385                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54204.354385                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data       524761                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       333624                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       858385                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        14749                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        23551                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        38300                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    334537446                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    334537446                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data       539510                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       357175                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       896685                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.027338                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.065937                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.042713                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 14204.808543                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  8734.659164                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        14796                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        14796                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    265888244                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    265888244                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.041425                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.016501                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17970.278724                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17970.278724                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data      3627366                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total      3627366                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data      3249576                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total      3249576                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          56.854687                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         321496347                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        19182757                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           16.759653                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206959213534                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    23.051049                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    33.803637                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.360173                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.528182                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.888354                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       351184170                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      351184170                       # Number of data accesses
system.cpu12.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   181172.333333                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  224006.788482                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value        12763                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       676208                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  937312148445                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED      2717585                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    334328327                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     52593628                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      386921955                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    334328327                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     52593628                       # number of overall hits
system.cpu12.icache.overall_hits::total     386921955                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          185                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           65                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          250                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          185                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           65                       # number of overall misses
system.cpu12.icache.overall_misses::total          250                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst      9953378                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      9953378                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst      9953378                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      9953378                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    334328512                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     52593693                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    386922205                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    334328512                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     52593693                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    386922205                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 153128.892308                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 39813.512000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 153128.892308                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 39813.512000                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            6                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            6                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           59                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           59                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst      8966370                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      8966370                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst      8966370                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      8966370                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 151972.372881                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 151972.372881                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 151972.372881                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 151972.372881                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    334328327                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     52593628                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     386921955                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          185                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           65                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst      9953378                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      9953378                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    334328512                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     52593693                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    386922205                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 153128.892308                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 39813.512000                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            6                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           59                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst      8966370                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      8966370                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 151972.372881                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 151972.372881                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         196.120097                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         386922199                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             244                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1585746.717213                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206961162060                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   165.345115                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst    30.774982                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.264976                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.049319                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.314295                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.391026                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     15089966239                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    15089966239                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    153946051                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data    146685218                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      300631269                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    153946051                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data    146685218                       # number of overall hits
system.cpu12.dcache.overall_hits::total     300631269                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      9696056                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data     20015562                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     29711618                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      9696056                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data     20015562                       # number of overall misses
system.cpu12.dcache.overall_misses::total     29711618                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 2122804426474                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 2122804426474                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 2122804426474                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 2122804426474                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    163642107                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data    166700780                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    330342887                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    163642107                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data    166700780                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    330342887                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.059252                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.120069                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.089942                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.059252                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.120069                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.089942                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 106057.697829                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 71446.948008                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 106057.697829                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 71446.948008                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      3096164                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets        19561                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          154342                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           742                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    20.060411                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    26.362534                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      4227913                       # number of writebacks
system.cpu12.dcache.writebacks::total         4227913                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data     10485458                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total     10485458                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data     10485458                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total     10485458                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      9530104                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      9530104                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      9530104                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      9530104                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 1122835932207                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 1122835932207                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 1122835932207                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 1122835932207                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.057169                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.028849                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.057169                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.028849                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 117819.903351                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 117819.903351                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 117819.903351                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 117819.903351                       # average overall mshr miss latency
system.cpu12.dcache.replacements             19090377                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     87113485                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     84580832                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     171694317                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      7991961                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data     13929109                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     21921070                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 1721728540550                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 1721728540550                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     95105446                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     98509941                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    193615387                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.084033                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.141398                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.113220                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 123606.509257                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 78542.176114                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data      6231087                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total      6231087                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      7698022                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      7698022                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 1000683401650                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 1000683401650                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.078145                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.039759                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 129992.276152                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 129992.276152                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66832566                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     62104386                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    128936952                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data      1704095                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data      6086453                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      7790548                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data 401075885924                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total 401075885924                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     68536661                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     68190839                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    136727500                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.024864                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.089256                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.056979                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 65896.489454                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 51482.371449                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data      4254371                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total      4254371                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data      1832082                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total      1832082                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data 122152530557                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total 122152530557                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.026867                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.013400                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 66674.161177                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 66674.161177                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       538572                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       368155                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       906727                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         4129                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        38482                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        42611                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   2403015622                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   2403015622                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       542701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       406637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       949338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.007608                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.094635                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.044885                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 62445.185333                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 56394.255521                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        26788                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        26788                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data        11694                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total        11694                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    645574916                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    645574916                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.028758                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.012318                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 55205.653840                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55205.653840                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       527360                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       340057                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       867417                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        14815                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        24108                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        38923                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    342231534                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    342231534                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       542175                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       364165                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       906340                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.027325                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.066201                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.042945                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 14195.766302                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  8792.527143                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        15172                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        15172                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    271931332                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    271931332                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.041662                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.016740                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17923.235697                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17923.235697                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data      3775604                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total      3775604                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data      3363042                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total      3363042                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          56.854716                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         321699777                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        19208445                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           16.747830                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206961174562                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    23.056681                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    33.798035                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.360261                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.528094                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.888355                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       351407010                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      351407010                       # Number of data accesses
system.cpu13.numPwrStateTransitions                56                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           27                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   108260.259259                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  161416.655793                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         6154                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       535155                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            27                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  937311943003                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED      2923027                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    334327809                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     52573099                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      386900908                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    334327809                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     52573099                       # number of overall hits
system.cpu13.icache.overall_hits::total     386900908                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          185                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           59                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          244                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          185                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           59                       # number of overall misses
system.cpu13.icache.overall_misses::total          244                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst     10124834                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     10124834                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst     10124834                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     10124834                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    334327994                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     52573158                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    386901152                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    334327994                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     52573158                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    386901152                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 171607.355932                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 41495.221311                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 171607.355932                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 41495.221311                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            5                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            5                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           54                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      8091370                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      8091370                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      8091370                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      8091370                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 149840.185185                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 149840.185185                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 149840.185185                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 149840.185185                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    334327809                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     52573099                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     386900908                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          185                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           59                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst     10124834                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     10124834                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    334327994                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     52573158                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    386901152                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 171607.355932                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 41495.221311                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            5                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      8091370                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      8091370                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 149840.185185                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 149840.185185                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         192.966410                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         386901147                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             239                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1618833.251046                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206963124874                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   165.339265                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst    27.627144                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.264967                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.044274                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.309241                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     15089145167                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    15089145167                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    153966511                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data    146641494                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      300608005                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    153966511                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data    146641494                       # number of overall hits
system.cpu13.dcache.overall_hits::total     300608005                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      9686971                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data     19998030                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     29685001                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      9686971                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data     19998030                       # number of overall misses
system.cpu13.dcache.overall_misses::total     29685001                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 2113476990687                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 2113476990687                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 2113476990687                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 2113476990687                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    163653482                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data    166639524                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    330293006                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    163653482                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data    166639524                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    330293006                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.059192                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.120008                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.089875                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.059192                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.120008                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.089875                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 105684.259434                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 71196.797018                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 105684.259434                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 71196.797018                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      3146442                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets        21148                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          154989                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           763                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    20.301067                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    27.716907                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      4221980                       # number of writebacks
system.cpu13.dcache.writebacks::total         4221980                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data     10475213                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total     10475213                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data     10475213                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total     10475213                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      9522817                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      9522817                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      9522817                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      9522817                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 1122916120342                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 1122916120342                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 1122916120342                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 1122916120342                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.057146                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.028831                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.057146                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.028831                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 117918.481510                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 117918.481510                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 117918.481510                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 117918.481510                       # average overall mshr miss latency
system.cpu13.dcache.replacements             19075623                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     87137170                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     84615557                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     171752727                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      7984119                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data     13915088                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     21899207                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 1718380769578                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 1718380769578                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     95121289                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     98530645                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    193651934                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.083936                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.141226                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.113085                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 123490.470889                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 78467.716643                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data      6223213                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total      6223213                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      7691875                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      7691875                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 1001142817356                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 1001142817356                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.078066                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.039720                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 130155.887525                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 130155.887525                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66829341                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     62025937                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    128855278                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data      1702852                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data      6082942                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      7785794                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data 395096221109                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total 395096221109                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     68532193                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     68108879                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    136641072                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.024847                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.089312                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.056980                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 64951.502268                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 50745.784066                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data      4252000                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total      4252000                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data      1830942                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total      1830942                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data 121773302986                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total 121773302986                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.026883                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.013400                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 66508.552967                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 66508.552967                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data       536593                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       359577                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       896170                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         3992                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        37578                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        41570                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   2362857352                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   2362857352                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data       540585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       397155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       937740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.007385                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.094618                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.044330                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 62878.741604                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 56840.446283                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        26113                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        26113                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data        11465                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total        11465                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    635982610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    635982610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.028868                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.012226                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 55471.662451                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55471.662451                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data       525335                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       332383                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       857718                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        14791                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        23705                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        38496                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    335351862                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    335351862                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data       540126                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       356088                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       896214                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.027384                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.066571                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.042954                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 14146.883020                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  8711.343049                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        14828                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        14828                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    266672711                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    266672711                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.041641                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.016545                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17984.401875                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17984.401875                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data      3643440                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total      3643440                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data      3244248                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total      3244248                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          56.884753                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         321638391                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        19192115                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           16.758882                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206963137376                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    23.082215                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    33.802538                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.360660                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.528165                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.888824                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       351319075                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      351319075                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           14                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 393875.857143                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 274085.594082                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        29613                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       734270                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 1029860043963                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      2757131                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 970137198906                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 250736.750000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 224707.977280                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        27267                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       681573                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 1028139746662                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      2005894                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 971858247444                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 585139.888889                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 388075.526221                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value       124425                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value      1426060                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 993703790447                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      5266259                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 1006290943294                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 243202.909091                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 158652.750959                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        41999                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       473736                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 1042001332430                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      2675232                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 957995992338                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 289452.538462                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 216453.424164                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        27878                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       782630                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 961700713195                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      3762883                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1038295523922                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 433217.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 264294.171915                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        51924                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       816162                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 972731997224                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      3898956                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1027264103820                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 309841.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 180433.124993                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        38014                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       528363                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 1059732606579                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      3098415                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 940264295006                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         5462                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         2731                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 209078.253387                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 109447.263290                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows            2      0.07%      0.07% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         2729     99.93%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value           68                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value       787517                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         2731                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 1061786185978                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    570992710                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 937642821312                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           32                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 258129.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 254994.119785                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        24529                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       737580                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           16                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 1006322418328                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED      4130068                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 993673451604                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           14                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 172479.428571                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 135519.995488                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        31327                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       413592                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 1020542851192                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      1207356                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 979455941452                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 190078.750000                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 172342.740208                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        41558                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       438008                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 739806203555                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED       760315                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 1260193036130                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 177551.375000                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 227201.527640                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        24342                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       636310                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 1020865332617                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      1420411                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 979133246972                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           12                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean       292920                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 234112.076980                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        45576                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       601436                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 988553181802                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      1757520                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 1011445060678                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           14                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 199722.428571                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 154473.898930                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        43189                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       411381                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 1060552262789                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      1398057                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 939446339154                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    146764.117647                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   193653.452087                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         5837                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       692062                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   937312371040                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      2494990                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    334316998                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     52548739                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       386865737                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    334316998                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     52548739                       # number of overall hits
system.cpu8.icache.overall_hits::total      386865737                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          186                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           67                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           253                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          186                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           67                       # number of overall misses
system.cpu8.icache.overall_misses::total          253                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst      9783708                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total      9783708                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst      9783708                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total      9783708                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    334317184                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     52548806                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    386865990                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    334317184                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     52548806                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    386865990                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 146025.492537                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 38670.782609                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 146025.492537                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 38670.782609                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            8                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            8                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           59                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           59                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      8389070                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      8389070                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      8389070                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      8389070                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 142187.627119                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 142187.627119                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 142187.627119                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 142187.627119                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    334316998                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     52548739                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      386865737                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          186                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           67                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst      9783708                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total      9783708                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    334317184                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     52548806                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    386865990                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 146025.492537                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 38670.782609                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            8                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           59                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      8389070                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      8389070                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 142187.627119                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 142187.627119                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          196.507505                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          386865982                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              245                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1579044.824490                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206953158994                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   166.240668                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst    30.266837                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.266411                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.048505                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.314916                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.392628                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      15087773855                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     15087773855                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    153981922                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data    146517276                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       300499198                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    153981922                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data    146517276                       # number of overall hits
system.cpu8.dcache.overall_hits::total      300499198                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      9679774                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data     20004809                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      29684583                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      9679774                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data     20004809                       # number of overall misses
system.cpu8.dcache.overall_misses::total     29684583                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 2109180092721                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 2109180092721                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 2109180092721                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 2109180092721                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    163661696                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data    166522085                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    330183781                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    163661696                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data    166522085                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    330183781                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.059145                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.120133                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.089903                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.059145                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.120133                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.089903                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 105433.653114                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 71053.047729                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 105433.653114                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 71053.047729                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs      3118568                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets        19248                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs           154049                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            630                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    20.244000                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    30.552381                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      4223799                       # number of writebacks
system.cpu8.dcache.writebacks::total          4223799                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data     10488288                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total     10488288                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data     10488288                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total     10488288                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      9516521                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      9516521                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      9516521                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      9516521                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 1121646503001                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 1121646503001                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 1121646503001                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 1121646503001                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.057149                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.028822                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.057149                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.028822                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 117863.082843                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 117863.082843                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 117863.082843                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 117863.082843                       # average overall mshr miss latency
system.cpu8.dcache.replacements              19062166                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     87139669                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     84544310                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      171683979                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      7976309                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data     13919513                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     21895822                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 1715752370896                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 1715752370896                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     95115978                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     98463823                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    193579801                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.083859                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.141367                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.113110                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 123262.385034                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 78359.806309                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data      6231872                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total      6231872                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      7687641                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      7687641                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 999998834564                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 999998834564                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.078076                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.039713                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 130078.763377                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 130078.763377                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66842253                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     61972966                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total     128815219                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data      1703465                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data      6085296                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      7788761                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data 393427721825                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total 393427721825                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     68545718                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     68058262                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total    136603980                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.024852                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.089413                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.057017                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 64652.191418                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 50512.234465                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data      4256416                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total      4256416                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data      1828880                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total      1828880                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data 121647668437                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total 121647668437                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.026872                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.013388                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 66514.844297                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 66514.844297                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       536524                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       361464                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       897988                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         3968                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        38256                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        42224                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   2479025480                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   2479025480                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       540492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       399720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       940212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.007341                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.095707                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.044909                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 64800.958804                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 58711.289314                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        26508                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        26508                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data        11748                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        11748                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    665113782                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    665113782                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.029391                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.012495                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 56615.064862                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56615.064862                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       525442                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       334344                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       859786                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        14597                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        23990                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        38587                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    339849010                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    339849010                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       540039                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       358334                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       898373                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.027030                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.066949                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.042952                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 14166.278033                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  8807.344702                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        15049                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        15049                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    270104593                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    270104593                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.041997                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.016751                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17948.341617                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17948.341617                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data      3680946                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total      3680946                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data      3275078                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total      3275078                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           56.852344                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          321520422                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         19178987                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            16.764203                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206953171496                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    23.052433                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    33.799911                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.360194                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.528124                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.888318                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        351201353                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       351201353                       # Number of data accesses
system.cpu9.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    137944.111111                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   168396.403420                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5121                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       520771                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   937312383036                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED      2482994                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    334320004                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     52552325                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       386872329                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    334320004                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     52552325                       # number of overall hits
system.cpu9.icache.overall_hits::total      386872329                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          212                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           66                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           278                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          212                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           66                       # number of overall misses
system.cpu9.icache.overall_misses::total          278                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst     11292878                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total     11292878                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst     11292878                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total     11292878                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    334320216                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     52552391                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    386872607                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    334320216                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     52552391                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    386872607                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 171104.212121                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 40621.863309                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 171104.212121                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 40621.863309                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            9                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            9                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           57                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           57                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst      9837684                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total      9837684                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst      9837684                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total      9837684                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 172590.947368                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 172590.947368                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 172590.947368                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 172590.947368                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    334320004                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     52552325                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      386872329                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          212                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           66                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          278                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst     11292878                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total     11292878                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    334320216                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     52552391                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    386872607                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 171104.212121                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 40621.863309                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            9                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           57                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst      9837684                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total      9837684                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 172590.947368                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 172590.947368                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          219.494971                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          386872598                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              269                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1438188.096654                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206955121808                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   189.546109                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst    29.948862                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.303760                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.047995                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.351755                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.431090                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      15088031942                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     15088031942                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    153980026                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data    146521097                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       300501123                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    153980026                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data    146521097                       # number of overall hits
system.cpu9.dcache.overall_hits::total      300501123                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      9677785                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data     19980354                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      29658139                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      9677785                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data     19980354                       # number of overall misses
system.cpu9.dcache.overall_misses::total     29658139                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 2105708089948                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 2105708089948                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 2105708089948                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 2105708089948                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    163657811                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data    166501451                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    330159262                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    163657811                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data    166501451                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    330159262                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.059134                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.120001                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.089830                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.059134                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.120001                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.089830                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 105388.928041                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 70999.333099                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 105388.928041                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 70999.333099                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs      3097319                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets        17970                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs           153866                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            627                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    20.129977                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    28.660287                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      4222663                       # number of writebacks
system.cpu9.dcache.writebacks::total          4222663                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data     10463599                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total     10463599                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data     10463599                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total     10463599                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      9516755                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      9516755                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      9516755                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      9516755                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 1120881262911                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 1120881262911                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 1120881262911                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 1120881262911                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.057157                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.028825                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.057157                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.028825                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 117779.775030                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 117779.775030                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 117779.775030                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 117779.775030                       # average overall mshr miss latency
system.cpu9.dcache.replacements              19059194                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     87138515                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     84527167                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      171665682                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      7975109                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data     13907205                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     21882314                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 1714204736172                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 1714204736172                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     95113624                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     98434372                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    193547996                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.083848                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.141284                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.113059                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 123260.190396                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 78337.452619                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data      6220065                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total      6220065                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      7687140                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      7687140                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 999820527334                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 999820527334                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.078094                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.039717                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 130064.045579                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 130064.045579                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66841511                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     61993930                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total     128835441                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data      1702676                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data      6073149                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      7775825                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data 391503353776                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total 391503353776                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     68544187                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     68067079                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total    136611266                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.024841                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.089223                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.056919                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 64464.638325                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 50348.786627                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data      4243534                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total      4243534                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data      1829615                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total      1829615                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data 121060735577                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total 121060735577                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.026880                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.013393                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 66167.327868                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 66167.327868                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       536738                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       364362                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       901100                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         4102                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        37999                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        42101                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   2523664330                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   2523664330                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       540840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       402361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       943201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.007584                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.094440                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.044636                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 66413.966946                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 59943.097076                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        26458                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        26458                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data        11541                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total        11541                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    604137232                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    604137232                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.028683                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.012236                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 52347.043757                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52347.043757                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       525558                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       336926                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       862484                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        14793                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        23880                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        38673                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    339740064                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    339740064                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       540351                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       360806                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       901157                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.027377                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.066185                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.042915                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 14226.970854                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  8784.942053                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        15054                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        15054                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    269939738                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    269939738                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.041723                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.016705                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17931.429388                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17931.429388                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data      3879192                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total      3879192                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data      3448908                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total      3448908                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           56.917928                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          321526678                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         19176894                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            16.766358                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206955134310                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    23.118297                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    33.799631                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.361223                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.528119                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.889343                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        351180514                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       351180514                       # Number of data accesses
system.cpu6.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    120494.066667                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   173117.787203                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         7024                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       603668                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   937313058619                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED      1807411                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    334310305                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     52508186                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       386818491                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    334310305                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     52508186                       # number of overall hits
system.cpu6.icache.overall_hits::total      386818491                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          187                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           61                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           248                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          187                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           61                       # number of overall misses
system.cpu6.icache.overall_misses::total          248                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst      8049502                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8049502                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst      8049502                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8049502                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    334310492                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     52508247                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    386818739                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    334310492                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     52508247                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    386818739                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 131959.049180                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 32457.669355                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 131959.049180                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 32457.669355                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           53                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      7311078                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7311078                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      7311078                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7311078                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 137944.867925                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 137944.867925                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 137944.867925                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 137944.867925                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    334310305                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     52508186                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      386818491                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          187                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           61                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          248                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst      8049502                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8049502                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    334310492                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     52508247                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    386818739                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 131959.049180                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 32457.669355                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           53                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      7311078                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7311078                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 137944.867925                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 137944.867925                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          194.647236                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          386818731                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              240                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1611744.712500                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206949236938                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   167.136904                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst    27.510332                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.267848                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.044087                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.311935                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      15085931061                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     15085931061                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    154015318                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data    146602925                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       300618243                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    154015318                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data    146602925                       # number of overall hits
system.cpu6.dcache.overall_hits::total      300618243                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      9659495                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data     20028995                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      29688490                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      9659495                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data     20028995                       # number of overall misses
system.cpu6.dcache.overall_misses::total     29688490                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 2112520172199                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 2112520172199                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 2112520172199                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 2112520172199                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    163674813                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data    166631920                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    330306733                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    163674813                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data    166631920                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    330306733                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.059016                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.120199                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.089882                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.059016                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.120199                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.089882                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 105473.098985                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 71156.201349                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 105473.098985                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 71156.201349                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      3052777                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        17950                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs           151949                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            681                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    20.090800                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    26.358297                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      4221846                       # number of writebacks
system.cpu6.dcache.writebacks::total          4221846                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data     10504780                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total     10504780                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data     10504780                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total     10504780                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      9524215                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      9524215                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      9524215                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      9524215                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 1123185971753                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 1123185971753                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 1123185971753                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 1123185971753                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.057157                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.028834                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.057157                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.028834                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 117929.506185                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 117929.506185                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 117929.506185                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 117929.506185                       # average overall mshr miss latency
system.cpu6.dcache.replacements              19051915                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     87165547                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     84587527                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      171753074                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      7957560                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data     13915413                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     21872973                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 1715842990534                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 1715842990534                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     95123107                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     98502940                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    193626047                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.083655                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.141269                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.112965                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 123305.214911                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 78445.805723                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data      6227665                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total      6227665                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      7687748                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      7687748                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 1000276483320                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 1000276483320                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.078046                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.039704                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 130113.068654                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 130113.068654                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66849771                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     62015398                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     128865169                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data      1701935                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data      6113582                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      7815517                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data 396677181665                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total 396677181665                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     68551706                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     68128980                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    136680686                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.024827                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.089735                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.057181                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 64884.576941                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 50755.078860                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data      4277115                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total      4277115                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data      1836467                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total      1836467                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data 122909488433                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total 122909488433                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.026956                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.013436                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 66927.142406                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66927.142406                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data       534443                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       355982                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       890425                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         3982                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        36970                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        40952                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   2308396348                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   2308396348                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data       538425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       392952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       931377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.007396                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.094083                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.043969                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 62439.717284                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 56368.342157                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        25713                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        25713                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data        11257                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        11257                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    613015346                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    613015346                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.028647                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.012086                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 54456.369015                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54456.369015                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data       523612                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       329325                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       852937                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        14316                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        23266                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        37582                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    329197306                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    329197306                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data       537928                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       352591                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       890519                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.026613                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.065986                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.042202                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 14149.286770                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  8759.440849                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        14566                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        14566                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    261696524                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    261696524                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.041311                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.016357                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17966.258685                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17966.258685                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data      3611292                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      3611292                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data      3209516                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      3209516                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           56.856350                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          321610705                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         19166814                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            16.779560                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206949249440                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    23.048489                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    33.807861                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.360133                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.528248                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.888380                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        351295443                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       351295443                       # Number of data accesses
system.cpu7.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    174948.230769                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   201231.786629                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         4885                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       635967                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   937312591703                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      2274327                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    334342649                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     52532037                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       386874686                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    334342649                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     52532037                       # number of overall hits
system.cpu7.icache.overall_hits::total      386874686                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          186                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           61                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           247                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          186                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           61                       # number of overall misses
system.cpu7.icache.overall_misses::total          247                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      8737112                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8737112                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      8737112                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8737112                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    334342835                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     52532098                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    386874933                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    334342835                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     52532098                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    386874933                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 143231.344262                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 35372.923077                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 143231.344262                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 35372.923077                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            5                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           56                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           56                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      8102582                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8102582                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      8102582                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8102582                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 144688.964286                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 144688.964286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 144688.964286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 144688.964286                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    334342649                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     52532037                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      386874686                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          186                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           61                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      8737112                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8737112                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    334342835                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     52532098                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    386874933                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 143231.344262                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 35372.923077                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            5                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           56                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      8102582                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8102582                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 144688.964286                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 144688.964286                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          195.465393                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          386874928                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              242                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1598656.727273                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206951197966                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   166.231633                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst    29.233760                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.266397                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.046849                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.313246                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      15088122629                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     15088122629                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    153949025                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data    146475129                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       300424154                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    153949025                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data    146475129                       # number of overall hits
system.cpu7.dcache.overall_hits::total      300424154                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      9662389                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data     20067359                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      29729748                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      9662389                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data     20067359                       # number of overall misses
system.cpu7.dcache.overall_misses::total     29729748                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 2112154400683                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 2112154400683                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 2112154400683                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 2112154400683                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    163611414                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data    166542488                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    330153902                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    163611414                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data    166542488                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    330153902                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.059057                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.120494                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.090048                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.059057                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.120494                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.090048                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 105253.232410                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 71045.149817                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 105253.232410                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 71045.149817                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      3052617                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        18238                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs           152192                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            686                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    20.057671                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    26.586006                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      4222888                       # number of writebacks
system.cpu7.dcache.writebacks::total          4222888                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data     10523104                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total     10523104                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data     10523104                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total     10523104                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      9544255                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      9544255                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      9544255                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      9544255                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 1122539295786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 1122539295786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 1122539295786                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 1122539295786                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.057308                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.028909                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.057308                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.028909                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 117614.134973                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 117614.134973                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 117614.134973                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 117614.134973                       # average overall mshr miss latency
system.cpu7.dcache.replacements              19069991                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     87112767                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     84496224                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      171608991                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      7964386                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data     13953365                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     21917751                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 1720427094176                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 1720427094176                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     95077153                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     98449589                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    193526742                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.083768                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.141731                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.113254                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 123298.365246                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 78494.691092                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data      6247956                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total      6247956                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      7705409                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      7705409                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 1002514269186                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 1002514269186                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.078268                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.039816                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 130105.263612                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 130105.263612                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66836258                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     61978905                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     128815163                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data      1698003                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data      6113994                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      7811997                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data 391727306507                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total 391727306507                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     68534261                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     68092899                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    136627160                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.024776                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.089789                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.057177                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 64070.606956                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 50144.323725                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data      4275148                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total      4275148                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data      1838846                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total      1838846                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data 120025026600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total 120025026600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.027005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013459                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 65271.929569                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65271.929569                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data       542771                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       361912                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       904683                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         4098                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        38164                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        42262                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   2395097662                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   2395097662                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data       546869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       400076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       946945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.007494                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.095392                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.044630                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 62758.035374                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 56672.605698                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        26628                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        26628                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data        11536                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        11536                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    630149340                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    630149340                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.028835                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.012182                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 54624.596047                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54624.596047                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data       531369                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       334579                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       865948                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        15001                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        23975                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        38976                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    341711808                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    341711808                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data       546370                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       358554                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       904924                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.027456                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.066866                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.043071                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 14252.838707                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  8767.236453                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        15126                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        15126                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    271642790                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    271642790                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.042186                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.016715                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17958.666534                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17958.666534                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data      3520206                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      3520206                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data      3132370                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      3132370                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           56.852604                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          321469341                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         19188755                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            16.753007                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206951210468                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    23.056759                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    33.795845                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.360262                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.528060                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.888322                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        351194526                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       351194526                       # Number of data accesses
system.cpu4.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    159105.650000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   172210.683296                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value        12997                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       595045                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   937311683917                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED      3182113                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    334346852                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst     52469494                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       386816346                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    334346852                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst     52469494                       # number of overall hits
system.cpu4.icache.overall_hits::total      386816346                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          215                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           267                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          215                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total          267                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst      8303114                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8303114                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst      8303114                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8303114                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    334347067                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst     52469546                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    386816613                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    334347067                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst     52469546                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    386816613                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 159675.269231                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 31097.805243                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 159675.269231                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 31097.805243                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    39.500000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           49                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           49                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      7730916                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7730916                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      7730916                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7730916                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 157773.795918                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157773.795918                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 157773.795918                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157773.795918                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    334346852                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst     52469494                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      386816346                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          215                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          267                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst      8303114                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8303114                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    334347067                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst     52469546                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    386816613                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 159675.269231                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 31097.805243                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           49                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      7730916                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7730916                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 157773.795918                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157773.795918                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          217.659675                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          386816610                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              264                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1465214.431818                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206945155928                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   192.237471                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst    25.422204                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.308073                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.040741                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.348814                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          264                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.423077                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      15085848171                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     15085848171                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    153953147                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data    146143816                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       300096963                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    153953147                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data    146143816                       # number of overall hits
system.cpu4.dcache.overall_hits::total      300096963                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      9649849                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data     19994673                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      29644522                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      9649849                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data     19994673                       # number of overall misses
system.cpu4.dcache.overall_misses::total     29644522                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 2106520573100                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 2106520573100                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 2106520573100                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 2106520573100                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    163602996                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data    166138489                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    329741485                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    163602996                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data    166138489                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    329741485                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.058983                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.120349                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.089902                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.058983                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.120349                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.089902                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 105354.089717                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 71059.353667                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 105354.089717                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 71059.353667                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      3158557                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        20997                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs           155902                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets            645                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    20.259888                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    32.553488                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      4208850                       # number of writebacks
system.cpu4.dcache.writebacks::total          4208850                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data     10482840                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total     10482840                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data     10482840                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total     10482840                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      9511833                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      9511833                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      9511833                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      9511833                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 1121922390378                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 1121922390378                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 1121922390378                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 1121922390378                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.057252                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028846                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.057252                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028846                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 117950.177466                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 117950.177466                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 117950.177466                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 117950.177466                       # average overall mshr miss latency
system.cpu4.dcache.replacements              19024953                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     87122365                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     84313962                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      171436327                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      7953273                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data     13910443                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     21863716                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 1711874117608                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 1711874117608                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     95075638                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     98224405                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    193300043                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.083652                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.141619                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.113108                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 123063.954010                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 78297.491497                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data      6225582                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total      6225582                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      7684861                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      7684861                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 999098918938                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 999098918938                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.078238                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.039756                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 130008.717001                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 130008.717001                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66830782                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     61829854                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     128660636                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data      1696576                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data      6084230                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      7780806                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data 394646455492                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total 394646455492                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     68527358                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     67914084                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    136441442                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.024758                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.089587                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.057027                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 64863.829193                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 50720.510895                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data      4257258                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total      4257258                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data      1826972                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total      1826972                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data 122823471440                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total 122823471440                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.026901                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.013390                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 67227.889338                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67227.889338                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data       542752                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       367628                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       910380                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         4030                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data        38554                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        42584                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data   2580258536                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   2580258536                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data       546782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       406182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       952964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.007370                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.094918                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.044686                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 66925.832235                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 60592.206838                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        26849                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        26849                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data        11705                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        11705                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    628509024                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    628509024                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.028817                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.012283                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 53695.773088                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53695.773088                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data       531437                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       340161                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       871598                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        14855                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        24141                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        38996                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    344274718                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    344274718                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data       546292                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       364302                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       910594                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.027192                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.066266                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.042825                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 14260.996562                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  8828.462355                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        15233                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        15233                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    273785581                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    273785581                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.041814                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.016729                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17973.188538                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17973.188538                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data      3611292                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      3611292                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data      3188428                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      3188428                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           56.964188                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          321108874                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         19143919                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            16.773414                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206945168430                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    23.166362                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    33.797826                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.361974                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.528091                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.890065                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        350748962                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       350748962                       # Number of data accesses
system.cpu5.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    134784.631579                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   194598.323855                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         4218                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       572439                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   937312305122                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED      2560908                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    334317655                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst     52482382                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       386800037                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    334317655                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst     52482382                       # number of overall hits
system.cpu5.icache.overall_hits::total      386800037                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          213                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           61                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           274                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          213                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           61                       # number of overall misses
system.cpu5.icache.overall_misses::total          274                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst      9235406                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9235406                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst      9235406                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9235406                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    334317868                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst     52482443                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    386800311                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    334317868                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst     52482443                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    386800311                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 151400.098361                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 33705.861314                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 151400.098361                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 33705.861314                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           54                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      8246920                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8246920                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      8246920                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8246920                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 152720.740741                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 152720.740741                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 152720.740741                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 152720.740741                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    334317655                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst     52482382                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      386800037                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          213                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           61                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst      9235406                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9235406                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    334317868                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst     52482443                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    386800311                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 151400.098361                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 33705.861314                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      8246920                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8246920                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 152720.740741                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 152720.740741                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          219.001822                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          386800304                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              267                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1448690.277154                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206947115170                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   190.447404                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst    28.554418                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.305204                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.045760                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.350964                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.427885                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      15085212396                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     15085212396                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    153997886                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data    146273650                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       300271536                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    153997886                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data    146273650                       # number of overall hits
system.cpu5.dcache.overall_hits::total      300271536                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      9672638                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data     20019235                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      29691873                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      9672638                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data     20019235                       # number of overall misses
system.cpu5.dcache.overall_misses::total     29691873                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 2114485567453                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 2114485567453                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 2114485567453                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 2114485567453                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    163670524                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data    166292885                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    329963409                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    163670524                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data    166292885                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    329963409                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.059098                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.120385                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.089985                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.059098                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.120385                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.089985                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 105622.695745                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 71214.287069                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 105622.695745                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 71214.287069                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      3157841                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        18520                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs           155476                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets            654                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    20.310794                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    28.318043                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      4221952                       # number of writebacks
system.cpu5.dcache.writebacks::total          4221952                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data     10502254                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total     10502254                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data     10502254                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total     10502254                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      9516981                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      9516981                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      9516981                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      9516981                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 1122634432208                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 1122634432208                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 1122634432208                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 1122634432208                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.057230                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.028843                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.057230                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.028843                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 117961.192967                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 117961.192967                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 117961.192967                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 117961.192967                       # average overall mshr miss latency
system.cpu5.dcache.replacements              19055908                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     87156225                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     84411325                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      171567550                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      7970795                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data     13916233                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     21887028                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 1716936535940                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 1716936535940                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     95127020                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     98327558                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    193454578                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.083791                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.141529                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.113138                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 123376.529837                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 78445.394045                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data      6229616                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total      6229616                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      7686617                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      7686617                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 1000007774380                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 1000007774380                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.078174                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.039733                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 130097.255318                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 130097.255318                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66841661                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     61862325                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     128703986                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data      1701843                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data      6103002                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      7804845                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data 397549031513                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 397549031513                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     68543504                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     67965327                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    136508831                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.024829                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.089796                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.057175                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 65139.914998                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 50936.185346                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data      4272638                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total      4272638                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data      1830364                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total      1830364                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data 122626657828                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total 122626657828                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.026931                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.013408                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 66995.776702                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66995.776702                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data       533688                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       362335                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       896023                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         4008                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        38074                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        42082                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data   2499401436                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   2499401436                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data       537696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       400409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       938105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.007454                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.095088                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.044859                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 65645.885276                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 59393.599068                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        26505                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        26505                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data        11569                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        11569                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    601999500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    601999500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.028893                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.012332                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 52035.569194                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52035.569194                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data       522754                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       335056                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       857810                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        14475                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        23945                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        38420                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    339657908                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    339657908                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data       537229                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       359001                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       896230                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.026944                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.066699                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.042868                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 14184.919942                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  8840.653514                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        15043                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        15043                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    269836462                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    269836462                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.041902                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.016785                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17937.676128                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17937.676128                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data      3948846                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      3948846                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data      3523360                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      3523360                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           56.974635                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          321282236                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         19172381                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            16.757555                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206947127672                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    23.169991                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    33.804644                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.362031                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.528198                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.890229                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        350970125                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       350970125                       # Number of data accesses
system.cpu2.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    247222.055556                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   270369.342941                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5974                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       733631                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   937310416033                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      4449997                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    334320428                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst     52478991                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       386799419                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    334320428                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst     52478991                       # number of overall hits
system.cpu2.icache.overall_hits::total      386799419                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          215                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           67                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           282                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          215                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           67                       # number of overall misses
system.cpu2.icache.overall_misses::total          282                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst     10308792                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10308792                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst     10308792                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10308792                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    334320643                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst     52479058                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    386799701                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    334320643                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst     52479058                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    386799701                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 153862.567164                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        36556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 153862.567164                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        36556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           60                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           60                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst      9217422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9217422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst      9217422                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9217422                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 153623.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 153623.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 153623.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 153623.700000                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    334320428                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst     52478991                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      386799419                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           67                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst     10308792                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10308792                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    334320643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst     52479058                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    386799701                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 153862.567164                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        36556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           60                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst      9217422                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9217422                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 153623.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 153623.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          223.802636                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          386799694                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              275                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1406544.341818                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206941005264                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   192.227605                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst    31.575031                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.308057                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.050601                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.358658                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.440705                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      15085188614                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     15085188614                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    153965016                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data    146219668                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       300184684                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    153965016                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data    146219668                       # number of overall hits
system.cpu2.dcache.overall_hits::total      300184684                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      9713994                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data     20000120                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      29714114                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      9713994                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data     20000120                       # number of overall misses
system.cpu2.dcache.overall_misses::total     29714114                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 2093682889539                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2093682889539                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 2093682889539                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2093682889539                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    163679010                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data    166219788                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    329898798                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    163679010                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data    166219788                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    329898798                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.059348                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.120323                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.090070                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.059348                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.120323                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.090070                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 104683.516376                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 70460.889042                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 104683.516376                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 70460.889042                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3093699                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        20843                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           152726                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            564                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    20.256531                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    36.955674                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4235201                       # number of writebacks
system.cpu2.dcache.writebacks::total          4235201                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data     10485215                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10485215                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data     10485215                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10485215                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      9514905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9514905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      9514905                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9514905                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 1120038633506                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1120038633506                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 1120038633506                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1120038633506                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.057243                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028842                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.057243                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028842                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 117714.116274                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117714.116274                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 117714.116274                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117714.116274                       # average overall mshr miss latency
system.cpu2.dcache.replacements              19096996                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     87135239                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     84420842                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      171556081                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      8005139                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data     13899764                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     21904903                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 1705882231420                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1705882231420                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     95140378                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     98320606                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    193460984                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.084140                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.141372                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.113226                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 122727.424107                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77876.730676                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data      6215795                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6215795                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      7683969                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7683969                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 998901043264                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 998901043264                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.078152                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039718                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 129998.057419                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 129998.057419                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66829777                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     61798826                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     128628603                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data      1708855                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data      6100356                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      7809211                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data 387800658119                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 387800658119                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     68538632                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     67899182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    136437814                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.024933                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.089844                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.057236                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 63570.168383                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 49659.390445                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data      4269420                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4269420                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data      1830936                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1830936                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data 121137590242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 121137590242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.026966                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.013420                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 66161.564491                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66161.564491                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data       532625                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       357000                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       889625                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         4014                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        37270                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        41284                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data   2479207506                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2479207506                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data       536639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       394270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       930909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.007480                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.094529                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.044348                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 66520.190663                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 60052.502325                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        25946                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        25946                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data        11324                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        11324                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    600254028                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    600254028                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.028721                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.012164                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 53007.243730                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53007.243730                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data       521809                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       330199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       852008                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        14402                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        23532                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        37934                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    332712154                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    332712154                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data       536211                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       353731                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       889942                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.026859                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.066525                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.042625                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 14138.711287                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8770.816523                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        14725                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        14725                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    264485778                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    264485778                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.041628                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.016546                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17961.682716                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17961.682716                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data      4032788                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4032788                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data      3586284                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3586284                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           56.987814                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          321221624                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         19211801                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.720016                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206941017766                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    23.181522                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    33.806292                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.362211                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.528223                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890435                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        350931450                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       350931450                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    278428.812500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   248611.919273                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5240                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       778820                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   937310411169                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED      4454861                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    334325863                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst     52488697                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       386814560                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    334325863                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst     52488697                       # number of overall hits
system.cpu3.icache.overall_hits::total      386814560                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          215                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           287                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          215                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total          287                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst     10749934                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10749934                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst     10749934                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10749934                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    334326078                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst     52488769                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    386814847                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    334326078                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst     52488769                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    386814847                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 149304.638889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 37456.216028                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 149304.638889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 37456.216028                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           60                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           60                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      9137430                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9137430                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      9137430                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9137430                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 152290.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 152290.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 152290.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 152290.500000                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    334325863                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst     52488697                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      386814560                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          215                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst     10749934                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10749934                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    334326078                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst     52488769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    386814847                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 149304.638889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 37456.216028                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           60                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      9137430                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9137430                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 152290.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 152290.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          223.667116                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          386814835                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              275                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1406599.400000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206943035946                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   192.242993                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst    31.424122                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.308082                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.050359                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.358441                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.440705                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      15085779308                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     15085779308                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    154000398                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data    146214515                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       300214913                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    154000398                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data    146214515                       # number of overall hits
system.cpu3.dcache.overall_hits::total      300214913                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      9661228                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data     19984141                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      29645369                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      9661228                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data     19984141                       # number of overall misses
system.cpu3.dcache.overall_misses::total     29645369                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 2105743040876                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2105743040876                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 2105743040876                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2105743040876                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    163661626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data    166198656                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    329860282                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    163661626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data    166198656                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    329860282                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.059032                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.120242                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.089873                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.059032                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.120242                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.089873                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 105370.705745                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 71031.095645                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 105370.705745                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 71031.095645                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3169439                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        20502                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           155959                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            661                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    20.322258                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    31.016641                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4214378                       # number of writebacks
system.cpu3.dcache.writebacks::total          4214378                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data     10478864                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10478864                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data     10478864                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10478864                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      9505277                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9505277                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      9505277                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9505277                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 1121178245083                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1121178245083                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 1121178245083                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1121178245083                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.057192                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028816                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.057192                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.028816                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 117953.242718                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117953.242718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 117953.242718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117953.242718                       # average overall mshr miss latency
system.cpu3.dcache.replacements              19030514                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     87163173                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     84364349                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      171527522                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      7961203                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data     13896827                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     21858030                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 1710097239770                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1710097239770                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     95124376                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     98261176                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    193385552                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.083693                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.141427                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.113028                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 123056.668963                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78236.567512                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data      6219103                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6219103                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      7677724                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7677724                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 998008577658                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 998008577658                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.078136                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.039702                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 129987.555903                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 129987.555903                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66837225                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     61850166                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     128687391                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data      1700025                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data      6087314                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      7787339                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data 395645801106                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 395645801106                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     68537250                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     67937480                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    136474730                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.024804                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.089602                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.057061                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 64995.135967                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50806.289685                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data      4259761                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4259761                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data      1827553                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1827553                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data 123169667425                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 123169667425                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.026901                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.013391                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 67395.948257                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67395.948257                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data       535438                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       369340                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       904778                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         4017                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        38355                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        42372                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data   2552535526                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2552535526                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data       539455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       407695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       947150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.007446                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.094078                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.044736                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 66550.267918                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 60241.091428                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        26847                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        26847                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data        11508                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        11508                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    611463828                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    611463828                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.028227                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.012150                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 53133.805005                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53133.805005                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data       524445                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       341415                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       865860                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        14516                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        24002                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        38518                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    343413866                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    343413866                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data       538961                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       365417                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       904378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.026933                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.065684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.042591                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 14307.718773                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8915.672309                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        15187                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        15187                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    272957751                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    272957751                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.041561                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.016793                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17973.118522                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17973.118522                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data      2829024                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2829024                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data      2516002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2516002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           56.977712                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          321219815                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         19148723                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.774999                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206943048448                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    23.181171                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    33.796541                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.362206                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.528071                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.890277                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        350860533                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       350860533                       # Number of data accesses
system.cpu0.numPwrStateTransitions               3164                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    68840.437065                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   33652.188009                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1581    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       439703                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   937206029299                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    108836731                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   2000208766                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    280348212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2280556978                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   2000208766                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    280348212                       # number of overall hits
system.cpu0.icache.overall_hits::total     2280556978                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst         1016                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           67                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1083                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst         1016                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           67                       # number of overall misses
system.cpu0.icache.overall_misses::total         1083                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst     10728576                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10728576                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst     10728576                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10728576                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   2000209782                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    280348279                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2280558061                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   2000209782                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    280348279                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2280558061                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst       160128                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  9906.349030                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst       160128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  9906.349030                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    93.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          452                       # number of writebacks
system.cpu0.icache.writebacks::total              452                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           60                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           60                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst      9783654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9783654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst      9783654                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9783654                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 163060.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163060.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 163060.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163060.900000                       # average overall mshr miss latency
system.cpu0.icache.replacements                   452                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   2000208766                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    280348212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2280556978                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst         1016                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           67                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1083                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst     10728576                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10728576                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   2000209782                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    280348279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2280558061                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst       160128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  9906.349030                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           60                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst      9783654                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9783654                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 163060.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163060.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.704481                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2280558054                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1076                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2119477.745353                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   592.396630                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst    31.307851                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.949354                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.050173                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999526                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      88941765455                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     88941765455                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    681623098                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    631791874                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1313414972                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    681623098                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    631791874                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1313414972                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      7967238                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data     15605807                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23573045                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      7967238                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data     15605807                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23573045                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data 1822273467712                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1822273467712                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data 1822273467712                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1822273467712                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    689590336                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    647397681                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1336988017                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    689590336                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    647397681                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1336988017                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.011554                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.024105                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017631                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.011554                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.024105                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017631                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 116768.935289                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77303.270227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 116768.935289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77303.270227                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       877423                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5272                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             6473                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   135.551213                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   159.757576                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3009474                       # number of writebacks
system.cpu0.dcache.writebacks::total          3009474                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data     11942605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11942605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data     11942605                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11942605                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      3663202                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3663202                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      3663202                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3663202                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data 474760188247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 474760188247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data 474760188247                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 474760188247                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.005658                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002740                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.005658                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002740                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 129602.513934                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129602.513934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 129602.513934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129602.513934                       # average overall mshr miss latency
system.cpu0.dcache.replacements              10319316                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    399929471                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    390472945                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      790402416                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6034246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      5837550                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11871796                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data 825834900225                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 825834900225                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    405963717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    396310495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    802274212                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.014864                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.014730                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014798                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 141469.434990                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69562.760363                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data      3171864                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3171864                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      2665686                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2665686                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data 369405448545                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 369405448545                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.006726                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 138578.005266                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 138578.005266                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    281693627                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    241318929                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     523012556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      1932992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data      9768257                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11701249                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data 996438567487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 996438567487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    283626619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    251087186                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    534713805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.006815                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.038904                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021883                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 102007.816490                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85156.598880                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data      8770741                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8770741                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data       997516                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       997516                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data 105354739702                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 105354739702                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.003973                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001866                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 105617.092560                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 105617.092560                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     25658055                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     28381441                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     54039496                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         5594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data        86022                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        91616                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data   3812090985                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3812090985                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     25663649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     28467463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     54131112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.003022                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001692                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 44315.302888                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41609.445785                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data        75208                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        75208                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data        10814                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        10814                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data    430962411                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    430962411                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000380                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data 39852.266599                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39852.266599                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     25506273                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     27823470                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     53329743                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data       155001                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus00.data       155122                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       310123                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus00.data   5408976639                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   5408976639                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     25661274                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     27978592                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     53639866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.006040                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus00.data     0.005544                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005782                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus00.data 34869.178060                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17441.391445                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus00.data       155122                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       155122                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus00.data   5281606491                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   5281606491                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus00.data     0.005544                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.002892                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus00.data 34048.081452                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34048.081452                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus00.data    108305325                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    108305325                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus00.data    106303725                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    106303725                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.588109                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1433107312                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11015456                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           130.099681                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   137.947196                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data   117.640913                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.538856                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.459535                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998391                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      46243303296                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     46243303296                       # Number of data accesses
system.cpu1.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    239662.294118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   251242.723034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14845                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       827238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   937310791771                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      4074259                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst    334314443                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst     52655036                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       386969479                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst    334314443                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst     52655036                       # number of overall hits
system.cpu1.icache.overall_hits::total      386969479                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          214                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           274                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          214                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total          274                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst      9996242                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9996242                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst      9996242                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9996242                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst    334314657                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst     52655096                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    386969753                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst    334314657                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst     52655096                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    386969753                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 166604.033333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36482.635036                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 166604.033333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36482.635036                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst      8928594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8928594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst      8928594                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8928594                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 162338.072727                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162338.072727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 162338.072727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162338.072727                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst    334314443                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst     52655036                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      386969479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          214                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst      9996242                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9996242                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst    334314657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst     52655096                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    386969753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 166604.033333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36482.635036                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst      8928594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8928594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 162338.072727                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162338.072727                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          219.841514                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          386969748                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              269                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1438549.249071                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     206938944220                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   191.344266                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst    28.497248                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.306641                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.045669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.352310                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.431090                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      15091820636                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     15091820636                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    154048300                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    147081394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       301129694                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    154048300                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    147081394                       # number of overall hits
system.cpu1.dcache.overall_hits::total      301129694                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data      9647558                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data     19981314                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      29628872                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data      9647558                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data     19981314                       # number of overall misses
system.cpu1.dcache.overall_misses::total     29628872                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 2116035244796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2116035244796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 2116035244796                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2116035244796                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    163695858                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    167062708                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    330758566                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    163695858                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    167062708                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    330758566                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.058936                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.119604                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.089579                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.058936                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.119604                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.089579                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 105900.705269                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71418.015671                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 105900.705269                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71418.015671                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3113386                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        20864                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           154683                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            757                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    20.127525                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    27.561427                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4212514                       # number of writebacks
system.cpu1.dcache.writebacks::total          4212514                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data     10459605                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10459605                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data     10459605                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10459605                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      9521709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9521709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      9521709                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9521709                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 1122198887005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1122198887005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 1122198887005                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1122198887005                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.056995                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.028787                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.056995                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028787                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 117856.877059                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117856.877059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 117856.877059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117856.877059                       # average overall mshr miss latency
system.cpu1.dcache.replacements              19036617                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data     87196069                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     84845791                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      172041860                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      7948397                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data     13905123                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     21853520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data 1717208428780                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1717208428780                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data     95144466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data     98750914                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    193895380                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.083540                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.140810                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.112708                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 123494.659399                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78578.115964                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data      6215066                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6215066                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      7690057                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7690057                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data 1000496249114                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1000496249114                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.077873                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039661                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 130102.579098                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 130102.579098                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data     66852231                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     62235603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     129087834                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      1699161                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      6076191                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7775352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 398826816016                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 398826816016                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data     68551392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     68311794                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    136863186                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.024787                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.088948                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.056811                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 65637.636476                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51293.731270                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      4244539                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4244539                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data      1831652                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1831652                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data 121702637891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 121702637891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.026813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013383                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 66444.192396                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66444.192396                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data       532137                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data       359282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       891419                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         4068                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data        37582                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        41650                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   2492464898                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2492464898                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data       536205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data       396864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       933069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.007587                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.094697                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.044638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 66320.709329                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 59843.094790                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data        25956                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        25956                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data        11626                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        11626                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    594123156                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    594123156                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.029295                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012460                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 51102.972303                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51102.972303                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data       521090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data       332532                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       853622                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data        14614                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data        23661                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        38275                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data    331879878                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    331879878                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data       535704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data       356193                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       891897                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.027280                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.066427                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042914                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 14026.451883                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8670.930843                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data        14703                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        14703                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data    263777894                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    263777894                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.041278                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.016485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 17940.413113                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17940.413113                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data      3923842                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3923842                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data      3494472                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3494472                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           56.991161                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          322110317                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         19152316                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.818348                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     206938956722                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data    23.183576                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    33.807585                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.362243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.528244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890487                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        351735848                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       351735848                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           34                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 345624.529412                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 238649.549110                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        23807                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       856890                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           17                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 997377724279                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      5875617                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 1002616400104                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 385426.866667                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 283287.974476                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        19866                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       869074                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 854347426577                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      5781403                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 1145646792020                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3856960                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1431688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           60                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5340468                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          520305                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        302935                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         781611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1417                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         3449                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           660780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          660137                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7025280                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        14619                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        14619                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     12162166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12162346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        15360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    672990592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673005952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9944818                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241253376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12285470                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.692729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.589097                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4599201     37.44%     37.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6862039     55.85%     93.29% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 824230      6.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12285470                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4078937671                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       2909442409                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7161351584                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            125100                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 235684.444444                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 256888.496469                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        40066                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       834929                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 684392880000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      2121160                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 1315604998840                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data    197298304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data    720302848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    649705216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    648472960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    648944768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    720170624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    727325696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    728547712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    656342528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    649321088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    649540224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    720061568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    727057024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    727021568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    655439488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    649305216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    647671424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total       11122585344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        57088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks   2045677824                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total     2045677824                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data      1541393                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data      5627366                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      5075822                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      5066195                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      5069881                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      5626333                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      5682232                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      5691779                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      5127676                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      5072821                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      5074533                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      5625481                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      5680133                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      5679856                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      5120621                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      5072697                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      5059933                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           86895198                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks     15981858                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          15981858                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data    185660171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data    677813987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    611380733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    610221165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst         2409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    610665142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    677689563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    684422575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    685572508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    617626526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    611019264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    611225473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    677586940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    684169751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    684136387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    616776755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    611004328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    609466909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total          10466491897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst         2409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           53721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    1925008414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1925008414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    1925008414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data    185660171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data    677813987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    611380733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    610221165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst         2409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    610665142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    677689563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    684422575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    685572508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    617626526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    611019264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    611225473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    677586940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    684169751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    684136387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    616776755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    611004328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    609466909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total         12391500311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  22506682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples   3060269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples   9447387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   9360549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   9363705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   9377783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   9423716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   9500615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   9526258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   9443813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   9381613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   9379704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   9443121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   9533655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   9502437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   9453045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   9397872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   9358983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000020567742                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds      1406555                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds      1406555                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState          158329767                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          21267693                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   86895206                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  15981858                       # Number of write requests accepted
system.mem_ctrls0.readBursts                173790412                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                31963716                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ              19834995                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              9457034                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          4535677                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          7242116                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          8325198                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3         14841190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          7974460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          8775537                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6         10936370                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          3762969                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          4078272                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9         20318575                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         4569259                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11        14790587                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         5617179                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13        29768297                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         5855158                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         2564566                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0          1163778                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1          1776144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2          1101562                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           767003                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1558622                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1148651                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6          1715513                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7          1156996                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8          1705240                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           668886                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10         1643334                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11         1089568                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12         1950808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13         2177748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14         1265864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15         1616941                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                     16.81                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     34.58                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                12802913595676                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              769777050000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           15689577533176                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    83159.88                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat              101909.88                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                   518833                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        2                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits               104790353                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits               14670724                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.07                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.18                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6            173790412                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            31963716                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 105672                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 171177                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 599339                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 878372                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                1879540                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                2533313                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                4153171                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                5199947                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                7092483                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                8271862                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10               9821166                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11              10707608                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12              11374399                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13              11643664                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14              11293136                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15              10903671                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16               9802868                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17               8989991                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18               7574047                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19               6645579                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20               5304146                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21               4500558                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22               3431904                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23               2845337                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24               2082942                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25               1701580                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26               1198509                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                967197                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                654436                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                522915                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                622702                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                482186                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    49                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    91                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 11274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                136004                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                166650                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                373498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                412612                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                617967                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                653879                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                824743                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                854010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                994814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27               1017548                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28               1130913                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29               1148365                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30               1239765                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31               1253118                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32               1323900                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33               1305937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                983577                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                950382                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                796215                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                774011                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                646659                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                630042                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                539969                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                526011                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                445904                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                433361                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                354512                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                343115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                272159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                261730                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                204283                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                195955                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                150732                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                144641                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                110321                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                105994                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                 80792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                 76409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                 10774                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  3299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                   387                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                   228                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                    39                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     57000975                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   198.129409                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   168.606325                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   153.354941                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       231909      0.41%      0.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     40636279     71.29%     71.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      9518526     16.70%     88.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511      3111612      5.46%     93.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639      1385870      2.43%     96.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       748587      1.31%     97.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       456051      0.80%     98.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023       292215      0.51%     98.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       619926      1.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     57000975                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples      1406555                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    109.455642                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    94.661333                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    57.089240                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31         59954      4.26%      4.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63       241032     17.14%     21.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95       350687     24.93%     46.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127       299135     21.27%     67.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159       208051     14.79%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191       121265      8.62%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223        65078      4.63%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-255        33236      2.36%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-287        15996      1.14%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-319         7106      0.51%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-351         3101      0.22%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-383         1232      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-415          461      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::416-447          144      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-479           52      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::480-511           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-543            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::544-575            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total      1406555                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples      1406555                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.001264                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.001154                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.064313                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16         1405764     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             324      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             200      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             138      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              62      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              38      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total      1406555                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            9853146240                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ             1269439680                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten             1440426112                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys            11122586368                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys          2045677824                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     9271.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1355.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                 10466.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  1925.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       83.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   72.44                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  10.59                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062685118040                       # Total gap between requests
system.mem_ctrls0.avgGap                     10329.66                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data    195857024                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data    604632768                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    599075136                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    599277120                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    600178112                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    603117824                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    608039360                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    609680512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    604404032                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    600423232                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    600301056                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    604359616                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    610153920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    608155968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    604994752                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    601463808                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    598974912                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks   1440426112                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 3854.387220698272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 184303908.786522179842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 3011.240016170525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 568966995.652984261513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 3252.139217464167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 563737194.442499876022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 3252.139217464167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 563927263.912320613861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 2408.992012936420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 564775108.651273608208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 2890.790415523704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 567541414.404528737068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 2890.790415523704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 572172641.324598670006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 3011.240016170525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 573716985.879291892052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 3372.588818110989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 568751752.216628313065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 3252.139217464167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 565005769.636512279510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 3252.139217464167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 564890800.492694854736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 3131.689616817347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 568709956.205203890800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 3131.689616817347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 574162468.727284193039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 2890.790415523704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 572282370.910787940025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 3613.488019404630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 569307627.123613476753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 3493.038418757809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 565984964.664970517159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 3011.240016170525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 563642882.405193448067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1355458983.997289657593                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data      3082790                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data     11254734                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data     10151644                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data     10132390                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data     10139764                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data     11252666                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data     11364464                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data     11383558                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data     10255354                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data     10145642                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data     10149066                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data     11250964                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data     11360268                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data     11359712                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data     10241244                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data     10145394                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data     10119866                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     31963716                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      6917302                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data 329740297032                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      5273188                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data 958086574081                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      5255936                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 959263486103                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      5502872                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 957452855340                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      3784656                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 958206883402                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      4952032                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 965352618064                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      5191588                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 970276959779                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      4722488                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 966365730383                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      5654456                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 960440329461                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      6597170                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 952180075182                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      5272928                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 953472116995                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      5072360                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 959476827873                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      5552848                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 966176752928                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      5207172                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 968981307309                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      6957668                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 960097371808                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      6266826                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 950034439599                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      6481132                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 953878245215                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 35636101920761                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst    108082.84                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data    106961.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    105463.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     85127.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst     97332.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     94493.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst    101905.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     94494.28                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst     94616.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     94499.92                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst    103167.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     85788.79                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst    108158.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     85378.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst     94449.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     84891.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst    100972.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     93652.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst    122169.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     93851.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst     97646.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     93946.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst     97545.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     85279.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst    106785.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     85048.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst    108482.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     85299.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst    115961.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     93748.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst    108048.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     93641.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst    129622.64                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     94257.99                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   1114892.33                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy        211169983920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy        112239477900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       625191880320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       63257990580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    482184184620                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      2021151840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1579951965660                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1486.754557                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   1493975383                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1025705838587                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy        195817091820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy        104079222225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       474049711380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       54226764180                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    481937020650                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      2229386400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1396226493135                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1313.866590                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   2026579291                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1025173234679                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data    188663552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data    486719104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    556460288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    556041088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    556457344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    486060160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    480070528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    481112704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    549795456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    556863360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    556812416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    486684032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    480770176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    480074752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    549210368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    557396736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    556128384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        8565387648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        67200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks   2207243648                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     2207243648                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data      1473934                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data      3802493                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      4347346                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      4344071                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      4347323                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      3797345                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      3750551                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      3758693                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      4295277                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      4350495                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      4350097                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      3802219                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      3756017                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      3750584                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      4290706                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      4354662                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      4344753                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           66917091                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks     17244091                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          17244091                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data    177534762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data    458008763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst         3975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    523636090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst         3975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    523241617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    523633319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    457388689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    451752370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    452733071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    517364399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    524015385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    523967446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    457975760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst         3975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    452410748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    451756345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst         4095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    516813824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst         3975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    524517299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    523323764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           8060136887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst         3975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst         3975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst         3975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst         4095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst         3975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           63236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2077043874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2077043874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2077043874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data    177534762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data    458008763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst         3975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    523636090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst         3975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    523241617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    523633319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    457388689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    451752370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    452733071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    517364399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    524015385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    523967446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    457975760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst         3975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    452410748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    451756345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst         4095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    516813824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst         3975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    524517299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    523323764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         10137180762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  26069224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples   2930225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples   6913851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   6833921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   6874488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   6875263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   6840157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   6780336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   6808571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   6838920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   6919529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   6911165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   6871574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   6833465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   6798956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   6859240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   6944487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   6903154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000022999518                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds      1625325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds      1625325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState          133342986                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          24602007                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   66917095                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  17244091                       # Number of write requests accepted
system.mem_ctrls1.readBursts                133834190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                34488182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ              21095838                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              8418958                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          3590288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          5614408                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          4629774                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3         13383714                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          5392606                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          3730971                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          6695903                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          6062655                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          2459602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          8123141                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10        12307449                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11        23415257                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         2615831                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         4841757                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         6941895                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         2933098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0          1908120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1          1288627                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2          1832374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          1535404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1024092                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1917309                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6          1214113                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7          1876708                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8          1205420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9          1512238                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          950177                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11         1960011                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12         1471258                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13         3223963                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14         2109965                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15         1039413                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     10.51                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     28.77                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                6861719122962                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              563691745000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           8975563166712                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    60864.11                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               79614.11                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                    18761                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                77410440                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits               16812946                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.66                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.49                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6            133834190                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            34488182                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2007203                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2676545                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                5387813                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                6406899                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                8390966                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                9189033                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                9735983                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                9976790                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                9218555                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                8929096                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10               7508231                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11               6946290                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12               5455754                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13               4861873                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14               3630828                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15               3149099                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16               2259835                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17               1916644                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18               1324549                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19               1105422                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                735440                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                602874                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                387301                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                312182                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                193055                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                152453                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                 90105                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                 69926                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                 40398                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                 30288                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                 27144                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                 19778                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  5973                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  8596                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 60267                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                453335                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                564365                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20               1063009                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21               1164763                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22               1500491                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23               1556505                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24               1723352                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25               1746926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26               1823655                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27               1833415                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28               1861972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29               1854477                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30               1854201                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31               1836105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32               1823048                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33               1672860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                484415                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                399022                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                213770                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                186772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                102900                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                 90452                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                 50297                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                 44273                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                 24580                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                 21640                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                 12025                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                 10654                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                  5927                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  5230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  2870                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  2469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  1425                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  1249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                   649                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                   563                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   323                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   299                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                    59                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     44584139                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   199.256506                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   167.029588                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   167.761357                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       263093      0.59%      0.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     32415603     72.71%     73.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      7079248     15.88%     89.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      2026229      4.54%     93.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       868153      1.95%     95.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       494860      1.11%     96.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       333733      0.75%     97.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       241436      0.54%     98.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       861784      1.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     44584139                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples      1625325                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     69.363532                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    63.882029                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    27.282518                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          7699      0.47%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        76292      4.69%      5.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47       258418     15.90%     21.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63       391379     24.08%     45.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       369072     22.71%     67.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95       256214     15.76%     83.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111       143712      8.84%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        69942      4.30%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        31741      1.95%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        12918      0.79%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         5067      0.31%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         1856      0.11%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207          682      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          215      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239           78      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255           29      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total      1625325                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples      1625325                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.039372                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.035306                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.396067                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16         1602868     98.62%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            5996      0.37%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            5105      0.31%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            5498      0.34%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            2005      0.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            2125      0.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             544      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             697      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24             164      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25             199      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              33      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27              56      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28              13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29              13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total      1625325                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            7215254336                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ             1350133632                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten             1668428288                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             8565388160                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys          2207243648                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     6789.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1570.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  8060.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2077.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       65.31                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   53.04                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  12.27                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062685116704                       # Total gap between requests
system.mem_ctrls1.avgGap                     12626.78                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data    187534400                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data    442486464                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    437370944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    439967232                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    440016832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    437770048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    433941376                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    435748544                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    437690880                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    442849856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    442314496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    439780736                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    437341760                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    435133184                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    438991360                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    444447168                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    441801856                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks   1668428288                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 3372.588818110989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 176472215.527665555477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 3613.488019404630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 416385295.940812051296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 3974.836821345094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 411571527.650961875916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 3974.836821345094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 414014667.125681638718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 3493.038418757809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 414061341.345932304859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 3613.488019404630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 411947089.505778670311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 3493.038418757809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 408344261.276031255722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 3733.937620051452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 410044828.962763428688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 3733.937620051452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 411872591.427778601646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 3613.488019404630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 416727252.357048392296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 3854.387220698272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 416223471.902343034744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 3733.937620051452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 413839172.057539224625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 3974.836821345094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 411544065.142014384270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 3613.488019404630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 409465767.507653832436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 4095.286421991915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 413096359.370350301266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 3974.836821345094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 418230342.923520088196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 3372.588818110989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 415741071.251752555370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1570011882.792650699615                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data      2947870                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data      7604986                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      8694692                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      8688142                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      8694646                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      7594690                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      7501104                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      7517386                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      8590554                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      8700990                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      8700196                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      7604438                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      7512034                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      7501168                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      8581412                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      8709324                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      8689508                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     34488182                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      5744558                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data 251392631053                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      5466616                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data 545967186209                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      6081138                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 543685536190                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      7027724                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 547435405641                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      6446948                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 547632369456                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      5103236                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 541673409149                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      4735540                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 537515108848                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      5622200                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 538154994414                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      5427388                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 544319223966                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      5948770                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 550503864611                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      5016044                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 550882082283                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      6059888                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 547829523250                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      5526362                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 539025258975                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      5874776                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 538016518124                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      7054180                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 546678821802                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      5402126                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 551459243148                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      5445120                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 553294006979                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 29618096297477                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst    102581.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     85279.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst     91110.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     71790.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst     92138.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     62530.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst    106480.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     63009.49                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst    111154.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     62985.01                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst     85053.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     71322.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst     81647.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     71658.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst     90680.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     71588.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst     87538.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     63362.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst     99146.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     63269.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst     78375.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     63318.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst     97740.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     72040.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst     83732.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     71754.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst     97912.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     71724.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst    103737.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     63705.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst     81850.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     63318.26                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst     97234.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     63673.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks    858789.72                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy        148659498120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         79014366750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       454375534200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       70326162900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    482437722900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      1807739520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1320508320870                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1242.614843                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE    922803135                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1026277010835                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy        169671361440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         90182440755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       350576270520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       65755019340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    482060719200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      2125202400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1244258310135                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1170.862629                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   1698667799                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1025501146171                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data        22284                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22284                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data        22284                       # number of overall hits
system.l2.overall_hits::total                   22284                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           60                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data      3310907                       # number of demand (read+write) misses
system.l2.demand_misses::total                3310967                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           60                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data      3310907                       # number of overall misses
system.l2.overall_misses::total               3310967                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst      9704841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data 459646883968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     459656588809                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst      9704841                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data 459646883968                       # number of overall miss cycles
system.l2.overall_miss_latency::total    459656588809                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           60                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      3333191                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3333251                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           60                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      3333191                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3333251                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.993315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993315                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.993315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993315                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 161747.350000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 138828.086675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 138828.502008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 161747.350000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 138828.086675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 138828.502008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              697298                       # number of writebacks
system.l2.writebacks::total                    697298                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus00.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus00.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus00.inst           60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data      3310906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3310966                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data      3310906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3310966                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst      9193429                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data 431345919402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 431355112831                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst      9193429                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data 431345919402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 431355112831                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.993314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993314                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.993314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993314                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 153223.816667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 130280.327923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 130280.743696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 153223.816667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 130280.327923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 130280.743696                       # average overall mshr miss latency
system.l2.replacements                        3759656                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       734390                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           734390                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       734390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       734390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           60                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               60                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           60                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           60                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2276628                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2276628                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus00.data       327155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             327155                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus00.data   5084740980                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   5084740980                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus00.data       327155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           327155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus00.data 15542.299461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15542.299461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus00.data       327155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        327155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus00.data   7706630823                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   7706630823                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 23556.512427                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23556.512427                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus00.data       154931                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           154931                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus00.data   4829735287                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   4829735287                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus00.data       154931                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         154931                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus00.data 31173.459714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 31173.459714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus00.data       154931                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       154931                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus00.data   3784827171                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   3784827171                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 24429.114709                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24429.114709                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus00.data          191                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          191                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus00.data    103183360                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total    103183360                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus00.data          191                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          191                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus00.data 540227.015707                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 540227.015707                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus00.data          191                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          191                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus00.data     82660779                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total     82660779                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus00.data 432778.947644                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 432778.947644                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data        12222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data       643989                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              643989                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data  93335301465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   93335301465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data       656211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            656211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.981375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data 144933.067902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 144933.067902                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data       643989                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         643989                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data  87828547267                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  87828547267                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.981375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data 136382.061288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136382.061288                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst      9704841                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9704841                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           60                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             60                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 161747.350000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 161747.350000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           60                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           60                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst      9193429                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9193429                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 153223.816667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 153223.816667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data        10062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data      2666918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2666918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data 366311582503                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 366311582503                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      2676980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2676980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.996241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.996241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 137353.897834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 137353.897834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus00.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data      2666917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2666917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data 343517372135                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 343517372135                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.996241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.996241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 128806.922801                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 128806.922801                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus00.data        14602                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             14602                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus00.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              17                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus00.data        14619                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         14619                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus00.data     0.001163                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.001163                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus00.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus00.data       308814                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       308814                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus00.data     0.001163                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.001163                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus00.data 18165.529412                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18165.529412                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.789604                       # Cycle average of tags in use
system.l2.tags.total_refs                     4384104                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4047937                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.083046                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.495047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data       0.000194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     0.000700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data    51.293662                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.195235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.801463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996713                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 113527649                       # Number of tag accesses
system.l2.tags.data_accesses                113527649                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
