# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573703634
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-8441) cnl_sc2_driver.sv(306): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
# Error opening C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/(vsim-8441) cnl_sc2_driver.sv
# Path name 'C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/(vsim-8441) cnl_sc2_driver.sv' doesn't exist.
# A time value could not be extracted from the current line
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573704221
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-8441) cnl_sc2_driver.sv(306): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573704252
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vsim-8343) cnl_sc2_driver.sv(306): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal
# 
# for the left hand side of this or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 5
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573704284
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-8441) cnl_sc2_driver.sv(306): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
# Error opening C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/(vsim-8441) cnl_sc2_driver.sv
# Path name 'C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/(vsim-8441) cnl_sc2_driver.sv' doesn't exist.
# A time value could not be extracted from the current line
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573704514
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573704596
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-8441) cnl_sc2_driver.sv(306): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573704657
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-8441) cnl_sc2_driver.sv(306): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573704814
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-8441) cnl_sc2_driver.sv(306): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
run -all
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 318
step -over
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-8441) cnl_sc2_driver.sv(306): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 318
step -over
run -continue
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 318
step -over
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573705082
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-8441) cnl_sc2_driver.sv(306): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573705367
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573705407
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573705612
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573705660
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 303
step -over
step -over
step -over
run -continue
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 314
step -over
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573706324
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
run -all
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573706545
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
run -all
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 313
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 313
step -over
run -continue
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 314
step -over
step -over
step -over
step -over
run -continue
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 313
step -over
step -over
step -over
step -over
step -over
run -continue
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 314
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 314
step -over
step -over
step -over
run -continue
# Break in Task cnl_sc2_testbench/cnl_sc2_driver::slv_intf_stim at cnl_sc2_driver.sv line 314
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573710641
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vsim-3053) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(241): Illegal inout port connection for "port 'slv_dbg_rdAddr'".
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 5
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573710734
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Error: (vsim-3053) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): Illegal inout port connection for "port 'slv_dbg_rdAddr'".
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vsim-3053) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(241): Illegal inout port connection for "port 'slv_dbg_rdAddr'".
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 5
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573710881
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# ** Error: cnl_sc2_driver.sv(304): near "m_quad_intf": syntax error, unexpected IDENTIFIER, expecting ';'
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./sim_compile.do line 15
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
# 1573711273
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# ** Error: cnl_sc2_driver.sv(304): near "m_quad_intf": syntax error, unexpected IDENTIFIER, expecting ';'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# ** Error: subinvocation of vlog failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for 'C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench'.
# 
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 5
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573711315
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-8441) cnl_sc2_driver.sv(303): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench/cnl_sc2_driver #(10, 2)
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573711459
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573742904
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-8441) cnl_sc2_monitor.sv(105): Clocking block output m_quad_intf.clk_if_cb.slv_dbg_rdAddr is not legal in this
# 
# or another expression.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573743636
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 20640
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 20640
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21424
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21424
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573745698
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
run -all
run -all
run -all
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573745842
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573746119
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
# Causality operation skipped due to absense of debug database file
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573746431
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573746492
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573746672
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573749443
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573776042
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573776103
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573776256
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(120): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxxxxxxxx into array dimension [1023:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_true_dual_port_no_change_ram.v(152): Index xxxx into array dimension [1023:0] is out of bounds.
#    Time: 140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/weight_table/genblk2
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573776609
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573777140
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573777310
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Error: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(734): (vlog-2730) Undefined variable: 'clk_oore'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./sim_compile.do line 32
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION +define+SLV_DEBUG -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$..."
# 1573777727
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5' at "C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): Instantiation of 'cnn_layer_accel_quad' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5' at "C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5".
# 
# No such file or directory. (errno = ENOENT)
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 5
do sim_compile.do; do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario2/cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# -- Compiling package cnl_sc2_monitor_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_awe_rowbuffers_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(131): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1573777797
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(268): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(273): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(278): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_in_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(50).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [PCDPC] - Port size (16 or 16) does not match connection size (128) for port 'cascade_out_data'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(54).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pip_primed'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'pfb_loaded'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario2/cnl_sc2_testbench.sv(199): [TFMPC] - Missing connection for port 'all_pfb_loaded'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) cnl_sc2_generator.sv(320): Index 16387 into array dimension [0:16386] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           4
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "/verification_results.csv" for writing.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_scoreboard.sv(86)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(90)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-3535) [FOFIA] - Failed to open file "/test_index.txt" for appending.
# 
# Permission denied. (errno = EACCES)    : cnl_sc2_agent.sv(144)
#    Time: 0 ns  Iteration: 0  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 160
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10420
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10584
# // Test Index: 0
# // Started Slave Intferface Stimulation
# // --------------------------------------------------------------
# 
# 
