// Seed: 776670702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  assign module_2.id_8 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3
);
  wire  id_5;
  wor   id_6;
  uwire id_7;
  assign id_6 = 1;
  assign id_6 = id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6
  );
  id_8 :
  assert property (@(negedge id_7) 1)
  else $display;
  wire id_9;
  wire id_10;
  id_11 :
  assert property (@(negedge 1'b0) 1)
  else $display;
endmodule
