<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: assignment in expression simulation test
rc: 1 (means success: 0)
tags: 11.3.6
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv</a>
defines: 
time_elapsed: 0.785s
ram usage: 35848 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppje556qi/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-11 <a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:7</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmppje556qi/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmppje556qi/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmppje556qi/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_top&#39;.
Warning: wire &#39;\c&#39; is assigned in a block at <a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:14</a>.0-14.0.
verilog-ast&gt; AST_MODULE &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:7</a>.0-7.0&gt; [0x32614e0] str=&#39;\work_top&#39;
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-9" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:9</a>.0-9.0&gt; [0x3263fd0 -&gt; 0x3268320] str=&#39;\a&#39; basic_prep
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-10" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:10</a>.0-10.0&gt; [0x3264190 -&gt; 0x3268540] str=&#39;\b&#39; basic_prep
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-11" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:11</a>.0-11.0&gt; [0x3264310 -&gt; 0x3268710] str=&#39;\c&#39; basic_prep
verilog-ast&gt;   AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3261d90]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-13" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:13</a>.0-13.0&gt; [0x3261ed0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:14</a>.0-14.0&gt; [0x32620d0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:14</a>.0-14.0&gt; [0x32622b0 -&gt; 0x3268320] str=&#39;\a&#39; basic_prep
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:14</a>.0-14.0&gt; [0x32624d0]
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:14</a>.0-14.0&gt; [0x3262670 -&gt; 0x3268540] str=&#39;\b&#39; basic_prep
verilog-ast&gt;           AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:14</a>.0-14.0&gt; [0x3262890] basic_prep
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:14</a>.0-14.0&gt; [0x3262af0 -&gt; 0x3268710] str=&#39;\c&#39; basic_prep
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3262cd0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
verilog-ast&gt;       AST_TCALL &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-15" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:15</a>.0-15.0&gt; [0x3262e30] str=&#39;$display&#39;
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3263000] str=&#39;&#34;:assert: (5 == %d)&#34;&#39; bits=&#39;0010001000111010011000010111001101110011011001010111001001110100001110100010000000101000001101010010000000111101001111010010000000100101011001000010100100100010&#39;(160) range=[159:0] int=627321122
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-15" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:15</a>.0-15.0&gt; [0x32631d0] str=&#39;\a&#39;
verilog-ast&gt;       AST_TCALL &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-16" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:16</a>.0-16.0&gt; [0x3263350] str=&#39;$display&#39;
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3263580] str=&#39;&#34;:assert: (5 == %d)&#34;&#39; bits=&#39;0010001000111010011000010111001101110011011001010111001001110100001110100010000000101000001101010010000000111101001111010010000000100101011001000010100100100010&#39;(160) range=[159:0] int=627321122
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-16" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:16</a>.0-16.0&gt; [0x3263750] str=&#39;\b&#39;
verilog-ast&gt;       AST_TCALL &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-17" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:17</a>.0-17.0&gt; [0x3263910] str=&#39;$display&#39;
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3263b20] str=&#39;&#34;:assert: (5 == %d)&#34;&#39; bits=&#39;0010001000111010011000010111001101110011011001010111001001110100001110100010000000101000001101010010000000111101001111010010000000100101011001000010100100100010&#39;(160) range=[159:0] int=627321122
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-17" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:17</a>.0-17.0&gt; [0x3263cf0] str=&#39;\c&#39;
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-0" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:0</a>.0-0.0&gt; [0x3268320] str=&#39;\a&#39;
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-0" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:0</a>.0-0.0&gt; [0x3268540] str=&#39;\b&#39;
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-0" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:0</a>.0-0.0&gt; [0x3268710] str=&#39;\c&#39;
<a href="../../../tests/chapter-11/11.3.6--assign_in_expr-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.3.6--assign_in_expr-sim.sv:14</a>: ERROR: Don&#39;t know how to detect sign and width for AST_ASSIGN_EQ node!

</pre>
</body>