
5. Printing statistics.

=== $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            172
   Number of public wires:           5
   Number of public wire bits:      71
   Number of memories:               1
   Number of memory bits:          160
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            363
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            182
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== addersub ===

   Number of wires:                  8
   Number of wire bits:            135
   Number of public wires:           8
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1
     dummy_add_sub                   1

=== branchresolve ===

   Number of wires:                 16
   Number of wire bits:             78
   Number of public wires:          10
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and                            6
     $eq                             1
     $not                            4
     $or                             1
     $reduce_or                      1

=== data_mem ===

   Number of wires:                 20
   Number of wire bits:            193
   Number of public wires:          20
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            1
     $not                            2
     $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      1
     load_data_translator            1
     onecyclestall                   1
     store_data_translator           1

=== dummy_add_sub ===

   Number of wires:                  6
   Number of wire bits:            162
   Number of public wires:           6
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     full_adder                     32

=== dummy_counter ===

   Number of wires:                 23
   Number of wire bits:            172
   Number of public wires:           8
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                            1
     $dffe                           1
     $eq                             7
     $logic_not                      1
     $mux                            1
     $ne                             1
     $not                            1
     $pmux                           1
     $reduce_and                     1
     $reduce_or                      1

=== dummy_mult ===

   Number of wires:                  6
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mul                            1
     $sdff                           1

=== fakedelay ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== full_adder ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            3
     $or                             2
     $xor                            2

=== hi_reg ===

   Number of wires:                  5
   Number of wire bits:             67
   Number of public wires:           5
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                          1

=== ifetch ===

   Number of wires:                 42
   Number of wire bits:            451
   Number of public wires:          36
   Number of public wire bits:     445
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $mux                            1
     $not                            5
     $or                             2
     $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\dual_port_ram      1
     dummy_counter                   1
     register_1bit                   1

=== lo_reg ===

   Number of wires:                  5
   Number of wire bits:             67
   Number of public wires:           5
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                          1

=== load_data_translator ===

   Number of wires:                  4
   Number of wire bits:             67
   Number of public wires:           4
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== logic_unit ===

   Number of wires:                 13
   Number of wire bits:            262
   Number of public wires:           5
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and                            1
     $eq                             3
     $logic_not                      1
     $not                            1
     $or                             1
     $pmux                           1
     $xor                            1

=== merge26lo ===

   Number of wires:                  3
   Number of wire bits:             90
   Number of public wires:           3
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mul ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          20
   Number of public wire bits:     248
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            4
     $mux                            1
     $not                            1
     $or                             1
     $reduce_or                      2
     dummy_mult                      1
     onecyclestall                   1

=== nop ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== onecyclestall ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $and                            1
     $not                            1
     $pmux                           1
     $sdff                           1

=== pcadder ===

   Number of wires:                  5
   Number of wire bits:            131
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1

=== pipereg_w1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                          1

=== pipereg_w26 ===

   Number of wires:                  9
   Number of wire bits:             59
   Number of public wires:           6
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                          1

=== pipereg_w32 ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                          1

=== pipereg_w5 ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                          1

=== pipereg_w6 ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                          1

=== reg_file ===

   Number of wires:                 15
   Number of wire bits:            263
   Number of public wires:          14
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $and                            1
     $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\single_port_ram      2
     $reduce_or                      1

=== register_1bit ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                          1

=== signext16 ===

   Number of wires:                  2
   Number of wire bits:             48
   Number of public wires:           2
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== store_data_translator ===

   Number of wires:                 14
   Number of wire bits:            149
   Number of public wires:           5
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $eq                             4
     $logic_not                      1
     $mux                            2
     $pmux                           4

=== system ===

   Number of wires:                398
   Number of wire bits:           2301
   Number of public wires:         141
   Number of public wire bits:    1603
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                318
     $and                            1
     $dff                            1
     $dffe                          21
     $eq                           108
     $logic_and                      2
     $logic_not                      4
     $mux                           34
     $ne                            14
     $not                            4
     $or                             1
     $pmux                          27
     $reduce_and                    16
     $reduce_bool                   15
     $reduce_or                     40
     addersub                        1
     branchresolve                   1
     data_mem                        1
     fakedelay                       1
     hi_reg                          1
     ifetch                          1
     lo_reg                          1
     logic_unit                      1
     merge26lo                       1
     mul                             1
     nop                             4
     pcadder                         1
     pipereg_w1                      2
     pipereg_w26                     1
     pipereg_w32                     3
     pipereg_w5                      3
     pipereg_w6                      2
     reg_file                        1
     zeroer                          3

=== zeroer ===

   Number of wires:                  4
   Number of wire bits:             70
   Number of public wires:           3
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== design hierarchy ===

   system                            1
     addersub                        1
       dummy_add_sub                 1
         full_adder                 32
     branchresolve                   1
     data_mem                        1
       $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      1
       load_data_translator          1
       onecyclestall                 1
       store_data_translator         1
     fakedelay                       1
     hi_reg                          1
     ifetch                          1
       $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\dual_port_ram      1
       dummy_counter                 1
       register_1bit                 1
     lo_reg                          1
     logic_unit                      1
     merge26lo                       1
     mul                             1
       dummy_mult                    1
       onecyclestall                 1
     nop                             4
     pcadder                         1
     pipereg_w1                      2
     pipereg_w26                     1
     pipereg_w32                     3
     pipereg_w5                      3
     pipereg_w6                      2
     reg_file                        1
       $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\single_port_ram      2
     zeroer                          3

   Number of wires:               1114
   Number of wire bits:           7376
   Number of public wires:         587
   Number of public wire bits:    5470
   Number of memories:               4
   Number of memory bits:          960
   Number of processes:              0
   Number of cells:                679
     $add                            2
     $and                          116
     $dff                            1
     $dffe                          27
     $eq                           123
     $logic_and                      2
     $logic_not                      7
     $logic_or                      11
     $memrd                          5
     $memwr_v2                       5
     $mul                            1
     $mux                           57
     $ne                            15
     $not                           43
     $or                            70
     $pmux                          35
     $reduce_and                    17
     $reduce_bool                   15
     $reduce_or                     45
     $sdff                           3
     $sdffe                         14
     $xor                           65

