/**
 * @file MsrHandlers.c
 * @author Sina Karvandi (sina@hyperdbg.org)
 * @brief Handle for MSR-related tasks in VMX-root
 *
 * @version 0.1
 * @date 2021-12-24
 *
 * @copyright This project is released under the GNU Public License v3.
 *
 */
#include "pch.h"

/**
 * @brief Handles in the cases when RDMSR causes a vm-exit
 *
 * @param VCpu The virtual processor's state
 *
 * @return VOID
 */
VOID
MsrHandleRdmsrVmexit(VIRTUAL_MACHINE_STATE * VCpu)
{
    UINT32      TargetMsr;
    MSR         Msr       = {0};
    PGUEST_REGS GuestRegs = VCpu->Regs;

    //
    // RDMSR. The RDMSR instruction causes a VM exit if any of the following are true:
    //
    // The "use MSR bitmaps" VM-execution control is 0.
    // The value of ECX is not in the ranges 00000000H - 00001FFFH and C0000000H - C0001FFFH
    // The value of ECX is in the range 00000000H - 00001FFFH and bit n in read bitmap for low MSRs is 1,
    //   where n is the value of ECX.
    // The value of ECX is in the range C0000000H - C0001FFFH and bit n in read bitmap for high MSRs is 1,
    //   where n is the value of ECX & 00001FFFH.
    //
    TargetMsr = GuestRegs->rcx & 0xffffffff;

    //
    // Execute WRMSR or RDMSR on behalf of the guest. Important that this
    // can cause bug check when the guest tries to access unimplemented MSR
    // even within the SEH block* because the below WRMSR or RDMSR raises
    // #GP and are not protected by the SEH block (or cannot be protected
    // either as this code run outside the thread stack region Windows
    // requires to proceed SEH). Hypervisors typically handle this by noop-ing
    // WRMSR and returning zero for RDMSR with non-architecturally defined
    // MSRs. Alternatively, one can probe which MSRs should cause #GP prior
    // to installation of a hypervisor and the hypervisor can emulate the
    // results.
    //

    // LogInfo("MSR read (RDMSR) VM-exit, MSR: %x, from: %llx",
    //         TargetMsr,
    //         VCpu->LastVmexitRip);

    //
    // Check for sanity of MSR if they're valid or they're for reserved range for WRMSR and RDMSR
    //
    if ((TargetMsr <= 0x00001FFF) || ((0xC0000000 <= TargetMsr) && (TargetMsr <= 0xC0001FFF)) ||
        (TargetMsr >= RESERVED_MSR_RANGE_LOW && (TargetMsr <= RESERVED_MSR_RANGE_HI)))
    {
        //
        // Apply the RDMS
        //
        switch (TargetMsr)
        {
        case IA32_SYSENTER_CS:
            VmxVmread64P(VMCS_GUEST_SYSENTER_CS, &Msr.Flags);
            break;

        case IA32_SYSENTER_ESP:
            VmxVmread64P(VMCS_GUEST_SYSENTER_ESP, &Msr.Flags);
            break;

        case IA32_SYSENTER_EIP:
            VmxVmread64P(VMCS_GUEST_SYSENTER_EIP, &Msr.Flags);
            break;

        case IA32_GS_BASE:
            VmxVmread64P(VMCS_GUEST_GS_BASE, &Msr.Flags);
            break;

        case IA32_FS_BASE:
            VmxVmread64P(VMCS_GUEST_FS_BASE, &Msr.Flags);
            break;

        case HV_X64_MSR_GUEST_IDLE:

            //
            // VMware workstation and Hyper-V use this MSR halt the system
            // Read more:
            // https://learn.microsoft.com/en-us/virtualization/hyper-v-on-windows/tlfs/vp-properties#virtual-processor-idle-sleep-state
            // As a top-level hypervisor, we get this MSRs VM-exit (even
            // without setting MSR bitmap because this MSR is not a valid
            // range MSR).
            //
            // This behavior is problematic for the debugger when we throw an NMI
            // to halt all of the cores, if the core already executed RDMSR on this MSR,
            // we'll end up notifying the core in VMX root-root (this is the expected
            // behavior); however, after continuing the guest, we still won't get a
            // chance to continue execution. Thus, all of the cores remain unlocked (in
            // debuggee) and halted. So, we cannot send commands to them, and later when
            // we continue the guest, and the guest tries to perform the steps necessary for
            // locking, which is not expected and eventually causes a BSOD.
            //
            // As a quick and dirty patch (which is not a good idea for power-saving
            // and performance reasons), we ignored these MSRs.
            //
            break;

        default:

            //
            // Check whether the MSR should cause #GP or not
            //
            if (TargetMsr <= 0xfff && TestBit(TargetMsr, (unsigned long *)g_MsrBitmapInvalidMsrs) != NULL64_ZERO)
            {
                //
                // Invalid MSR between 0x0 to 0xfff
                //
                EventInjectGeneralProtection();
                return;
            }

            //
            // The MSR range between 40000000H and 400000F0H is reserved and usually used by hypervisors
            // when the guest operating system is Windows to indicate the OS identifier
            //
            // Sina: Needs more investigation since injecting #GP on Nested-virtualization environments
            // will crash the VM on Meteor Lake processors since the OS expects to use synthetic timers
            // (HV_REGISTER_STIMER0_CONFIG and HV_REGISTER_STIMER0_COUNT) to receive interrupts
            // Ref: https://learn.microsoft.com/en-us/virtualization/hyper-v-on-windows/tlfs/timers
            //

            // if (g_TransparentMode && (TargetMsr >= RESERVED_MSR_RANGE_LOW && (TargetMsr <= RESERVED_MSR_RANGE_HI)))
            // {
            //     LogInfo("RDMSR attempts to read from a reserved MSR range. MSR: %x, from: %llx",
            //             TargetMsr,
            //             VCpu->LastVmexitRip);
            //
            //     EventInjectGeneralProtection();
            //
            //     return;
            // }

            //
            // Msr is valid
            //
            Msr.Flags = __readmsr(TargetMsr);

            //
            // Check if it's EFER MSR then we show a false SCE state
            //
            if (GuestRegs->rcx == IA32_EFER)
            {
                IA32_EFER_REGISTER MsrEFER;
                MsrEFER.AsUInt        = Msr.Flags;
                MsrEFER.SyscallEnable = TRUE;
                Msr.Flags             = MsrEFER.AsUInt;
            }

            break;
        }

        GuestRegs->rax = NULL64_ZERO;
        GuestRegs->rdx = NULL64_ZERO;

        GuestRegs->rax = Msr.Fields.Low;
        GuestRegs->rdx = Msr.Fields.High;
    }
    else
    {
        //
        // MSR is invalid, inject #GP
        //
        EventInjectGeneralProtection();
        return;
    }
}

/**
 * @brief Handles in the cases when RDMSR causes a vm-exit
 *
 * @param VCpu The virtual processor's state
 *
 * @return VOID
 */
VOID
MsrHandleWrmsrVmexit(VIRTUAL_MACHINE_STATE * VCpu)
{
    UINT32      TargetMsr;
    BOOLEAN     UnusedIsKernel;
    MSR         Msr       = {0};
    PGUEST_REGS GuestRegs = VCpu->Regs;

    //
    // Execute WRMSR or RDMSR on behalf of the guest. Important that this
    // can cause bug check when the guest tries to access unimplemented MSR
    // even within the SEH block* because the below WRMSR or RDMSR raises
    // #GP and are not protected by the SEH block (or cannot be protected
    // either as this code run outside the thread stack region Windows
    // requires to proceed SEH). Hypervisors typically handle this by noop-ing
    // WRMSR and returning zero for RDMSR with non-architecturally defined
    // MSRs. Alternatively, one can probe which MSRs should cause #GP prior
    // to installation of a hypervisor and the hypervisor can emulate the
    // results.
    //
    TargetMsr = GuestRegs->rcx & 0xffffffff;

    Msr.Fields.Low  = (ULONG)GuestRegs->rax;
    Msr.Fields.High = (ULONG)GuestRegs->rdx;

    // LogInfo("MSR write (WRMSR) VM-exit, MSR: %x, rax: %llx, rdx: %llx, from: %llx",
    //         TargetMsr,
    //         GuestRegs->rax,
    //         GuestRegs->rdx,
    //         VCpu->LastVmexitRip);

    //
    // Check for sanity of MSR if they're valid or they're for reserved range for WRMSR and RDMSR
    //
    if ((TargetMsr <= 0x00001FFF) || ((0xC0000000 <= TargetMsr) && (TargetMsr <= 0xC0001FFF)) ||
        (TargetMsr >= RESERVED_MSR_RANGE_LOW && (TargetMsr <= RESERVED_MSR_RANGE_HI)))
    {
        //
        // If the source register contains a non-canonical address and ECX specifies
        // one of the following MSRs:
        //
        // IA32_DS_AREA, IA32_FS_BASE, IA32_GS_BASE, IA32_KERNEL_GSBASE, IA32_LSTAR,
        // IA32_SYSENTER_EIP, IA32_SYSENTER_ESP
        //
        switch (TargetMsr)
        {
        case IA32_DS_AREA:
        case IA32_FS_BASE:
        case IA32_GS_BASE:
        case IA32_KERNEL_GS_BASE:
        case IA32_LSTAR:
        case IA32_SYSENTER_EIP:
        case IA32_SYSENTER_ESP:

            if (!CheckAddressCanonicality(Msr.Flags, &UnusedIsKernel))
            {
                //
                // Address is not canonical, inject #GP
                //
                EventInjectGeneralProtection();

                return;
            }

            break;
        }

        //
        // Perform MSR change
        //
        switch (TargetMsr)
        {
        case IA32_SYSENTER_CS:
            VmxVmwrite64(VMCS_GUEST_SYSENTER_CS, Msr.Flags);
            break;

        case IA32_SYSENTER_ESP:
            VmxVmwrite64(VMCS_GUEST_SYSENTER_ESP, Msr.Flags);
            break;

        case IA32_SYSENTER_EIP:
            VmxVmwrite64(VMCS_GUEST_SYSENTER_EIP, Msr.Flags);
            break;

        case IA32_GS_BASE:
            VmxVmwrite64(VMCS_GUEST_GS_BASE, Msr.Flags);
            break;

        case IA32_FS_BASE:
            VmxVmwrite64(VMCS_GUEST_FS_BASE, Msr.Flags);
            break;

        default:

            if (g_TransparentMode && (TargetMsr >= RESERVED_MSR_RANGE_LOW && (TargetMsr <= RESERVED_MSR_RANGE_HI)))
            {
                //
                // The MSR range between 40000000H and 400000F0H is reserved and usually used by hypervisors
                // when the guest operating system is Windows to indicate the OS identifier
                //

                LogInfo("WRMSR attempts to write to a reserved MSR range. MSR: %x, rax: %llx, rdx: %llx, from: %llx",
                        TargetMsr,
                        GuestRegs->rax,
                        GuestRegs->rdx,
                        VCpu->LastVmexitRip);

                EventInjectGeneralProtection();

                return;
            }

            //
            // Perform the WRMSR
            //
            __writemsr((unsigned long)GuestRegs->rcx, Msr.Flags);

            break;
        }
    }
    else
    {
        //
        // Msr is invalid, inject #GP
        //
        EventInjectGeneralProtection();
        return;
    }
}

/**
 * @brief Set bits in Msr Bitmap
 *
 * @param VCpu The virtual processor's state
 * @param Msr MSR Address
 * @param ReadDetection set read bit
 * @param WriteDetection set write bit
 * @return BOOLEAN Returns true if the MSR Bitmap is successfully applied or false if not applied
 */
BOOLEAN
MsrHandleSetMsrBitmap(VIRTUAL_MACHINE_STATE * VCpu, UINT32 Msr, BOOLEAN ReadDetection, BOOLEAN WriteDetection)
{
    if (!ReadDetection && !WriteDetection)
    {
        //
        // Invalid Command
        //
        return FALSE;
    }

    if (Msr <= 0x00001FFF)
    {
        if (ReadDetection)
        {
            SetBit(Msr, (unsigned long *)VCpu->MsrBitmapVirtualAddress);
        }
        if (WriteDetection)
        {
            SetBit(Msr, (unsigned long *)VCpu->MsrBitmapVirtualAddress + 2048);
        }
    }
    else if ((0xC0000000 <= Msr) && (Msr <= 0xC0001FFF))
    {
        if (ReadDetection)
        {
            SetBit(Msr - 0xC0000000, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 1024));
        }
        if (WriteDetection)
        {
            SetBit(Msr - 0xC0000000, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 3072));
        }
    }
    else
    {
        return FALSE;
    }
    return TRUE;
}

/**
 * @brief UnSet bits in Msr Bitmap
 *
 * @param VCpu The virtual processor's state
 * @param Msr MSR Address
 * @param ReadDetection Unset read bit
 * @param WriteDetection Unset write bit
 * @return BOOLEAN Returns true if the MSR Bitmap is successfully applied or false if not applied
 */
BOOLEAN
MsrHandleUnSetMsrBitmap(VIRTUAL_MACHINE_STATE * VCpu, UINT32 Msr, BOOLEAN ReadDetection, BOOLEAN WriteDetection)
{
    if (!ReadDetection && !WriteDetection)
    {
        //
        // Invalid Command
        //
        return FALSE;
    }

    if (Msr <= 0x00001FFF)
    {
        if (ReadDetection)
        {
            ClearBit(Msr, (unsigned long *)VCpu->MsrBitmapVirtualAddress);
        }
        if (WriteDetection)
        {
            ClearBit(Msr, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 2048));
        }
    }
    else if ((0xC0000000 <= Msr) && (Msr <= 0xC0001FFF))
    {
        if (ReadDetection)
        {
            ClearBit(Msr - 0xC0000000, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 1024));
        }
        if (WriteDetection)
        {
            ClearBit(Msr - 0xC0000000, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 3072));
        }
    }
    else
    {
        return FALSE;
    }
    return TRUE;
}

/**
 * @brief Filter to avoid msr set for MSRs that are
 * not valid or should be ignored (RDMSR)
 * @param VCpu The virtual processor's state
 *
 * @return VOID
 */
VOID
MsrHandleFilterMsrReadBitmap(VIRTUAL_MACHINE_STATE * VCpu)
{
    //
    // Ignore IA32_KERNEL_GSBASE (0xC0000102)
    //
    ClearBit(0x102, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 1024));

    //
    // Ignore IA32_MPERF (0x000000e7), and IA32_APERF (0x000000e8)
    //
    ClearBit(0xe7, (unsigned long *)VCpu->MsrBitmapVirtualAddress);
    ClearBit(0xe8, (unsigned long *)VCpu->MsrBitmapVirtualAddress);
}

/**
 * @brief Filter to avoid msr set for MSRs that are
 * not valid or should be ignored (wrmsr)
 * @param VCpu The virtual processor's state
 *
 * @return VOID
 */
VOID
MsrHandleFilterMsrWriteBitmap(VIRTUAL_MACHINE_STATE * VCpu)
{
    //
    // Ignore IA32_KERNEL_GSBASE (0xC0000102)
    //
    ClearBit(0x102, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 3072));

    //
    // Ignore IA32_MPERF (0x000000e7), and IA32_APERF (0x000000e8)
    //
    ClearBit(0xe7, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 2048));
    ClearBit(0xe8, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 2048));

    //
    // Ignore IA32_SPEC_CTRL (0x00000048), and IA32_PRED_CMD (0x00000049)
    //
    ClearBit(0x48, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 2048));
    ClearBit(0x49, (unsigned long *)(VCpu->MsrBitmapVirtualAddress + 2048));
}

/**
 * @brief Change MSR Bitmap for read
 * @details should be called in vmx-root mode
 * @param VCpu The virtual processor's state
 * @param MsrMask
 *
 * @return VOID
 */
VOID
MsrHandlePerformMsrBitmapReadChange(VIRTUAL_MACHINE_STATE * VCpu, UINT32 MsrMask)
{
    if (MsrMask == DEBUGGER_EVENT_MSR_READ_OR_WRITE_ALL_MSRS)
    {
        //
        // Means all the bitmaps should be put to 1
        //
        memset((void *)VCpu->MsrBitmapVirtualAddress, 0xff, 2048);

        //
        // Filter MSR Bitmap for special MSRs
        //
        MsrHandleFilterMsrReadBitmap(VCpu);
    }
    else
    {
        //
        // Means only one msr bitmap is target
        //
        MsrHandleSetMsrBitmap(VCpu, MsrMask, TRUE, FALSE);
    }
}

/**
 * @brief Reset MSR Bitmap for read
 * @details should be called in vmx-root mode
 * @param VCpu The virtual processor's state
 *
 * @return VOID
 */
VOID
MsrHandlePerformMsrBitmapReadReset(VIRTUAL_MACHINE_STATE * VCpu)
{
    //
    // Means all the bitmaps should be put to 0
    //
    memset((void *)VCpu->MsrBitmapVirtualAddress, 0x0, 2048);
}
/**
 * @brief Change MSR Bitmap for write
 * @details should be called in vmx-root mode
 * @param VCpu The virtual processor's state
 * @param MsrMask MSR
 *
 * @return VOID
 */
VOID
MsrHandlePerformMsrBitmapWriteChange(VIRTUAL_MACHINE_STATE * VCpu, UINT32 MsrMask)
{
    if (MsrMask == DEBUGGER_EVENT_MSR_READ_OR_WRITE_ALL_MSRS)
    {
        //
        // Means all the bitmaps should be put to 1
        //
        memset((void *)((UINT64)VCpu->MsrBitmapVirtualAddress + 2048), 0xff, 2048);

        //
        // Filter MSR Bitmap for special MSRs
        //
        MsrHandleFilterMsrWriteBitmap(VCpu);
    }
    else
    {
        //
        // Means only one msr bitmap is target
        //
        MsrHandleSetMsrBitmap(VCpu, MsrMask, FALSE, TRUE);
    }
}

/**
 * @brief Reset MSR Bitmap for write
 * @details should be called in vmx-root mode
 * @param VCpu The virtual processor's state
 *
 * @return VOID
 */
VOID
MsrHandlePerformMsrBitmapWriteReset(VIRTUAL_MACHINE_STATE * VCpu)
{
    //
    // Means all the bitmaps should be put to 0
    //
    memset((void *)((UINT64)VCpu->MsrBitmapVirtualAddress + 2048), 0x0, 2048);
}
