digraph "CFG for '_Z16affine_transformmPfS_m' function" {
	label="CFG for '_Z16affine_transformmPfS_m' function";

	Node0x46a56e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = zext i32 %13 to i64\l  %15 = icmp ult i64 %14, %0\l  br i1 %15, label %16, label %40\l|{<s0>T|<s1>F}}"];
	Node0x46a56e0:s0 -> Node0x46a7650;
	Node0x46a56e0:s1 -> Node0x46a76e0;
	Node0x46a7650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = add i64 %14, %3\l  %18 = getelementptr inbounds float, float addrspace(1)* %1, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %20 = getelementptr inbounds float, float addrspace(1)* %2, i64 %14\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = fsub contract float %19, %21\l  %23 = getelementptr inbounds float, float addrspace(1)* %2, i64 %17\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = fmul float %24, 0x3FF7154760000000\l  %26 = tail call float @llvm.rint.f32(float %25)\l  %27 = fcmp ogt float %24, 0x40562E4300000000\l  %28 = fcmp olt float %24, 0xC059D1DA00000000\l  %29 = fneg float %25\l  %30 = tail call float @llvm.fma.f32(float %24, float 0x3FF7154760000000,\l... float %29)\l  %31 = tail call float @llvm.fma.f32(float %24, float 0x3E54AE0BE0000000,\l... float %30)\l  %32 = fsub float %25, %26\l  %33 = fadd float %31, %32\l  %34 = tail call float @llvm.exp2.f32(float %33)\l  %35 = fptosi float %26 to i32\l  %36 = tail call float @llvm.amdgcn.ldexp.f32(float %34, i32 %35)\l  %37 = select i1 %28, float 0.000000e+00, float %36\l  %38 = select i1 %27, float 0x7FF0000000000000, float %37\l  %39 = fdiv contract float %22, %38\l  store float %39, float addrspace(1)* %18, align 4, !tbaa !7\l  br label %40\l}"];
	Node0x46a7650 -> Node0x46a76e0;
	Node0x46a76e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
