Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_nbit_tb_behav xil_defaultlib.counter_nbit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/Enoch/Git/Digital-Design-Learning/n_bit_counter/n_bit_counter.srcs/sim_1/new/counter_nbit_tb.v:37]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/Enoch/Git/Digital-Design-Learning/n_bit_counter/n_bit_counter.srcs/sim_1/new/counter_nbit_tb.v:42]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/Enoch/Git/Digital-Design-Learning/n_bit_counter/n_bit_counter.srcs/sim_1/new/counter_nbit_tb.v:47]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 37, File C:/Users/Enoch/Git/Digital-Design-Learning/n_bit_counter/n_bit_counter.srcs/sim_1/new/counter_nbit_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 42, File C:/Users/Enoch/Git/Digital-Design-Learning/n_bit_counter/n_bit_counter.srcs/sim_1/new/counter_nbit_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 47, File C:/Users/Enoch/Git/Digital-Design-Learning/n_bit_counter/n_bit_counter.srcs/sim_1/new/counter_nbit_tb.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_nbit(CNT_WIDTH=4)
Compiling module xil_defaultlib.counter_nbit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_nbit_tb_behav
