
State Machine - |riscv|S
Name S.RENDER_DONE S.WAIT_RENDER S.START_RENDER S.WRITE_DATA S.READ_OP S.WAIT_OP S.READ_B S.WAIT_B S.READ_A S.WAIT_A S.ERR 
S.WAIT_A 0 0 0 0 0 0 0 0 0 0 0 
S.READ_A 0 0 0 0 0 0 0 0 1 1 0 
S.WAIT_B 0 0 0 0 0 0 0 1 0 1 0 
S.READ_B 0 0 0 0 0 0 1 0 0 1 0 
S.WAIT_OP 0 0 0 0 0 1 0 0 0 1 0 
S.READ_OP 0 0 0 0 1 0 0 0 0 1 0 
S.WRITE_DATA 0 0 0 1 0 0 0 0 0 1 0 
S.START_RENDER 0 0 1 0 0 0 0 0 0 1 0 
S.WAIT_RENDER 0 1 0 0 0 0 0 0 0 1 0 
S.RENDER_DONE 1 0 0 0 0 0 0 0 0 1 0 
S.ERR 0 0 0 0 0 0 0 0 0 1 1 

State Machine - |riscv|register_renderer:rr|S
Name S.ERR S.DONE S.INCR_REG_COUNT S.REG_UPDATE S.WRITE_REG S.READ_NUM S.INIT_REG S.BG_UPDATE S.WRITE_BG S.START 
S.START 0 0 0 0 0 0 0 0 0 0 
S.WRITE_BG 0 0 0 0 0 0 0 0 1 1 
S.BG_UPDATE 0 0 0 0 0 0 0 1 0 1 
S.INIT_REG 0 0 0 0 0 0 1 0 0 1 
S.READ_NUM 0 0 0 0 0 1 0 0 0 1 
S.WRITE_REG 0 0 0 0 1 0 0 0 0 1 
S.REG_UPDATE 0 0 0 1 0 0 0 0 0 1 
S.INCR_REG_COUNT 0 0 1 0 0 0 0 0 0 1 
S.DONE 0 1 0 0 0 0 0 0 0 1 
S.ERR 1 0 0 0 0 0 0 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|WRITE_S
Name WRITE_S.ITERATE WRITE_S.DELAY WRITE_S.CHECK WRITE_S.WRITE_START WRITE_S.WAIT_SWITCH WRITE_S.WRITE_DONE WRITE_S.START 
WRITE_S.START 0 0 0 0 0 0 0 
WRITE_S.WRITE_DONE 0 0 0 0 0 1 1 
WRITE_S.WAIT_SWITCH 0 0 0 0 1 0 1 
WRITE_S.WRITE_START 0 0 0 1 0 0 1 
WRITE_S.CHECK 0 0 1 0 0 0 1 
WRITE_S.DELAY 0 1 0 0 0 0 1 
WRITE_S.ITERATE 1 0 0 0 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|vga_controller:controller|SWITCH_S
Name SWITCH_S.DELAY SWITCH_S.RESET SWITCH_S.SWITCH_BUFFER SWITCH_S.WAIT_SIGNAL 
SWITCH_S.WAIT_SIGNAL 0 0 0 0 
SWITCH_S.SWITCH_BUFFER 0 0 1 1 
SWITCH_S.RESET 0 1 0 1 
SWITCH_S.DELAY 1 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|S
Name S.ERROR S.B2_DISP_B1_WRITE S.B1_DISP_B2_WRITE S.START 
S.START 0 0 0 0 
S.B1_DISP_B2_WRITE 0 0 1 1 
S.B2_DISP_B1_WRITE 0 1 0 1 
S.ERROR 1 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|vga_controller:controller|vga_driver:driver|hs
Name hs.HBACK hs.HSYNC hs.HFRONT hs.HDISP 
hs.HDISP 0 0 0 0 
hs.HFRONT 0 0 1 1 
hs.HSYNC 0 1 0 1 
hs.HBACK 1 0 0 1 

State Machine - |riscv|ascii_master_controller:controller|vga_controller:controller|vga_driver:driver|vs
Name vs.VBACK vs.VSYNC vs.VFRONT vs.VDISP 
vs.VDISP 0 0 0 0 
vs.VFRONT 0 0 1 1 
vs.VSYNC 0 1 0 1 
vs.VBACK 1 0 0 1 
