---
layout: default
title: Coordinated Reinforcement Learning Prefetching Architecture for Multicore Systems
---

# Coordinated Reinforcement Learning Prefetching Architecture for Multicore Systems

<div class="paper-toolbar">
  <a href="https://arxiv.org/abs/2509.10719" class="toolbar-btn" target="_blank">ğŸ“„ arXiv: 2509.10719v1</a>
  <a href="https://arxiv.org/pdf/2509.10719.pdf" class="toolbar-btn" target="_blank">ğŸ“¥ PDF</a>
  <button class="toolbar-btn favorite-btn" data-arxiv-id="2509.10719v1" data-paper-url="__CURRENT_PAGE__" onclick="toggleFavorite(this, '2509.10719v1', 'Coordinated Reinforcement Learning Prefetching Architecture for Multicore Systems')" title="æ·»åŠ åˆ°æ”¶è—å¤¹">â˜† æ”¶è—</button>
  <button class="toolbar-btn" onclick="copyLinkToClipboard(this)">ğŸ”— åˆ†äº«</button>
</div>


**ä½œè€…**: Mohammed Humaid Siddiqui, Fernando Guzman, Yufei Wu, Ruishu Ann

**åˆ†ç±»**: cs.DC, cs.AR, cs.LG, cs.PF

**å‘å¸ƒæ—¥æœŸ**: 2025-09-12

**å¤‡æ³¨**: 47 pages, 12 figures, technical report prepared at Fairleigh Dickinson University

---

## ğŸ’¡ ä¸€å¥è¯è¦ç‚¹

**æå‡ºä¸€ç§ååŒå¼ºåŒ–å­¦ä¹ é¢„å–æ¶æ„CRL-Pythiaï¼Œè§£å†³å¤šæ ¸ç³»ç»Ÿä¸­çš„å†—ä½™é¢„å–é—®é¢˜ã€‚**

ğŸ¯ **åŒ¹é…é¢†åŸŸ**: **æ”¯æŸ±äºŒï¼šRLç®—æ³•ä¸æ¶æ„ (RL & Architecture)**

**å…³é”®è¯**: `å¤šæ ¸ç³»ç»Ÿ` `ç¡¬ä»¶é¢„å–` `å¼ºåŒ–å­¦ä¹ ` `ååŒå­¦ä¹ ` `æ€§èƒ½ä¼˜åŒ–`

## ğŸ“‹ æ ¸å¿ƒè¦ç‚¹

1. ä¼ ç»Ÿé¢„å–å™¨åœ¨å¤šæ ¸ç³»ç»Ÿä¸­é¢ä¸´å†—ä½™é¢„å–å’Œæ€§èƒ½ä¸‹é™çš„æŒ‘æˆ˜ï¼Œç‹¬ç«‹æ ¸å¿ƒæ“ä½œå¯¼è‡´å¤§é‡é‡å¤è¯·æ±‚ï¼Œæµªè´¹å¸¦å®½ã€‚
2. CRL-Pythiaé€šè¿‡è·¨æ ¸å¿ƒä¿¡æ¯å…±äº«å’ŒååŒå†³ç­–ï¼Œå‡å°‘å†—ä½™é¢„å–ï¼ŒåŠ é€Ÿå­¦ä¹ æ”¶æ•›ï¼Œæå‡å¤šæ ¸ç³»ç»Ÿé¢„å–æ•ˆç‡ã€‚
3. å®éªŒè¡¨æ˜ï¼ŒCRL-Pythiaä¼˜äºå•æ ¸Pythiaé…ç½®ï¼Œåœ¨å¸¦å®½å—é™åœºæ™¯ä¸‹IPCæå‡çº¦12%ï¼Œå¹¶å…·æœ‰è‰¯å¥½çš„é²æ£’æ€§å’Œå¯æ‰©å±•æ€§ã€‚

## ğŸ“ æ‘˜è¦ï¼ˆä¸­æ–‡ï¼‰

ç¡¬ä»¶é¢„å–å¯¹äºå¼¥è¡¥CPUé€Ÿåº¦å’Œè¾ƒæ…¢å†…å­˜è®¿é—®ä¹‹é—´çš„æ€§èƒ½å·®è·è‡³å…³é‡è¦ã€‚éšç€å¤šæ ¸æ¶æ„çš„æ™®åŠï¼Œä¼ ç»Ÿçš„é¢„å–å™¨é¢ä¸´ä¸¥å³»æŒ‘æˆ˜ã€‚ç‹¬ç«‹çš„æ ¸å¿ƒæ“ä½œä¼šäº§ç”Ÿæ˜¾è‘—çš„å†—ä½™ï¼ˆé«˜è¾¾20%çš„é¢„å–è¯·æ±‚æ˜¯é‡å¤çš„ï¼‰ï¼Œå¯¼è‡´ä¸å¿…è¦çš„å†…å­˜æ€»çº¿æµé‡å’Œå¸¦å®½æµªè´¹ã€‚æ­¤å¤–ï¼Œè¯¸å¦‚Pythiaç­‰å…ˆè¿›çš„é¢„å–å™¨åœ¨ä»å•æ ¸æ‰©å±•åˆ°å››æ ¸ç³»ç»Ÿæ—¶ï¼Œæ€§èƒ½ä¼šä¸‹é™çº¦10%ã€‚ä¸ºäº†è§£å†³è¿™äº›é—®é¢˜ï¼Œæˆ‘ä»¬æå‡ºäº†ä¸€ç§åŸºäºååŒå¼ºåŒ–å­¦ä¹ çš„é¢„å–å™¨CRL-Pythiaï¼Œä¸“é—¨ä¸ºå¤šæ ¸ç³»ç»Ÿè®¾è®¡ã€‚CRL-Pythiaé€šè¿‡å¯ç”¨è·¨æ ¸å¿ƒçš„ä¿¡æ¯å…±äº«å’ŒååŒé¢„å–å†³ç­–æ¥è§£å†³è¿™äº›é—®é¢˜ï¼Œä»è€Œå¤§å¤§å‡å°‘äº†å†—ä½™é¢„å–è¯·æ±‚ï¼Œå¹¶æé«˜äº†è·¨æ ¸å¿ƒçš„å­¦ä¹ æ”¶æ•›æ€§ã€‚å®éªŒè¡¨æ˜ï¼ŒCRL-Pythiaåœ¨æ‰€æœ‰æƒ…å†µä¸‹éƒ½ä¼˜äºå•Pythiaé…ç½®ï¼Œå¯¹äºå¸¦å®½å—é™çš„å·¥ä½œè´Ÿè½½ï¼ŒIPCï¼ˆæ¯å‘¨æœŸæŒ‡ä»¤æ•°ï¼‰æé«˜äº†çº¦12%ï¼ŒåŒæ—¶ç¡¬ä»¶å¼€é”€é€‚ä¸­ã€‚æ•æ„Ÿæ€§åˆ†æä¹ŸéªŒè¯äº†å…¶é²æ£’æ€§å’Œå¯æ‰©å±•æ€§ï¼Œä»è€Œä½¿CRL-Pythiaæˆä¸ºå½“ä»£å¤šæ ¸ç³»ç»Ÿçš„ä¸€ç§å®ç”¨ä¸”é«˜æ•ˆçš„è§£å†³æ–¹æ¡ˆã€‚

## ğŸ”¬ æ–¹æ³•è¯¦è§£

**é—®é¢˜å®šä¹‰**ï¼šè®ºæ–‡æ—¨åœ¨è§£å†³å¤šæ ¸ç³»ç»Ÿä¸­ä¼ ç»Ÿé¢„å–å™¨ç”±äºæ ¸å¿ƒç‹¬ç«‹è¿è¡Œè€Œå¯¼è‡´çš„å†—ä½™é¢„å–é—®é¢˜ã€‚ç°æœ‰é¢„å–å™¨ï¼Œå¦‚Pythiaï¼Œåœ¨å¤šæ ¸ç¯å¢ƒä¸‹æ€§èƒ½ä¸‹é™ï¼Œä¸”äº§ç”Ÿå¤§é‡é‡å¤çš„é¢„å–è¯·æ±‚ï¼Œé€ æˆå†…å­˜å¸¦å®½æµªè´¹ã€‚è¿™äº›é—®é¢˜é™åˆ¶äº†å¤šæ ¸ç³»ç»Ÿçš„æ•´ä½“æ€§èƒ½ã€‚

**æ ¸å¿ƒæ€è·¯**ï¼šè®ºæ–‡çš„æ ¸å¿ƒæ€è·¯æ˜¯åˆ©ç”¨ååŒå¼ºåŒ–å­¦ä¹ ï¼Œè®©å¤šä¸ªæ ¸å¿ƒçš„é¢„å–å™¨å…±äº«ä¿¡æ¯å¹¶ååŒå†³ç­–ï¼Œä»è€Œå‡å°‘å†—ä½™é¢„å–è¯·æ±‚ï¼Œæé«˜é¢„å–ç²¾åº¦ã€‚é€šè¿‡è®©å„ä¸ªæ ¸å¿ƒçš„é¢„å–å™¨ç›¸äº’å­¦ä¹ ï¼Œå¯ä»¥é¿å…é‡å¤çš„é¢„å–æ“ä½œï¼Œå¹¶æ›´å¥½åœ°é€‚åº”å¤šæ ¸ç³»ç»Ÿçš„å¤æ‚è®¿é—®æ¨¡å¼ã€‚

**æŠ€æœ¯æ¡†æ¶**ï¼šCRL-Pythiaçš„æ•´ä½“æ¶æ„åŒ…æ‹¬å¤šä¸ªæ ¸å¿ƒçš„é¢„å–å™¨ï¼Œæ¯ä¸ªé¢„å–å™¨åŸºäºå¼ºåŒ–å­¦ä¹ ç®—æ³•ï¼ˆPythiaï¼‰ã€‚å…³é”®åœ¨äºå¼•å…¥äº†è·¨æ ¸å¿ƒçš„ä¿¡æ¯å…±äº«æœºåˆ¶ï¼Œå…è®¸å„ä¸ªæ ¸å¿ƒçš„é¢„å–å™¨äº¤æ¢çŠ¶æ€ä¿¡æ¯å’Œé¢„å–å†³ç­–ã€‚æ­¤å¤–ï¼Œè¿˜è®¾è®¡äº†ååŒå†³ç­–æœºåˆ¶ï¼Œä½¿å¾—å„ä¸ªæ ¸å¿ƒçš„é¢„å–å™¨å¯ä»¥å…±åŒå†³å®šæ˜¯å¦è¿›è¡Œé¢„å–æ“ä½œã€‚

**å…³é”®åˆ›æ–°**ï¼šCRL-Pythiaçš„å…³é”®åˆ›æ–°åœ¨äºå°†ååŒå¼ºåŒ–å­¦ä¹ åº”ç”¨äºå¤šæ ¸ç³»ç»Ÿçš„é¢„å–é—®é¢˜ã€‚ä¸ä¼ ç»Ÿçš„ç‹¬ç«‹é¢„å–å™¨ç›¸æ¯”ï¼ŒCRL-Pythiaèƒ½å¤Ÿåˆ©ç”¨è·¨æ ¸å¿ƒçš„ä¿¡æ¯ï¼Œé¿å…å†—ä½™é¢„å–ï¼Œæé«˜é¢„å–æ•ˆç‡ã€‚æ­¤å¤–ï¼ŒååŒå†³ç­–æœºåˆ¶ä½¿å¾—å„ä¸ªæ ¸å¿ƒçš„é¢„å–å™¨èƒ½å¤Ÿæ›´å¥½åœ°åè°ƒå·¥ä½œï¼Œä»è€Œæé«˜æ•´ä½“æ€§èƒ½ã€‚

**å…³é”®è®¾è®¡**ï¼šå…·ä½“çš„æŠ€æœ¯ç»†èŠ‚åŒ…æ‹¬ï¼š(1) çŠ¶æ€è¡¨ç¤ºï¼šæ¯ä¸ªæ ¸å¿ƒçš„é¢„å–å™¨ç»´æŠ¤ä¸€ä¸ªçŠ¶æ€å‘é‡ï¼Œç”¨äºæè¿°å½“å‰æ ¸å¿ƒçš„è®¿é—®æ¨¡å¼ã€‚(2) å¥–åŠ±å‡½æ•°ï¼šå¥–åŠ±å‡½æ•°çš„è®¾è®¡æ—¨åœ¨é¼“åŠ±é¢„å–å™¨è¿›è¡Œå‡†ç¡®çš„é¢„å–ï¼Œå¹¶æƒ©ç½šå†—ä½™çš„é¢„å–ã€‚(3) ååŒæœºåˆ¶ï¼šå„ä¸ªæ ¸å¿ƒçš„é¢„å–å™¨é€šè¿‡å…±äº«çŠ¶æ€ä¿¡æ¯å’Œé¢„å–å†³ç­–æ¥ååŒå·¥ä½œã€‚å…·ä½“çš„ååŒç­–ç•¥å¯ä»¥æ ¹æ®å®é™…æƒ…å†µè¿›è¡Œè°ƒæ•´ã€‚

## ğŸ“Š å®éªŒäº®ç‚¹

å®éªŒç»“æœè¡¨æ˜ï¼ŒCRL-Pythiaåœ¨æ‰€æœ‰æµ‹è¯•åœºæ™¯ä¸‹å‡ä¼˜äºå•æ ¸Pythiaé…ç½®ã€‚å¯¹äºå¸¦å®½å—é™çš„å·¥ä½œè´Ÿè½½ï¼ŒCRL-Pythiaçš„IPCï¼ˆæ¯å‘¨æœŸæŒ‡ä»¤æ•°ï¼‰æå‡äº†çº¦12%ã€‚æ­¤å¤–ï¼Œæ•æ„Ÿæ€§åˆ†æéªŒè¯äº†CRL-Pythiaçš„é²æ£’æ€§å’Œå¯æ‰©å±•æ€§ï¼Œè¡¨æ˜å…¶èƒ½å¤Ÿé€‚åº”ä¸åŒçš„ç³»ç»Ÿé…ç½®å’Œå·¥ä½œè´Ÿè½½ï¼Œå…·æœ‰è‰¯å¥½çš„å®ç”¨ä»·å€¼ã€‚

## ğŸ¯ åº”ç”¨åœºæ™¯

CRL-Pythiaé€‚ç”¨äºå„ç§å¤šæ ¸å¤„ç†å™¨ç³»ç»Ÿï¼Œå°¤å…¶æ˜¯åœ¨å†…å­˜å¸¦å®½å—é™çš„åº”ç”¨åœºæ™¯ä¸‹ï¼Œå¦‚é«˜æ€§èƒ½è®¡ç®—ã€æœåŠ¡å™¨å’ŒåµŒå…¥å¼ç³»ç»Ÿã€‚é€šè¿‡å‡å°‘å†—ä½™é¢„å–ï¼Œå¯ä»¥æœ‰æ•ˆæå‡ç³»ç»Ÿæ€§èƒ½å’Œèƒ½æ•ˆï¼Œé™ä½å†…å­˜è®¿é—®å»¶è¿Ÿï¼Œä»è€Œæ”¹å–„ç”¨æˆ·ä½“éªŒã€‚è¯¥ç ”ç©¶æˆæœå¯¹äºæå‡å¤šæ ¸ç³»ç»Ÿçš„æ•´ä½“æ€§èƒ½å…·æœ‰é‡è¦çš„å®é™…ä»·å€¼å’Œæ½œåœ¨å½±å“ã€‚

## ğŸ“„ æ‘˜è¦ï¼ˆåŸæ–‡ï¼‰

> Hardware prefetching is critical to fill the performance gap between CPU speeds and slower memory accesses. With multicore architectures becoming commonplace, traditional prefetchers are severely challenged. Independent core operation creates significant redundancy (up to 20% of prefetch requests are duplicates), causing unnecessary memory bus traffic and wasted bandwidth. Furthermore, cutting-edge prefetchers such as Pythia suffer from about a 10% performance loss when scaling from a single-core to a four-core system. To solve these problems, we propose CRL-Pythia, a coordinated reinforcement learning based prefetcher specifically designed for multicore systems. In this work, CRL-Pythia addresses these issues by enabling cross-core sharing of information and cooperative prefetching decisions, which greatly reduces redundant prefetch requests and improves learning convergence across cores. Our experiments demonstrate that CRL-Pythia outperforms single Pythia configurations in all cases, with approximately 12% IPC (instructions per cycle) improvement for bandwidth-constrained workloads, while imposing moderate hardware overhead. Our sensitivity analyses also verify its robustness and scalability, thereby making CRL-Pythia a practical and efficient solution to contemporary multicore systems.

