{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685279641512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685279641517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 16:14:01 2023 " "Processing started: Sun May 28 16:14:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685279641517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685279641517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_8_2_ -c lab_8_2_ " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_8_2_ -c lab_8_2_" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685279641517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685279641767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_8_2_.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_8_2_.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab_8_2_ " "Found entity 1: lab_8_2_" {  } { { "lab_8_2_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/lab_8_2_.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685279648370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685279648370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_8_2_ " "Elaborating entity \"lab_8_2_\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685279648391 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "lab_8_2_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/lab_8_2_.bdf" { { 336 816 816 360 "" "" } { 424 816 816 448 "" "" } { 408 816 904 424 "b" "" } { 432 880 914 448 "b_i" "" } { 320 816 904 336 "a" "" } { 344 880 914 360 "a_i" "" } { 504 808 904 520 "RESET" "" } { 328 912 936 344 "a" "" } { 344 912 946 360 "b_i" "" } { 360 912 938 376 "p2" "" } { 376 912 938 392 "p3" "" } { 368 1000 1016 368 "" "" } { 320 1000 1016 368 "sp1" "" } { 448 1016 1024 448 "" "" } { 448 1016 1016 472 "" "" } { 456 912 1016 472 "RESET" "" } { 424 1088 1122 440 "rp1" "" } { 408 912 945 424 "p2_i" "" } { 424 912 945 440 "p3_i" "" } { 504 1000 1120 520 "sp2" "" } { 480 912 936 496 "a" "" } { 496 912 946 512 "b_i" "" } { 512 912 945 528 "p1_i" "" } { 528 912 945 544 "p3_i" "" } { 624 1016 1024 624 "" "" } { 600 1088 1122 616 "rp2" "" } { 560 912 946 576 "a_i" "" } { 576 912 936 592 "b" "" } { 592 912 945 608 "p1_i" "" } { 608 912 938 624 "p3" "" } { 624 1016 1016 664 "" "" } { 648 912 1016 664 "RESET" "" } { 328 1128 1168 344 "a" "" } { 344 1128 1168 360 "b" "" } { 360 1128 1171 376 "p1_i" "" } { 376 1128 1168 392 "p2" "" } { 392 1464 1498 408 "rp1" "" } { 336 1464 1498 352 "sp1" "" } { 528 1464 1498 544 "rp2" "" } { 472 1464 1498 488 "sp2" "" } { 664 1464 1498 680 "rp3" "" } { 608 1464 1498 624 "sp3" "" } { 512 1248 1272 512 "" "" } { 512 1248 1248 600 "" "" } { 584 1128 1248 600 "RESET" "" } { 352 1232 1456 368 "sp3" "" } { 488 1336 1456 504 "rp3" "" } { 416 1128 1168 432 "a_i" "" } { 504 1128 1168 520 "a_i" "" } { 432 1128 1168 448 "b_i" "" } { 520 1128 1168 536 "b_i" "" } { 448 1128 1171 464 "p1_i" "" } { 464 1128 1171 480 "P2_i" "" } { 536 1128 1168 552 "P1" "" } { 552 1128 1168 568 "P2" "" } { 672 912 944 688 "p1" "" } { 688 912 955 704 "p3_i" "" } { 744 1464 1498 760 "sp4" "" } { 800 1464 1498 816 "rp4" "" } { 880 1464 1498 896 "sp5" "" } { 936 1464 1498 952 "rp5" "" } { 1016 1464 1498 1032 "sp6" "" } { 1072 1464 1498 1088 "rp6" "" } { 752 1008 1120 768 "sp4" "" } { 728 912 944 744 "a" "" } { 744 912 946 760 "b_i" "" } { 760 912 944 776 "p5" "" } { 776 912 944 792 "p6" "" } { 840 1096 1130 856 "rp4" "" } { 848 912 1032 864 "RESET" "" } { 808 912 955 824 "p5_i" "" } { 824 912 955 840 "p6_i" "" } { 904 1008 1120 920 "sp5" "" } { 896 912 944 912 "b" "" } { 880 912 946 896 "a_i" "" } { 912 912 955 928 "p4_i" "" } { 928 912 955 944 "p6_i" "" } { 1040 1024 1032 1040 "" "" } { 1040 1024 1024 1096 "" "" } { 1080 912 1024 1096 "RESET" "" } { 960 912 946 976 "a_i" "" } { 976 912 944 992 "b" "" } { 992 912 955 1008 "p4_i" "" } { 1008 912 944 1024 "p6" "" } { 1040 912 944 1056 "p4" "" } { 1056 912 955 1072 "p6_i" "" } { 1016 1096 1130 1032 "rp5" "" } { 632 1280 1456 648 "sp6" "" } { 608 1128 1216 624 "a" "" } { 624 1128 1216 640 "b" "" } { 640 1128 1216 656 "p4_i" "" } { 656 1128 1216 672 "p5" "" } { 752 1384 1456 768 "rp6" "" } { 776 1296 1320 776 "" "" } { 776 1296 1296 856 "" "" } { 688 1128 1216 704 "a_i" "" } { 768 1128 1216 784 "a_i" "" } { 704 1128 1216 720 "b_i" "" } { 784 1128 1216 800 "b_i" "" } { 720 1128 1216 736 "p4" "" } { 736 1128 1216 752 "p5" "" } { 800 1128 1216 816 "p4_i" "" } { 816 1128 1216 832 "p5_i" "" } { 840 1128 1296 856 "RESET" "" } { 448 808 816 448 "" "" } { 448 816 832 448 "" "" } { 360 808 816 360 "" "" } { 360 816 832 360 "" "" } { 320 912 912 344 "" "" } { 344 912 912 360 "" "" } { 360 912 912 376 "" "" } { 376 912 912 392 "" "" } { 392 912 912 424 "" "" } { 424 912 912 440 "" "" } { 424 904 904 448 "" "" } { 448 904 904 520 "" "" } { 520 904 904 720 "" "" } { 320 1120 1120 440 "" "" } { 440 912 912 472 "" "" } { 472 912 912 496 "" "" } { 496 912 912 512 "" "" } { 512 912 912 528 "" "" } { 528 912 912 544 "" "" } { 544 912 912 576 "" "" } { 576 912 912 592 "" "" } { 592 912 912 608 "" "" } { 608 912 912 624 "" "" } { 320 1128 1128 344 "" "" } { 344 1128 1128 360 "" "" } { 360 1128 1128 376 "" "" } { 320 904 904 336 "" "" } { 336 904 904 360 "" "" } { 360 904 904 424 "" "" } { 320 904 912 320 "" "" } { 320 912 1016 320 "" "" } { 320 1016 1120 320 "" "" } { 320 1120 1128 320 "" "" } { 320 1128 1456 320 "" "" } { 320 1456 1464 320 "" "" } { 320 1464 1464 352 "" "" } { 352 1464 1464 408 "" "" } { 408 1464 1464 488 "" "" } { 488 1464 1464 544 "" "" } { 376 1128 1128 392 "" "" } { 392 1128 1128 432 "" "" } { 432 1128 1128 448 "" "" } { 520 1128 1128 536 "" "" } { 448 1128 1128 464 "" "" } { 464 1128 1128 480 "" "" } { 480 1128 1128 520 "" "" } { 536 1128 1128 552 "" "" } { 624 912 912 664 "" "" } { 544 1464 1464 624 "" "" } { 320 1456 1456 368 "" "" } { 624 1464 1464 680 "" "" } { 680 1464 1464 760 "" "" } { 760 1464 1464 816 "" "" } { 816 1464 1464 896 "" "" } { 896 1464 1464 952 "" "" } { 952 1464 1464 1032 "" "" } { 1032 1464 1464 1088 "" "" } { 1088 1464 1464 1144 "" "" } { 552 1128 1128 568 "" "" } { 440 1120 1120 520 "" "" } { 664 912 912 688 "" "" } { 520 1120 1120 616 "" "" } { 688 912 912 704 "" "" } { 704 912 912 744 "" "" } { 744 912 912 760 "" "" } { 760 912 912 776 "" "" } { 616 1120 1120 768 "" "" } { 776 912 912 792 "" "" } { 792 912 912 824 "" "" } { 824 912 912 840 "" "" } { 768 1120 1120 856 "" "" } { 840 912 912 864 "" "" } { 864 912 912 896 "" "" } { 896 912 912 912 "" "" } { 912 912 912 928 "" "" } { 856 1120 1120 920 "" "" } { 1096 912 912 1144 "" "" } { 928 912 912 944 "" "" } { 944 912 912 976 "" "" } { 976 912 912 992 "" "" } { 992 912 912 1008 "" "" } { 1008 912 912 1024 "" "" } { 1024 912 912 1056 "" "" } { 1056 912 912 1072 "" "" } { 1072 912 912 1096 "" "" } { 920 1120 1120 1032 "" "" } { 1032 1120 1120 1144 "" "" } { 368 1456 1456 504 "" "" } { 568 1128 1128 600 "" "" } { 600 1128 1128 624 "" "" } { 624 1128 1128 640 "" "" } { 640 1128 1128 656 "" "" } { 504 1456 1456 648 "" "" } { 648 1456 1456 768 "" "" } { 768 1456 1456 1144 "" "" } { 656 1128 1128 672 "" "" } { 672 1128 1128 704 "" "" } { 704 1128 1128 720 "" "" } { 784 1128 1128 800 "" "" } { 720 1128 1128 736 "" "" } { 736 1128 1128 752 "" "" } { 752 1128 1128 784 "" "" } { 800 1128 1128 816 "" "" } { 816 1128 1128 832 "" "" } { 832 1128 1128 856 "" "" } { 856 1128 1128 1144 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1685279648391 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "lab_8_2_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/lab_8_2_.bdf" { { 336 1600 1626 352 "p1" "" } { 392 1600 1633 408 "p1_i" "" } { 472 1600 1626 488 "p2" "" } { 528 1600 1633 544 "p2_i" "" } { 608 1600 1626 624 "p3" "" } { 664 1600 1633 680 "p3_i" "" } { 320 1624 1632 320 "" "" } { 336 1632 1675 352 "p1_i" "" } { 344 1632 1675 360 "p2_i" "" } { 352 1632 1672 368 "p3" "" } { 424 1632 1672 440 "p1" "" } { 432 1632 1672 448 "p2" "" } { 440 1632 1672 456 "p3" "" } { 744 1600 1626 760 "p4" "" } { 800 1600 1633 816 "p4_i" "" } { 880 1600 1626 896 "p5" "" } { 936 1600 1633 952 "p5_i" "" } { 1016 1600 1626 1032 "p6" "" } { 1072 1600 1633 1088 "p6_i" "" } { 752 1632 1736 768 "p4" "" } { 760 1632 1736 776 "p5" "" } { 768 1632 1736 784 "p6" "" } { 840 1632 1736 856 "p4_i" "" } { 848 1632 1736 864 "p5_i" "" } { 856 1632 1736 872 "p6" "" } { 320 1624 1624 352 "" "" } { 352 1624 1624 408 "" "" } { 408 1624 1624 488 "" "" } { 488 1624 1624 544 "" "" } { 320 1632 1632 352 "" "" } { 352 1632 1632 360 "" "" } { 360 1632 1632 368 "" "" } { 368 1632 1632 440 "" "" } { 544 1624 1624 624 "" "" } { 440 1632 1632 448 "" "" } { 624 1624 1624 680 "" "" } { 680 1624 1624 760 "" "" } { 760 1624 1624 816 "" "" } { 816 1624 1624 896 "" "" } { 896 1624 1624 952 "" "" } { 952 1624 1624 1032 "" "" } { 1032 1624 1624 1088 "" "" } { 1088 1624 1624 1144 "" "" } { 448 1632 1632 456 "" "" } { 456 1632 1632 768 "" "" } { 768 1632 1632 776 "" "" } { 776 1632 1632 784 "" "" } { 784 1632 1632 856 "" "" } { 856 1632 1632 864 "" "" } { 864 1632 1632 872 "" "" } { 872 1632 1632 1144 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1685279648392 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rs_trig.bdf 1 1 " "Using design file rs_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RS_trig " "Found entity 1: RS_trig" {  } { { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/rs_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685279648412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685279648412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_trig RS_trig:inst18 " "Elaborating entity \"RS_trig\" for hierarchy \"RS_trig:inst18\"" {  } { { "lab_8_2_.bdf" "inst18" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/lab_8_2_.bdf" { { 728 1488 1600 864 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685279648412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685279648730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685279649016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685279649016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685279649034 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685279649034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685279649034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685279649034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685279649054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 16:14:09 2023 " "Processing ended: Sun May 28 16:14:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685279649054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685279649054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685279649054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685279649054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685279652472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685279652477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 16:14:12 2023 " "Processing started: Sun May 28 16:14:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685279652477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685279652477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_8_2_ -c lab_8_2_ " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_8_2_ -c lab_8_2_" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685279652478 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685279652559 ""}
{ "Info" "0" "" "Project  = lab_8_2_" {  } {  } 0 0 "Project  = lab_8_2_" 0 0 "Fitter" 0 0 1685279652559 ""}
{ "Info" "0" "" "Revision = lab_8_2_" {  } {  } 0 0 "Revision = lab_8_2_" 0 0 "Fitter" 0 0 1685279652559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685279652617 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_8_2_ 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab_8_2_\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685279652620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685279652649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685279652649 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685279652822 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685279652827 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685279652896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685279652896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685279652896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685279652896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685279652896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685279652896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685279652896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685279652896 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685279652896 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685279652898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685279652898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685279652898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685279652898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685279652898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685279652898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685279652898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685279652898 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685279652898 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685279652899 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685279652899 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685279652899 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685279652899 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685279652899 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "No exact pin location assignment(s) for 7 pins of 7 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1685279653060 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_8_2_.sdc " "Synopsys Design Constraints File file not found: 'lab_8_2_.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685279653229 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685279653229 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1685279653229 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst~0\|datab " "Node \"inst4\|inst~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~0\|combout " "Node \"inst4\|inst~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~1\|datab " "Node \"inst4\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~1\|combout " "Node \"inst4\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst4\|datac " "Node \"inst2\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst4\|combout " "Node \"inst2\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|datac " "Node \"inst9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|combout " "Node \"inst9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|dataa " "Node \"inst3\|inst\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|combout " "Node \"inst3\|inst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~0\|dataa " "Node \"inst4\|inst~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst4\|datab " "Node \"inst2\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst~1\|datab " "Node \"inst2\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst~1\|combout " "Node \"inst2\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst4\|datad " "Node \"inst2\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst~1\|datac " "Node \"inst3\|inst~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst~1\|combout " "Node \"inst3\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|datab " "Node \"inst3\|inst\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst4\|datad " "Node \"inst3\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst4\|combout " "Node \"inst3\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|datad " "Node \"inst3\|inst\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst4\|datab " "Node \"inst4\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst4\|combout " "Node \"inst4\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst~1\|datad " "Node \"inst3\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst4\|datac " "Node \"inst3\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~1\|datad " "Node \"inst4\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst~1\|datac " "Node \"inst2\|inst~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst~1\|datab " "Node \"inst3\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst4\|datab " "Node \"inst3\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst4\|datac " "Node \"inst4\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst~1\|datad " "Node \"inst2\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|datad " "Node \"inst9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst4\|datad " "Node \"inst4\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""}  } { { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/rs_trig.bdf" { { 176 528 592 224 "inst" "" } } } } { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/rs_trig.bdf" { { 256 528 592 304 "inst4" "" } } } } { "lab_8_2_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/lab_8_2_.bdf" { { 560 936 1000 640 "inst9" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685279653230 ""}
{ "Warning" "WSTA_SCC_LOOP" "32 " "Found combinational loop of 32 nodes" { { "Warning" "WSTA_SCC_NODE" "inst20\|inst~0\|datab " "Node \"inst20\|inst~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~0\|combout " "Node \"inst20\|inst~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~1\|dataa " "Node \"inst20\|inst~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~1\|combout " "Node \"inst20\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst4\|datac " "Node \"inst18\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst4\|combout " "Node \"inst18\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst25~0\|datac " "Node \"inst25~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst25~0\|combout " "Node \"inst25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|dataa " "Node \"inst19\|inst~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|combout " "Node \"inst19\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst\|datab " "Node \"inst19\|inst\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst\|combout " "Node \"inst19\|inst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~0\|dataa " "Node \"inst20\|inst~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst4\|datab " "Node \"inst18\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst~1\|datab " "Node \"inst18\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst~1\|combout " "Node \"inst18\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|datac " "Node \"inst19\|inst~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst4\|datad " "Node \"inst18\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst4\|datad " "Node \"inst19\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst4\|combout " "Node \"inst19\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst\|datad " "Node \"inst19\|inst\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst4\|datab " "Node \"inst20\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst4\|combout " "Node \"inst20\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|datab " "Node \"inst19\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst4\|datac " "Node \"inst19\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~1\|datad " "Node \"inst20\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst~1\|datac " "Node \"inst18\|inst~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst4\|dataa " "Node \"inst19\|inst4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst4\|datac " "Node \"inst20\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst~1\|datad " "Node \"inst18\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|datad " "Node \"inst19\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst4\|datad " "Node \"inst20\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279653230 ""}  } { { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/rs_trig.bdf" { { 176 528 592 224 "inst" "" } } } } { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/rs_trig.bdf" { { 256 528 592 304 "inst4" "" } } } } { "lab_8_2_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/lab_8_2_.bdf" { { 960 944 1008 1040 "inst25" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685279653230 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1685279653237 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685279653237 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1685279653237 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685279653237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685279653239 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685279653239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685279653239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685279653239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685279653239 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685279653240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685279653240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685279653240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685279653240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685279653240 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685279653240 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1685279653241 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1685279653241 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1685279653241 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685279653242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685279653242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685279653242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685279653242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685279653242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685279653242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685279653242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685279653242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685279653242 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1685279653242 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1685279653242 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685279653253 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685279653254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685279654185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685279654235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685279654257 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685279654607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685279654607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685279656417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685279657383 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685279657383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685279657443 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1685279657443 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685279657443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685279657445 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685279657453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685279657532 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1685279657532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685279657700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685279657762 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1685279657762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685279657995 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685279658346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/output_files/lab_8_2_.fit.smsg " "Generated suppressed messages file D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/output_files/lab_8_2_.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685279658530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 74 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6432 " "Peak virtual memory: 6432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685279658828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 16:14:18 2023 " "Processing ended: Sun May 28 16:14:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685279658828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685279658828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685279658828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685279658828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685279662094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685279662100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 16:14:21 2023 " "Processing started: Sun May 28 16:14:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685279662100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685279662100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab_8_2_ -c lab_8_2_ " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_8_2_ -c lab_8_2_" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685279662100 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685279663799 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685279663893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685279664527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 16:14:24 2023 " "Processing ended: Sun May 28 16:14:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685279664527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685279664527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685279664527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685279664527 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685279665201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685279667987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685279667993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 16:14:27 2023 " "Processing started: Sun May 28 16:14:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685279667993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279667993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_8_2_ -c lab_8_2_ " "Command: quartus_sta lab_8_2_ -c lab_8_2_" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279667993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1685279668084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668217 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_8_2_.sdc " "Synopsys Design Constraints File file not found: 'lab_8_2_.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668274 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668274 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668274 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst~0\|datac " "Node \"inst4\|inst~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~0\|combout " "Node \"inst4\|inst~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~1\|datad " "Node \"inst4\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~1\|combout " "Node \"inst4\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst4\|dataa " "Node \"inst2\|inst4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst4\|combout " "Node \"inst2\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst~1\|dataa " "Node \"inst2\|inst~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst~1\|combout " "Node \"inst2\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst4\|datac " "Node \"inst2\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|datac " "Node \"inst9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|combout " "Node \"inst9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|datab " "Node \"inst3\|inst\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|combout " "Node \"inst3\|inst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~0\|datab " "Node \"inst4\|inst~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst4\|datab " "Node \"inst2\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst4\|datab " "Node \"inst3\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst4\|combout " "Node \"inst3\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|datac " "Node \"inst3\|inst\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst4\|datab " "Node \"inst4\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst4\|combout " "Node \"inst4\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst~1\|datab " "Node \"inst2\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst4\|datac " "Node \"inst3\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst~1\|datab " "Node \"inst4\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst~1\|datab " "Node \"inst3\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst~1\|combout " "Node \"inst3\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|datad " "Node \"inst3\|inst\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst~1\|datad " "Node \"inst3\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst~1\|datad " "Node \"inst2\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst4\|dataa " "Node \"inst3\|inst4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst~1\|dataa " "Node \"inst3\|inst~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst4\|dataa " "Node \"inst4\|inst4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|datab " "Node \"inst9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst4\|datad " "Node \"inst4\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""}  } { { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/rs_trig.bdf" { { 176 528 592 224 "inst" "" } } } } { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/rs_trig.bdf" { { 256 528 592 304 "inst4" "" } } } } { "lab_8_2_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/lab_8_2_.bdf" { { 560 936 1000 640 "inst9" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668275 ""}
{ "Warning" "WSTA_SCC_LOOP" "32 " "Found combinational loop of 32 nodes" { { "Warning" "WSTA_SCC_NODE" "inst20\|inst~0\|datad " "Node \"inst20\|inst~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~0\|combout " "Node \"inst20\|inst~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~1\|datab " "Node \"inst20\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~1\|combout " "Node \"inst20\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst4\|dataa " "Node \"inst18\|inst4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst4\|combout " "Node \"inst18\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst~1\|datad " "Node \"inst18\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst~1\|combout " "Node \"inst18\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst4\|datab " "Node \"inst18\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|datab " "Node \"inst19\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|combout " "Node \"inst19\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst\|datad " "Node \"inst19\|inst\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst\|combout " "Node \"inst19\|inst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~0\|datab " "Node \"inst20\|inst~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst4\|datad " "Node \"inst19\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst4\|combout " "Node \"inst19\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst\|datab " "Node \"inst19\|inst\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst~1\|datab " "Node \"inst18\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst4\|datab " "Node \"inst20\|inst4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst4\|combout " "Node \"inst20\|inst4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst4\|dataa " "Node \"inst19\|inst4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst~1\|dataa " "Node \"inst18\|inst~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst~1\|datad " "Node \"inst20\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|datad " "Node \"inst19\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst18\|inst4\|datad " "Node \"inst18\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst25~0\|datad " "Node \"inst25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst25~0\|combout " "Node \"inst25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst4\|datac " "Node \"inst19\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|datac " "Node \"inst19\|inst~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst4\|datad " "Node \"inst20\|inst4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst~1\|dataa " "Node \"inst19\|inst~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|inst4\|datac " "Node \"inst20\|inst4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685279668275 ""}  } { { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/rs_trig.bdf" { { 176 528 592 224 "inst" "" } } } } { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/rs_trig.bdf" { { 256 528 592 304 "inst4" "" } } } } { "lab_8_2_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_2_/lab_8_2_.bdf" { { 960 944 1008 1040 "inst25" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668275 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668282 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668282 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668282 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1685279668282 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668285 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1685279668287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668288 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1685279668289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668294 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1685279668296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668317 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279668317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669567 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669568 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669574 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669581 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1685279669583 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669703 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669703 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669709 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279669715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279670257 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279670257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 72 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685279670289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 16:14:30 2023 " "Processing ended: Sun May 28 16:14:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685279670289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685279670289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685279670289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279670289 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus Prime Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685279670913 ""}
