
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /eda/xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/eda/xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rrk307' on host 'Hansolo.poly.edu' (Linux_x86_64 version 4.18.0-553.16.1.el8_10.x86_64) on Fri Sep 13 03:47:22 EDT 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/rrk307/home_hls/python_c_hlsc/other_application/signal_processing'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: source run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset hlsc_FIRfilter 
INFO: [HLS 200-10] Opening and resetting project '/home/rrk307/home_hls/python_c_hlsc/other_application/signal_processing/hlsc_FIRfilter'.
INFO: [HLS 200-1510] Running: add_files fir_filter.cpp 
INFO: [HLS 200-10] Adding design file 'fir_filter.cpp' to the project
INFO: [HLS 200-1510] Running: set_top fir_filter 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/rrk307/home_hls/python_c_hlsc/other_application/signal_processing/hlsc_FIRfilter/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'fir_filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.79 seconds. CPU system time: 1 seconds. Elapsed time: 4.82 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/signal_processing/hlsc_FIRfilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/signal_processing/hlsc_FIRfilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/signal_processing/hlsc_FIRfilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/signal_processing/hlsc_FIRfilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'shift_loop' is marked as complete unroll implied by the pipeline pragma (fir_filter.cpp:28:9)
INFO: [HLS 214-291] Loop 'mac_loop' is marked as complete unroll implied by the pipeline pragma (fir_filter.cpp:35:9)
INFO: [HLS 214-186] Unrolling loop 'shift_loop' (fir_filter.cpp:28:9) in function 'fir_filter' completely with a factor of 9 (fir_filter.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'mac_loop' (fir_filter.cpp:35:9) in function 'fir_filter' completely with a factor of 10 (fir_filter.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10fir_filterRN3hls6streamIiLi0EEES2_PiE9shift_reg': Complete partitioning on dimension 1. (fir_filter.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.54 seconds. CPU system time: 0.87 seconds. Elapsed time: 7.99 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.452 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_filter' (fir_filter.cpp:11:1)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_filter_Pipeline_sample_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'sample_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_filter_Pipeline_sample_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_filter_stream_int_0_stream_int_0_int_shift_reg' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_filter_Pipeline_sample_loop' pipeline 'sample_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_filter_Pipeline_sample_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/coeffs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_filter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'coeffs' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_filter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.482 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_filter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 2.1 seconds. Elapsed time: 15.11 seconds; current allocated memory: 34.770 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output firfilter_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2695.457 ; gain = 117.984 ; free physical = 428941 ; free virtual = 451461
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Sep 13 03:48:03 2024...
INFO: [HLS 200-802] Generated output file firfilter_ip.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.3 seconds. CPU system time: 1.66 seconds. Elapsed time: 21 seconds; current allocated memory: 5.180 MB.
Total synthesis time: 41375 milliseconds
INFO: [HLS 200-112] Total CPU user time: 33.46 seconds. Total CPU system time: 5.11 seconds. Total elapsed time: 42.13 seconds; peak allocated memory: 1.488 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Sep 13 03:48:04 2024...
