# Verilog-FPGA

<h4>Project 1</h4>
<b> Part 1 </b>
