// Seed: 3878642293
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    output wor id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input tri id_10,
    input uwire id_11,
    output supply0 id_12,
    output wor id_13,
    input wand id_14,
    input supply0 id_15,
    output supply1 id_16,
    input wand id_17,
    output supply1 id_18,
    input tri id_19,
    input wand id_20,
    output supply0 id_21,
    input wire id_22,
    input uwire id_23,
    output tri0 id_24,
    output wand id_25,
    output wor id_26,
    input tri1 id_27,
    input tri1 id_28,
    output wire id_29,
    output uwire id_30,
    output tri id_31,
    input supply1 id_32,
    input tri id_33,
    output wire id_34,
    input wire id_35,
    output tri1 id_36,
    output uwire id_37,
    input uwire id_38,
    input tri0 id_39,
    input wand id_40
    , id_42
);
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd59,
    parameter id_5  = 32'd28
) (
    input wor id_0,
    output wor id_1,
    output wor id_2,
    output uwire id_3,
    output wor id_4,
    output uwire _id_5,
    input supply1 id_6,
    input wire id_7,
    output tri id_8,
    input wor id_9,
    output wor _id_10,
    input tri1 id_11,
    input tri1 id_12,
    input wand id_13,
    input uwire id_14
);
  logic [id_5 : id_10] id_16;
  ;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_6,
      id_2,
      id_4,
      id_9,
      id_6,
      id_14,
      id_12,
      id_6,
      id_11,
      id_9,
      id_3,
      id_2,
      id_12,
      id_13,
      id_8,
      id_0,
      id_3,
      id_13,
      id_0,
      id_8,
      id_11,
      id_7,
      id_3,
      id_3,
      id_3,
      id_14,
      id_13,
      id_1,
      id_3,
      id_3,
      id_11,
      id_12,
      id_4,
      id_11,
      id_2,
      id_2,
      id_6,
      id_12,
      id_0
  );
  assign modCall_1.id_26 = 0;
endmodule
