##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_RPi_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RPi_IntClock:R)
		5.3::Critical Path Report for (UART_RPi_IntClock:R vs. UART_RPi_IntClock:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                    | Frequency: 46.15 MHz  | Target: 0.32 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 47.46 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_RPi_IntClock          | Frequency: 53.31 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            3.125e+006       3103332     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          20599       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_RPi_IntClock  41666.7          29833       N/A              N/A         N/A              N/A         N/A              N/A         
UART_RPi_IntClock  UART_RPi_IntClock  2.16667e+006     2147907     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
Echo_L(0)_PAD  33045         CyBUS_CLK:R       
Echo_R(0)_PAD  35093         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
RPi_Tx(0)_PAD     29703         UART_RPi_IntClock:R          
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
SG90(0)_PAD       23712         Clock_1:R                    
STP_0(0)_PAD      23313         CyBUS_CLK:R                  
STP_1(0)_PAD      24985         CyBUS_CLK:R                  
STP_2(0)_PAD      24300         CyBUS_CLK:R                  
STP_3(0)_PAD      24294         CyBUS_CLK:R                  
TB_EN(0)_PAD      23973         CyBUS_CLK:R                  
TB_ENB(0)_PAD     24355         CyBUS_CLK:R                  
TB_PWM1(0)_PAD    25113         Clock_1:R                    
TB_PWM2(0)_PAD    25322         Clock_1:R                    
TB_PWM3(0)_PAD    25328         Clock_1:R                    
TB_PWM4(0)_PAD    25806         Clock_1:R                    
Trig_L(0)_PAD     23717         CyBUS_CLK:R                  
Trig_R(0)_PAD     23516         CyBUS_CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 46.15 MHz | Target: 0.32 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3103332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18158
-------------------------------------   ----- 
End-of-path arrival time (ps)           18158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell22     1250   1250  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   6802   8052  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  14052  3103332  RISE       1
Net_240/main_4                      macrocell20     4105  18158  3103332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell20         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16838
-------------------------------------   ----- 
End-of-path arrival time (ps)           16838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3698   8408  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13538  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13538  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16838  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16838  20599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_RPi_IntClock
***********************************************
Clock: UART_RPi_IntClock
Frequency: 53.31 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147907p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12569
-------------------------------------   ----- 
End-of-path arrival time (ps)           12569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                      macrocell26     1250   1250  2147907  RISE       1
\UART_RPi:BUART:counter_load_not\/main_0           macrocell3      5653   6903  2147907  RISE       1
\UART_RPi:BUART:counter_load_not\/q                macrocell3      3350  10253  2147907  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2317  12569  2147907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16838
-------------------------------------   ----- 
End-of-path arrival time (ps)           16838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3698   8408  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13538  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13538  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16838  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16838  20599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RPi_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 29833p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                                iocell14        2515   2515  29833  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   5849   8364  29833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (UART_RPi_IntClock:R vs. UART_RPi_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147907p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12569
-------------------------------------   ----- 
End-of-path arrival time (ps)           12569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                      macrocell26     1250   1250  2147907  RISE       1
\UART_RPi:BUART:counter_load_not\/main_0           macrocell3      5653   6903  2147907  RISE       1
\UART_RPi:BUART:counter_load_not\/q                macrocell3      3350  10253  2147907  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2317  12569  2147907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3103332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18158
-------------------------------------   ----- 
End-of-path arrival time (ps)           18158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell22     1250   1250  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   6802   8052  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  14052  3103332  RISE       1
Net_240/main_4                      macrocell20     4105  18158  3103332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell20         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16838
-------------------------------------   ----- 
End-of-path arrival time (ps)           16838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3698   8408  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13538  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13538  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16838  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16838  20599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16681
-------------------------------------   ----- 
End-of-path arrival time (ps)           16681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3541   8251  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13381  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13381  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  16681  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  16681  20755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23899p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13538
-------------------------------------   ----- 
End-of-path arrival time (ps)           13538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3698   8408  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13538  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13538  23899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13381
-------------------------------------   ----- 
End-of-path arrival time (ps)           13381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3541   8251  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13381  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13381  24055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12293
-------------------------------------   ----- 
End-of-path arrival time (ps)           12293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  24261  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell12      3551   4761  26244  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell12      3350   8111  26244  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell12   4182  12293  26244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27135p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11401
-------------------------------------   ----- 
End-of-path arrival time (ps)           11401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  24261  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell12      3551   4761  26244  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell12      3350   8111  26244  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell11   3290  11401  27135  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27175p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11362
-------------------------------------   ----- 
End-of-path arrival time (ps)           11362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  24261  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell12      3551   4761  26244  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell12      3350   8111  26244  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell10   3251  11362  27175  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11358
-------------------------------------   ----- 
End-of-path arrival time (ps)           11358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24849  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell9      2962   4172  27179  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell9      3350   7522  27179  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell9   3836  11358  27179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8420
-------------------------------------   ---- 
End-of-path arrival time (ps)           8420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3710   8420  27187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3698   8408  27199  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  20755  RISE       1
\Timer_R:TimerUDB:status_tc\/main_1         macrocell13      3509   8219  27287  RISE       1
\Timer_R:TimerUDB:status_tc\/q              macrocell13      3350  11569  27287  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2311  13880  27287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3541   8251  27355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3541   8251  27355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell11      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20599  RISE       1
\Timer_L:TimerUDB:status_tc\/main_1         macrocell10     2808   7518  27988  RISE       1
\Timer_L:TimerUDB:status_tc\/q              macrocell10     3350  10868  27988  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2311  13179  27988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24849  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell9      2962   4172  27179  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell9      3350   7522  27179  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell8   2947  10469  28067  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10468
-------------------------------------   ----- 
End-of-path arrival time (ps)           10468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24849  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell9      2962   4172  27179  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell9      3350   7522  27179  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell7   2946  10468  28069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20599  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2799   7509  28097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7012
-------------------------------------   ---- 
End-of-path arrival time (ps)           7012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20755  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2302   7012  28594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell12      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11393
-------------------------------------   ----- 
End-of-path arrival time (ps)           11393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  24261  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell12    3551   4761  26244  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell12    3350   8111  26244  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/status_1              statusicell5   3282  11393  29774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 29833p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                                iocell14        2515   2515  29833  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   5849   8364  29833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  24261  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   4358   5568  30038  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell12      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 30100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  24849  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell9     2962   4172  27179  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell9     3350   7522  27179  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/status_1              statusicell4   3545  11067  30100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24849  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   4209   5419  30187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 30572p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell14      2515   2515  29833  RISE       1
\UART_RPi:BUART:rx_state_0\/main_8  macrocell31   5069   7584  30572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_2\/main_8
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 30572p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell14      2515   2515  29833  RISE       1
\UART_RPi:BUART:rx_state_2\/main_8  macrocell34   5069   7584  30572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 30572p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                         iocell14      2515   2515  29833  RISE       1
\UART_RPi:BUART:rx_status_3\/main_5  macrocell37   5069   7584  30572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_last\/main_0
Capture Clock  : \UART_RPi:BUART:rx_last\/clock_0
Path slack     : 30572p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                     iocell14      2515   2515  29833  RISE       1
\UART_RPi:BUART:rx_last\/main_0  macrocell38   5069   7584  30572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_last\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30857p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  24261  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   3539   4749  30857  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell11      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30861p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  24261  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   3536   4746  30861  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24849  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2948   4158  31449  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24849  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   2943   4153  31453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_188/main_1
Capture Clock  : Net_188/clock_0
Path slack     : 32729p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  24849  RISE       1
Net_188/main_1                                         macrocell40    4217   5427  32729  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_188/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_219/main_1
Capture Clock  : Net_219/clock_0
Path slack     : 33510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  24261  RISE       1
Net_219/main_1                                         macrocell42    3437   4647  33510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_219/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:capture_last\/q
Path End       : Net_188/main_2
Capture Clock  : Net_188/clock_0
Path slack     : 33705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:capture_last\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:capture_last\/q  macrocell39   1250   1250  27816  RISE       1
Net_188/main_2                     macrocell40   3201   4451  33705  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_188/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:capture_last\/q
Path End       : Net_219/main_2
Capture Clock  : Net_219/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:capture_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:capture_last\/q  macrocell41   1250   1250  27157  RISE       1
Net_219/main_2                     macrocell42   2605   3855  34302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_219/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147907p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12569
-------------------------------------   ----- 
End-of-path arrival time (ps)           12569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                      macrocell26     1250   1250  2147907  RISE       1
\UART_RPi:BUART:counter_load_not\/main_0           macrocell3      5653   6903  2147907  RISE       1
\UART_RPi:BUART:counter_load_not\/q                macrocell3      3350  10253  2147907  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2317  12569  2147907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPi:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148765p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12541
-------------------------------------   ----- 
End-of-path arrival time (ps)           12541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q     macrocell30   1250   1250  2148765  RISE       1
\UART_RPi:BUART:rx_counter_load\/main_0  macrocell6    5630   6880  2148765  RISE       1
\UART_RPi:BUART:rx_counter_load\/q       macrocell6    3350  10230  2148765  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/load   count7cell    2312  12541  2148765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RPi:BUART:sTX:TxSts\/clock
Path slack     : 2152297p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13870
-------------------------------------   ----- 
End-of-path arrival time (ps)           13870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2152297  RISE       1
\UART_RPi:BUART:tx_status_0\/main_3                 macrocell4      4616   8196  2152297  RISE       1
\UART_RPi:BUART:tx_status_0\/q                      macrocell4      3350  11546  2152297  RISE       1
\UART_RPi:BUART:sTX:TxSts\/status_0                 statusicell2    2323  13870  2152297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7371
-------------------------------------   ---- 
End-of-path arrival time (ps)           7371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                macrocell26     1250   1250  2147907  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6121   7371  2153285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151990  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   6557   6747  2153910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154396p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q         macrocell30     1250   1250  2148765  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   5010   6260  2154396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154403p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  2154403  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   5004   6254  2154403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RPi:BUART:sRX:RxSts\/clock
Path slack     : 2154599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11568
-------------------------------------   ----- 
End-of-path arrival time (ps)           11568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  2154599  RISE       1
\UART_RPi:BUART:rx_status_4\/main_1                 macrocell7      2312   5892  2154599  RISE       1
\UART_RPi:BUART:rx_status_4\/q                      macrocell7      3350   9242  2154599  RISE       1
\UART_RPi:BUART:sRX:RxSts\/status_4                 statusicell3    2326  11568  2154599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q                macrocell31     1250   1250  2151476  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4677   5927  2154730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:txn\/main_1
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2154959p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q  macrocell26   1250   1250  2147907  RISE       1
\UART_RPi:BUART:txn\/main_1    macrocell25   6947   8197  2154959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2154981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell26   1250   1250  2147907  RISE       1
\UART_RPi:BUART:tx_state_2\/main_0  macrocell28   6925   8175  2154981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2155345p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155345  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_6       macrocell32   5872   7812  2155345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2155393p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7764
-------------------------------------   ---- 
End-of-path arrival time (ps)           7764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2148765  RISE       1
\UART_RPi:BUART:rx_state_3\/main_0    macrocell33   6514   7764  2155393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155393p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7764
-------------------------------------   ---- 
End-of-path arrival time (ps)           7764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  2148765  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_0  macrocell36   6514   7764  2155393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2155707p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2148765  RISE       1
\UART_RPi:BUART:rx_state_0\/main_0    macrocell31   6199   7449  2155707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2155707p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2148765  RISE       1
\UART_RPi:BUART:rx_state_2\/main_0    macrocell34   6199   7449  2155707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2155707p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2148765  RISE       1
\UART_RPi:BUART:rx_status_3\/main_0   macrocell37   6199   7449  2155707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2155780p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell26   1250   1250  2147907  RISE       1
\UART_RPi:BUART:tx_state_0\/main_0  macrocell27   6127   7377  2155780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RPi:BUART:txn\/main_3
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2155855p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  2155855  RISE       1
\UART_RPi:BUART:txn\/main_3                macrocell25     2931   7301  2155855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156196p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q                macrocell27     1250   1250  2149863  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3210   4460  2156196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2156279p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q      macrocell26   1250   1250  2147907  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_0  macrocell29   5628   6878  2156279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2156354p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156354  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_5       macrocell32   4862   6802  2156354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2156357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2154403  RISE       1
\UART_RPi:BUART:rx_state_3\/main_2   macrocell33   5550   6800  2156357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2156398p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  2154403  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_2  macrocell32   5509   6759  2156398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2156428p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151990  RISE       1
\UART_RPi:BUART:tx_state_1\/main_2               macrocell26     6539   6729  2156428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2156542p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156542  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_7       macrocell32   4675   6615  2156542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2156676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell31   1250   1250  2151476  RISE       1
\UART_RPi:BUART:rx_state_3\/main_1  macrocell33   5231   6481  2156676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q               macrocell31   1250   1250  2151476  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_1  macrocell36   5231   6481  2156676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2156677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell33   1250   1250  2149737  RISE       1
\UART_RPi:BUART:rx_state_0\/main_3  macrocell31   5230   6480  2156677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2156677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell33   1250   1250  2149737  RISE       1
\UART_RPi:BUART:rx_state_2\/main_3  macrocell34   5230   6480  2156677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2156677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q        macrocell33   1250   1250  2149737  RISE       1
\UART_RPi:BUART:rx_status_3\/main_3  macrocell37   5230   6480  2156677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2156710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155345  RISE       1
\UART_RPi:BUART:rx_state_3\/main_6         macrocell33   4507   6447  2156710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2156723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell29   1250   1250  2156723  RISE       1
\UART_RPi:BUART:tx_state_1\/main_5  macrocell26   5184   6434  2156723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2156813p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151990  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_2                macrocell29     6154   6344  2156813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2156819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6338
-------------------------------------   ---- 
End-of-path arrival time (ps)           6338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151990  RISE       1
\UART_RPi:BUART:tx_state_2\/main_2               macrocell28     6148   6338  2156819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2156909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156354  RISE       1
\UART_RPi:BUART:rx_state_3\/main_5         macrocell33   4308   6248  2156909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2156938p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2148765  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_0  macrocell32   4969   6219  2156938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2156951p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           6205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2152297  RISE       1
\UART_RPi:BUART:tx_state_0\/main_3                  macrocell27     2625   6205  2156951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2157094p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156542  RISE       1
\UART_RPi:BUART:rx_state_3\/main_7         macrocell33   4123   6063  2157094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2157208p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell26   1250   1250  2147907  RISE       1
\UART_RPi:BUART:tx_state_1\/main_0  macrocell26   4699   5949  2157208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2157285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell29   1250   1250  2156723  RISE       1
\UART_RPi:BUART:tx_state_0\/main_5  macrocell27   4622   5872  2157285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2157430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q      macrocell27   1250   1250  2149863  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_1  macrocell29   4476   5726  2157430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2157446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell27   1250   1250  2149863  RISE       1
\UART_RPi:BUART:tx_state_2\/main_1  macrocell28   4460   5710  2157446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2157619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell28   1250   1250  2148368  RISE       1
\UART_RPi:BUART:tx_state_0\/main_4  macrocell27   4288   5538  2157619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2157639p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell28   1250   1250  2148368  RISE       1
\UART_RPi:BUART:tx_state_1\/main_3  macrocell26   4268   5518  2157639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2157692p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q         macrocell31   1250   1250  2151476  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_1  macrocell32   4214   5464  2157692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2158065p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell34   1250   1250  2151629  RISE       1
\UART_RPi:BUART:rx_state_3\/main_4  macrocell33   3841   5091  2158065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158065p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q               macrocell34   1250   1250  2151629  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_3  macrocell36   3841   5091  2158065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2158089p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q         macrocell34   1250   1250  2151629  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_4  macrocell32   3817   5067  2158089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2158156p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151990  RISE       1
\UART_RPi:BUART:tx_state_0\/main_2               macrocell27     4811   5001  2158156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:txn\/main_2
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2158184p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q  macrocell27   1250   1250  2149863  RISE       1
\UART_RPi:BUART:txn\/main_2    macrocell25   3723   4973  2158184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2158589p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155345  RISE       1
\UART_RPi:BUART:rx_state_0\/main_6         macrocell31   2627   4567  2158589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2158589p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155345  RISE       1
\UART_RPi:BUART:rx_state_2\/main_6         macrocell34   2627   4567  2158589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2158593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156354  RISE       1
\UART_RPi:BUART:rx_state_0\/main_5         macrocell31   2624   4564  2158593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2158593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156354  RISE       1
\UART_RPi:BUART:rx_state_2\/main_5         macrocell34   2624   4564  2158593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2158675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q      macrocell28   1250   1250  2148368  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_3  macrocell29   3232   4482  2158675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:txn\/main_4
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2158694p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q  macrocell28   1250   1250  2148368  RISE       1
\UART_RPi:BUART:txn\/main_4    macrocell25   3213   4463  2158694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2158694p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell28   1250   1250  2148368  RISE       1
\UART_RPi:BUART:tx_state_2\/main_3  macrocell28   3213   4463  2158694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2158702p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell27   1250   1250  2149863  RISE       1
\UART_RPi:BUART:tx_state_0\/main_1  macrocell27   3205   4455  2158702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2158708p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell27   1250   1250  2149863  RISE       1
\UART_RPi:BUART:tx_state_1\/main_1  macrocell26   3199   4449  2158708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:txn\/main_5
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2158795p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2158795  RISE       1
\UART_RPi:BUART:txn\/main_5                      macrocell25     4172   4362  2158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2158810p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2158795  RISE       1
\UART_RPi:BUART:tx_state_2\/main_4               macrocell28     4157   4347  2158810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158896  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_1   macrocell35   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156542  RISE       1
\UART_RPi:BUART:rx_state_0\/main_7         macrocell31   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_state_2\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156542  RISE       1
\UART_RPi:BUART:rx_state_2\/main_7         macrocell34   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158897p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158897  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_0   macrocell35   2320   4260  2158897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158909  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_2   macrocell35   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2158988p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell31   1250   1250  2151476  RISE       1
\UART_RPi:BUART:rx_state_0\/main_1  macrocell31   2919   4169  2158988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2158988p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell31   1250   1250  2151476  RISE       1
\UART_RPi:BUART:rx_state_2\/main_1  macrocell34   2919   4169  2158988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2158988p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q        macrocell31   1250   1250  2151476  RISE       1
\UART_RPi:BUART:rx_status_3\/main_1  macrocell37   2919   4169  2158988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:txn\/q
Path End       : \UART_RPi:BUART:txn\/main_0
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2159100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:txn\/q       macrocell25   1250   1250  2159100  RISE       1
\UART_RPi:BUART:txn\/main_0  macrocell25   2807   4057  2159100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2159113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell29   1250   1250  2156723  RISE       1
\UART_RPi:BUART:tx_state_2\/main_5  macrocell28   2794   4044  2159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell34   1250   1250  2151629  RISE       1
\UART_RPi:BUART:rx_state_0\/main_4  macrocell31   2786   4036  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell34   1250   1250  2151629  RISE       1
\UART_RPi:BUART:rx_state_2\/main_4  macrocell34   2786   4036  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q        macrocell34   1250   1250  2151629  RISE       1
\UART_RPi:BUART:rx_status_3\/main_4  macrocell37   2786   4036  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2159132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q         macrocell33   1250   1250  2149737  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_3  macrocell32   2775   4025  2159132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:txn\/main_6
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2159132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q  macrocell29   1250   1250  2156723  RISE       1
\UART_RPi:BUART:txn\/main_6   macrocell25   2775   4025  2159132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2159133p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell33   1250   1250  2149737  RISE       1
\UART_RPi:BUART:rx_state_3\/main_3  macrocell33   2773   4023  2159133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159133p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q               macrocell33   1250   1250  2149737  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_2  macrocell36   2773   4023  2159133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2159259p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2154403  RISE       1
\UART_RPi:BUART:rx_state_0\/main_2   macrocell31   2647   3897  2159259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2159259p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2154403  RISE       1
\UART_RPi:BUART:rx_state_2\/main_2   macrocell34   2647   3897  2159259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2159259p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2154403  RISE       1
\UART_RPi:BUART:rx_status_3\/main_2  macrocell37   2647   3897  2159259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_load_fifo\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159479p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_load_fifo\/q            macrocell32     1250   1250  2156460  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2808   4058  2159479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_last\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_9
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2159597p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_last\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_last\/q          macrocell38   1250   1250  2159597  RISE       1
\UART_RPi:BUART:rx_state_2\/main_9  macrocell34   2310   3560  2159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2159721p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3435
-------------------------------------   ---- 
End-of-path arrival time (ps)           3435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2158795  RISE       1
\UART_RPi:BUART:tx_state_1\/main_4               macrocell26     3245   3435  2159721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_status_3\/q
Path End       : \UART_RPi:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RPi:BUART:sRX:RxSts\/clock
Path slack     : 2161985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_status_3\/q       macrocell37    1250   1250  2161985  RISE       1
\UART_RPi:BUART:sRX:RxSts\/status_3  statusicell3   2932   4182  2161985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3103332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18158
-------------------------------------   ----- 
End-of-path arrival time (ps)           18158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell22     1250   1250  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   6802   8052  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  14052  3103332  RISE       1
Net_240/main_4                      macrocell20     4105  18158  3103332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_283/main_3
Capture Clock  : Net_283/clock_0
Path slack     : 3104255p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17235
-------------------------------------   ----- 
End-of-path arrival time (ps)           17235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell22     1250   1250  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   6802   8052  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  14052  3103332  RISE       1
Net_283/main_3                      macrocell24     3183  17235  3104255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_282/main_2
Capture Clock  : Net_282/clock_0
Path slack     : 3105140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16350
-------------------------------------   ----- 
End-of-path arrival time (ps)           16350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell22     1250   1250  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   6802   8052  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  14052  3103332  RISE       1
Net_282/main_2                      macrocell23     2297  16350  3105140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3106336p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 3120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14434
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  3106336  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   8054   9304  3106336  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  14434  3106336  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  14434  3106336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3109090p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9850
-------------------------------------   ---- 
End-of-path arrival time (ps)           9850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  3106336  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   8600   9850  3109090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3109636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  3106336  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   8054   9304  3109636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3109924p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14576
-------------------------------------   ----- 
End-of-path arrival time (ps)           14576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell15    1250   1250  3106336  RISE       1
\PWM:PWMUDB:status_2\/main_0          macrocell1     7661   8911  3109924  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell1     3350  12261  3109924  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2315  14576  3109924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_202/main_5
Capture Clock  : Net_202/clock_0
Path slack     : 3110101p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11389
-------------------------------------   ----- 
End-of-path arrival time (ps)           11389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  3110101  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  3110101  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  3110101  RISE       1
Net_202/main_5                       macrocell18     7639  11389  3110101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_202/main_4
Capture Clock  : Net_202/clock_0
Path slack     : 3110653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10837
-------------------------------------   ----- 
End-of-path arrival time (ps)           10837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  3110653  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  3110653  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  3110653  RISE       1
Net_202/main_4                       macrocell18     7327  10837  3110653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : \QuadPWM:PwmDatapath:u0\/cs_addr_0
Capture Clock  : \QuadPWM:PwmDatapath:u0\/clock
Path slack     : 3110888p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8052
-------------------------------------   ---- 
End-of-path arrival time (ps)           8052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell22     1250   1250  3103332  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   6802   8052  3110888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_4
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3110981p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10509
-------------------------------------   ----- 
End-of-path arrival time (ps)           10509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  3110101  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  3110101  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  3110101  RISE       1
\PWM:PWMUDB:prevCompare1\/main_4     macrocell16     6759  10509  3110981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_5
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3111010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  3110101  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  3110101  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  3110101  RISE       1
\PWM:PWMUDB:status_0\/main_5         macrocell17     6730  10480  3111010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM:PWMUDB:prevCompare1\/main_3
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3111566p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9924
-------------------------------------   ---- 
End-of-path arrival time (ps)           9924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  3110653  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  3110653  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  3110653  RISE       1
\PWM:PWMUDB:prevCompare1\/main_3     macrocell16     6414   9924  3111566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM:PWMUDB:status_0\/main_4
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3111580p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  3110653  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  3110653  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  3110653  RISE       1
\PWM:PWMUDB:status_0\/main_4         macrocell17     6400   9910  3111580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_283/main_0
Capture Clock  : Net_283/clock_0
Path slack     : 3111843p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9647
-------------------------------------   ---- 
End-of-path arrival time (ps)           9647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell21   1250   1250  3106458  RISE       1
Net_283/main_0        macrocell24   8397   9647  3111843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3112337p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  3109040  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  3109040  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  3109040  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3103   6603  3112337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3112340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6600
-------------------------------------   ---- 
End-of-path arrival time (ps)           6600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  3109040  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  3109040  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  3109040  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3100   6600  3112340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_1
Capture Clock  : Net_240/clock_0
Path slack     : 3112762p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell21   1250   1250  3106458  RISE       1
Net_240/main_1        macrocell20   7478   8728  3112762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_282/main_1
Capture Clock  : Net_282/clock_0
Path slack     : 3112867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8623
-------------------------------------   ---- 
End-of-path arrival time (ps)           8623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell22   1250   1250  3103332  RISE       1
Net_282/main_1        macrocell23   7373   8623  3112867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_239/main_1
Capture Clock  : Net_239/clock_0
Path slack     : 3113326p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell21   1250   1250  3106458  RISE       1
Net_239/main_1        macrocell19   6914   8164  3113326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : \QuadPWM:toggle_1\/main_0
Capture Clock  : \QuadPWM:toggle_1\/clock_0
Path slack     : 3113826p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7664
-------------------------------------   ---- 
End-of-path arrival time (ps)           7664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q       macrocell22   1250   1250  3103332  RISE       1
\QuadPWM:toggle_1\/main_0  macrocell21   6414   7664  3113826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell21         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_240/main_3
Capture Clock  : Net_240/clock_0
Path slack     : 3114002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell3   2200   2200  3114002  RISE       1
Net_240/main_3                    macrocell20     5288   7488  3114002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : \QuadPWM:PwmDatapath:u0\/cs_addr_1
Capture Clock  : \QuadPWM:PwmDatapath:u0\/clock
Path slack     : 3114013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell21     1250   1250  3106458  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell3   3677   4927  3114013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_283/main_1
Capture Clock  : Net_283/clock_0
Path slack     : 3114057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell22   1250   1250  3103332  RISE       1
Net_283/main_1        macrocell24   6183   7433  3114057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_239/main_3
Capture Clock  : Net_239/clock_0
Path slack     : 3114559p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6931
-------------------------------------   ---- 
End-of-path arrival time (ps)           6931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell3   2200   2200  3114002  RISE       1
Net_239/main_3                    macrocell19     4731   6931  3114559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_1
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3115527p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_1  controlcell2   1210   1210  3115527  RISE       1
\PWM:PWMUDB:status_0\/main_1            macrocell17    4753   5963  3115527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/ce0_comb
Path End       : Net_239/main_4
Capture Clock  : Net_239/clock_0
Path slack     : 3115540p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                           model name     delay     AT    slack  edge  Fanout
---------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/ce0_comb  datapathcell3   2300   2300  3115540  RISE       1
Net_239/main_4                     macrocell19     3650   5950  3115540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_1
Path End       : \PWM:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3116080p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_1  controlcell2   1210   1210  3115527  RISE       1
\PWM:PWMUDB:prevCompare1\/main_1        macrocell16    4200   5410  3116080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_283/main_2
Capture Clock  : Net_283/clock_0
Path slack     : 3116387p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell3   2200   2200  3114002  RISE       1
Net_283/main_2                    macrocell24     2903   5103  3116387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_240/q
Path End       : Net_240/main_0
Capture Clock  : Net_240/clock_0
Path slack     : 3116402p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_240/q       macrocell20   1250   1250  3116402  RISE       1
Net_240/main_0  macrocell20   3838   5088  3116402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_282/q
Path End       : Net_282/main_3
Capture Clock  : Net_282/clock_0
Path slack     : 3116463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_282/q       macrocell23   1250   1250  3116463  RISE       1
Net_282/main_3  macrocell23   3777   5027  3116463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_202/main_3
Capture Clock  : Net_202/clock_0
Path slack     : 3116722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  3106336  RISE       1
Net_202/main_3                 macrocell18   3518   4768  3116722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_239/q
Path End       : Net_239/main_0
Capture Clock  : Net_239/clock_0
Path slack     : 3116756p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell19         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_239/q       macrocell19   1250   1250  3116756  RISE       1
Net_239/main_0  macrocell19   3484   4734  3116756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_283/q
Path End       : Net_283/main_4
Capture Clock  : Net_283/clock_0
Path slack     : 3116778p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_283/q       macrocell24   1250   1250  3116778  RISE       1
Net_283/main_4  macrocell24   3462   4712  3116778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_0
Path End       : \PWM:PWMUDB:status_0\/main_2
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3116867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_0  controlcell2   1210   1210  3116867  RISE       1
\PWM:PWMUDB:status_0\/main_2            macrocell17    3413   4623  3116867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_2
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3116871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_2  controlcell2   1210   1210  3116871  RISE       1
\PWM:PWMUDB:status_0\/main_0            macrocell17    3409   4619  3116871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_0
Path End       : \PWM:PWMUDB:prevCompare1\/main_2
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3116877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_0  controlcell2   1210   1210  3116867  RISE       1
\PWM:PWMUDB:prevCompare1\/main_2        macrocell16    3403   4613  3116877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_2
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3116883p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_2  controlcell2   1210   1210  3116871  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0        macrocell16    3397   4607  3116883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3116962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7538
-------------------------------------   ---- 
End-of-path arrival time (ps)           7538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell17    1250   1250  3116962  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   6288   7538  3116962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_282/main_0
Capture Clock  : Net_282/clock_0
Path slack     : 3116985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell21   1250   1250  3106458  RISE       1
Net_282/main_0        macrocell23   3255   4505  3116985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f1_comb
Path End       : Net_282/main_4
Capture Clock  : Net_282/clock_0
Path slack     : 3117090p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f1_comb  datapathcell3   2110   2110  3117090  RISE       1
Net_282/main_4                    macrocell23     2290   4400  3117090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_2
Capture Clock  : Net_240/clock_0
Path slack     : 3117462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell22   1250   1250  3103332  RISE       1
Net_240/main_2        macrocell20   2778   4028  3117462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_239/main_2
Capture Clock  : Net_239/clock_0
Path slack     : 3117472p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell22   1250   1250  3103332  RISE       1
Net_239/main_2        macrocell19   2768   4018  3117472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 3117940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  3117940  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell15    2340   3550  3117940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_3
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3117947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell16   1250   1250  3117947  RISE       1
\PWM:PWMUDB:status_0\/main_3  macrocell17   2293   3543  3117947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_1
Path End       : Net_202/main_1
Capture Clock  : Net_202/clock_0
Path slack     : 3117952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_1  controlcell2   1210   1210  3115527  RISE       1
Net_202/main_1                          macrocell18    2328   3538  3117952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_0
Path End       : Net_202/main_2
Capture Clock  : Net_202/clock_0
Path slack     : 3117968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_0  controlcell2   1210   1210  3116867  RISE       1
Net_202/main_2                          macrocell18    2312   3522  3117968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_2
Path End       : Net_202/main_0
Capture Clock  : Net_202/clock_0
Path slack     : 3117973p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_2  controlcell2   1210   1210  3116871  RISE       1
Net_202/main_0                          macrocell18    2307   3517  3117973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell18         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

