#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Oct  6 10:37:27 2024
# Process ID: 57995
# Current directory: /home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1
# Command line: vivado -log riscv_gig_ethernet_pcs_pma_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_gig_ethernet_pcs_pma_0_0.tcl
# Log file: /home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1/riscv_gig_ethernet_pcs_pma_0_0.vds
# Journal file: /home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1/vivado.jou
# Running On: ashraf-Yoga-Slim-7-14ARE05, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 6, Host memory: 7653 MB
#-----------------------------------------------------------
source riscv_gig_ethernet_pcs_pma_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1273.105 ; gain = 4.023 ; free physical = 105 ; free virtual = 12812
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_gig_ethernet_pcs_pma_0_0
Command: synth_design -top riscv_gig_ethernet_pcs_pma_0_0 -part xc7vx485tffg1761-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58064
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ashraf/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 2151.410 ; gain = 366.801 ; free physical = 139 ; free virtual = 11257
Synthesis current peak Physical Memory [PSS] (MB): peak = 1351.194; parent = 1335.099; children = 16.096
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2882.527; parent = 2158.352; children = 724.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.v:94]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_support' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_support.v:58]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_block' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:95]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt.v:124]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_reset_sync' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_reset_sync.v:62]
INFO: [Synth 8-6157] synthesizing module 'FDP' [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38635]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDP' (0#1) [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38635]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_reset_sync' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_reset_sync.v:62]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_sync_block' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_sync_block.v:62]
INFO: [Synth 8-6157] synthesizing module 'FD' [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_sync_block' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_sync_block.v:62]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_clk_gen' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_clk_gen.v:83]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr.v:72]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr.v:72]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_clk_gen' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_clk_gen.v:83]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt.v:72]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt.v:72]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt.v:79]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt.v:79]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt.v:124]
WARNING: [Synth 8-7071] port 's_axi_aclk' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_resetn' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_awaddr' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_awvalid' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_awready' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_wdata' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_wvalid' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_wready' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_bresp' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_bvalid' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_bready' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_araddr' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_arvalid' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7071] port 's_axi_rready' of module 'gig_ethernet_pcs_pma_v16_2_9' is unconnected for instance 'riscv_gig_ethernet_pcs_pma_0_0_core' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
WARNING: [Synth 8-7023] instance 'riscv_gig_ethernet_pcs_pma_0_0_core' of module 'gig_ethernet_pcs_pma_v16_2_9' has 94 connections declared, but only 76 given [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:273]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_transceiver' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_transceiver.v:61]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer.v:65]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer.v:65]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_gtwizard.v:69]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_gtwizard_init.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_gtwizard_multi_gt.v:71]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_gtwizard_gt.v:72]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49244]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 36 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 32 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000000100000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49244]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_gtwizard_gt.v:72]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_cpll_railing' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_cpll_railing' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_gtwizard_multi_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_tx_startup_fsm.v:73]
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_tx_startup_fsm.v:73]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_rx_startup_fsm.v:73]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_rx_startup_fsm.v:73]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_gtwizard_init.v:70]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_gtwizard.v:69]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer.v:85]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer.v:85]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_transceiver' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_transceiver.v:61]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_block' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_block.v:95]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_clocking' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_clocking.v:63]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71489]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71489]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_clocking' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_clocking.v:63]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_resets' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_resets.v:63]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_resets' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_resets.v:63]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_gt_common' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_gt_common.v:71]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49917]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49917]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_gt_common' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_gt_common.v:71]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0_support' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_support.v:58]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.v:94]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_rx_startup_fsm.v:358]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_reg was removed.  [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_rx_startup_fsm.v:517]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_count_reg was removed.  [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_rx_startup_fsm.v:516]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_rx_startup_fsm.v:553]
WARNING: [Synth 8-6014] Unused sequential element rxpowerdown_reg_reg was removed.  [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/transceiver/riscv_gig_ethernet_pcs_pma_0_0_transceiver.v:234]
WARNING: [Synth 8-7129] Port QPLLREFCLKLOST in module riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port CPLLREFCLKLOST in module riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLLLOCK in module riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLLREFCLKLOST in module riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLLLOCK in module riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_cpllreset_in in module riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXRUNDISP in module RX is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXBUFSTATUS[0] in module RX is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXBUFSTATUS[0] in module SYNCHRONISE is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXBUFSTATUS[0] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[15] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[14] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[13] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[11] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[10] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[9] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[8] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[7] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[6] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[5] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[4] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[3] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[2] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[1] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_NP_TX[15] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_NP_TX[12] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[9] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[8] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[7] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[6] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[5] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[4] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[3] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[2] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[1] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[0] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[9] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[8] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[7] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[6] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[5] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[4] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[3] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[2] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[1] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[0] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port BASEX_OR_SGMII in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port RESET_DONE in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[15] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[14] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[13] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[12] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[11] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[10] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[9] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[8] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[7] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[6] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[5] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[4] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[3] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[2] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[1] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[0] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPEED_IS_10_100 in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPEED_IS_100 in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port GTX_CLK in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[9] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[8] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[7] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[6] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[5] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[4] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[3] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[2] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[1] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP0[0] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[9] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[8] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[7] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[6] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[5] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[4] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[3] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[2] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[1] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CODE_GROUP1[0] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port PMA_RX_CLK0 in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port PMA_RX_CLK1 in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port PHYAD[4] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port PHYAD[3] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port PHYAD[2] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port PHYAD[1] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port PHYAD[0] in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port MDC in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port MDIO_IN in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port CONFIGURATION_VALID in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN_ADV_CONFIG_VAL in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port BASEX_OR_SGMII in module GPCS_PMA_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port DRP_DCLK in module GPCS_PMA_GEN is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2252.316 ; gain = 467.707 ; free physical = 271 ; free virtual = 11135
Synthesis current peak Physical Memory [PSS] (MB): peak = 1351.194; parent = 1335.099; children = 72.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2976.945; parent = 2252.320; children = 724.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2264.191 ; gain = 479.582 ; free physical = 252 ; free virtual = 11130
Synthesis current peak Physical Memory [PSS] (MB): peak = 1351.194; parent = 1335.099; children = 76.963
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2989.324; parent = 2264.195; children = 725.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2264.191 ; gain = 479.582 ; free physical = 247 ; free virtual = 11128
Synthesis current peak Physical Memory [PSS] (MB): peak = 1351.194; parent = 1335.099; children = 78.709
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2990.328; parent = 2264.195; children = 726.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2267.160 ; gain = 0.000 ; free physical = 380 ; free virtual = 11293
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_gig_ethernet_pcs_pma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_gig_ethernet_pcs_pma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc:42]
Finished Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_gig_ethernet_pcs_pma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_gig_ethernet_pcs_pma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.902 ; gain = 0.000 ; free physical = 268 ; free virtual = 11106
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  FD => FDRE: 192 instances
  FDP => FDPE: 48 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2409.902 ; gain = 0.000 ; free physical = 266 ; free virtual = 11106
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ashraf/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 338 ; free virtual = 11038
Synthesis current peak Physical Memory [PSS] (MB): peak = 1417.573; parent = 1335.099; children = 228.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 331 ; free virtual = 11026
Synthesis current peak Physical Memory [PSS] (MB): peak = 1417.669; parent = 1335.099; children = 228.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for gtrefclk_n. (constraint file  auto generated constraint).
Applied set_property KEEP = true for gtrefclk_p. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 317 ; free virtual = 11017
Synthesis current peak Physical Memory [PSS] (MB): peak = 1418.123; parent = 1335.099; children = 228.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 123 ; free virtual = 10904
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.536; parent = 1335.099; children = 228.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 25    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 286   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   5 Input   16 Bit        Muxes := 2     
	  15 Input   15 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 18    
	   2 Input    8 Bit        Muxes := 10    
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 7     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 90    
	   3 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_2_9.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_2_9.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:56 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 155 ; free virtual = 10845
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.536; parent = 1335.099; children = 228.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                      | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------------------------+----------------+----------------------+--------------+
|inst        | pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg | User Attribute | 64 x 36              | RAM64M x 12  | 
+------------+-----------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 123 ; free virtual = 10707
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.883; parent = 1335.099; children = 228.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 125 ; free virtual = 10703
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.883; parent = 1335.099; children = 228.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                      | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------------------------+----------------+----------------------+--------------+
|inst        | pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg | User Attribute | 64 x 36              | RAM64M x 12  | 
+------------+-----------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:05 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 137 ; free virtual = 10701
Synthesis current peak Physical Memory [PSS] (MB): peak = 1515.227; parent = 1335.099; children = 228.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 308 ; free virtual = 10918
Synthesis current peak Physical Memory [PSS] (MB): peak = 1577.663; parent = 1335.099; children = 245.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 306 ; free virtual = 10919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1577.663; parent = 1335.099; children = 245.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 299 ; free virtual = 10914
Synthesis current peak Physical Memory [PSS] (MB): peak = 1577.663; parent = 1335.099; children = 245.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 299 ; free virtual = 10913
Synthesis current peak Physical Memory [PSS] (MB): peak = 1577.663; parent = 1335.099; children = 245.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 299 ; free virtual = 10913
Synthesis current peak Physical Memory [PSS] (MB): peak = 1577.663; parent = 1335.099; children = 245.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 298 ; free virtual = 10912
Synthesis current peak Physical Memory [PSS] (MB): peak = 1577.663; parent = 1335.099; children = 245.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                            | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v16_2_9           | gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]                                 | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|riscv_gig_ethernet_pcs_pma_0_0_support | pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|riscv_gig_ethernet_pcs_pma_0_0_support | pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+---------------------------------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     5|
|2     |CARRY4        |    61|
|3     |GTXE2_CHANNEL |     1|
|4     |GTXE2_COMMON  |     1|
|5     |IBUFDS_GTE2   |     1|
|6     |LUT1          |    67|
|7     |LUT2          |    87|
|8     |LUT3          |   132|
|9     |LUT4          |   146|
|10    |LUT5          |   140|
|11    |LUT6          |   159|
|12    |MMCME2_ADV    |     1|
|13    |RAM64M        |    10|
|14    |SRL16         |     2|
|15    |SRL16E        |     8|
|16    |SRLC32E       |     7|
|17    |FD            |   192|
|18    |FDCE          |    18|
|19    |FDP           |    48|
|20    |FDPE          |     8|
|21    |FDRE          |   894|
|22    |FDSE          |    54|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 293 ; free virtual = 10907
Synthesis current peak Physical Memory [PSS] (MB): peak = 1577.663; parent = 1335.099; children = 245.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.035; parent = 2393.898; children = 999.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 355 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2409.902 ; gain = 479.582 ; free physical = 332 ; free virtual = 10946
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.902 ; gain = 625.293 ; free physical = 326 ; free virtual = 10940
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2409.902 ; gain = 0.000 ; free physical = 417 ; free virtual = 11032
INFO: [Netlist 29-17] Analyzing 314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.902 ; gain = 0.000 ; free physical = 349 ; free virtual = 10990
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  FD => FDRE: 192 instances
  FDP => FDPE: 48 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete, checksum: a27f9abe
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:26 . Memory (MB): peak = 2409.902 ; gain = 1099.109 ; free physical = 550 ; free virtual = 11190
INFO: [Common 17-1381] The checkpoint '/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1/riscv_gig_ethernet_pcs_pma_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP riscv_gig_ethernet_pcs_pma_0_0, cache-ID = 499a6fc447662fbb
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1/riscv_gig_ethernet_pcs_pma_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_gig_ethernet_pcs_pma_0_0_utilization_synth.rpt -pb riscv_gig_ethernet_pcs_pma_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 10:39:10 2024...
