Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bf17e1aacaa24bd8bada1fcb2be429d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot memory32x8_bi_tb_behav xil_defaultlib.memory32x8_bi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v" Line 7. Module memory32x8_bi doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory32x8_bi
Compiling module xil_defaultlib.memory32x8_bi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory32x8_bi_tb_behav
