<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_lm_sb_ent</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_lm_sb_ent'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_lm_sb_ent')">kv_lm_sb_ent</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.98</td>
<td class="s7 cl rt"><a href="mod3299.html#Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#Toggle" >  2.88</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/acpu_ss/acpu_ss/A45/ae350_cpu_subsystem.v.gz')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/acpu_ss/acpu_ss/A45/ae350_cpu_subsystem.v.gz</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247410"  onclick="showContent('inst_tag_247410')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247410_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247410_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247410_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247411"  onclick="showContent('inst_tag_247411')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247411_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247411_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247411_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247412"  onclick="showContent('inst_tag_247412')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247412_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247412_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247412_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247413"  onclick="showContent('inst_tag_247413')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247413_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247413_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247413_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247414"  onclick="showContent('inst_tag_247414')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247414_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247414_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247414_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247415"  onclick="showContent('inst_tag_247415')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247415_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247415_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247415_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247406"  onclick="showContent('inst_tag_247406')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></td>
<td class="s4 cl rt"> 46.14</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247406_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247406_Toggle" >  3.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247406_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247407"  onclick="showContent('inst_tag_247407')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></td>
<td class="s4 cl rt"> 46.14</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247407_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247407_Toggle" >  3.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247407_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247408"  onclick="showContent('inst_tag_247408')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></td>
<td class="s4 cl rt"> 46.14</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247408_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247408_Toggle" >  3.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247408_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3299.html#inst_tag_247409"  onclick="showContent('inst_tag_247409')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></td>
<td class="s4 cl rt"> 46.14</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247409_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247409_Toggle" >  3.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247409_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_247410'>
<hr>
<a name="inst_tag_247410"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247410" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247410_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247410_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247410_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27525" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69061" id="tag_urg_inst_69061">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247411'>
<hr>
<a name="inst_tag_247411"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247411" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247411_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247411_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247411_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27525" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69062" id="tag_urg_inst_69062">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247412'>
<hr>
<a name="inst_tag_247412"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247412" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247412_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247412_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247412_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27525" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69063" id="tag_urg_inst_69063">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247413'>
<hr>
<a name="inst_tag_247413"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247413" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247413_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247413_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247413_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27525" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69064" id="tag_urg_inst_69064">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247414'>
<hr>
<a name="inst_tag_247414"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247414" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247414_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247414_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247414_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27525" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69065" id="tag_urg_inst_69065">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247415'>
<hr>
<a name="inst_tag_247415"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247415" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247415_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247415_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247415_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27525" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69066" id="tag_urg_inst_69066">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247406'>
<hr>
<a name="inst_tag_247406"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247406" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.14</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247406_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247406_Toggle" >  3.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247406_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.50</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27524" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69057" id="tag_urg_inst_69057">u_data</a></td>
<td class="s3 cl rt"> 33.70</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247407'>
<hr>
<a name="inst_tag_247407"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247407" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.14</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247407_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247407_Toggle" >  3.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247407_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.50</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27524" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69058" id="tag_urg_inst_69058">u_data</a></td>
<td class="s3 cl rt"> 33.70</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247408'>
<hr>
<a name="inst_tag_247408"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247408" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.14</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247408_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247408_Toggle" >  3.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247408_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.50</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27524" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69059" id="tag_urg_inst_69059">u_data</a></td>
<td class="s3 cl rt"> 33.70</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247409'>
<hr>
<a name="inst_tag_247409"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_247409" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.14</td>
<td class="s7 cl rt"><a href="mod3299.html#inst_tag_247409_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3299.html#inst_tag_247409_Toggle" >  3.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3299.html#inst_tag_247409_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.50</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_27524" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_69060" id="tag_urg_inst_69060">u_data</a></td>
<td class="s3 cl rt"> 33.70</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_lm_sb_ent'>
<a name="Line"></a>
Line Coverage for Module : <a name="219237499"></a>
<a href="mod3299.html" >kv_lm_sb_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="782176815"></a>
<a href="mod3299.html" >kv_lm_sb_ent ( parameter DW=64,ALEN=13,UW=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.14</td>
<td class="s0 cl rt">  3.35</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247405_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.14</td>
<td class="s0 cl rt">  3.35</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247406_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.14</td>
<td class="s0 cl rt">  3.35</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247407_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.14</td>
<td class="s0 cl rt">  3.35</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247408_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="313043469"></a>
<a href="mod3299.html" >kv_lm_sb_ent ( parameter DW=32,ALEN=14,UW=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247409_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247410_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247411_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247412_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247413_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3299.html#inst_tag_247414_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="219237499"></a>
<a href="mod3299.html" >kv_lm_sb_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247410'>
<a name="inst_tag_247410_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247410" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247410_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247410" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247410_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247410" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247411'>
<a name="inst_tag_247411_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247411" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247411_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247411" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247411_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247411" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247412'>
<a name="inst_tag_247412_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247412" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247412_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247412" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247412_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247412" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247413'>
<a name="inst_tag_247413_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247413" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247413_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247413" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247413_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247413" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247414'>
<a name="inst_tag_247414_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247414" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247414_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247414" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247414_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247414" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247415'>
<a name="inst_tag_247415_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247415" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247415_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247415" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247415_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247415" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247406'>
<a name="inst_tag_247406_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247406" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247406_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247406" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247406_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247406" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247407'>
<a name="inst_tag_247407_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247407" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247407_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247407" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247407_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247407" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247408'>
<a name="inst_tag_247408_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247408" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247408_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247408" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247408_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247408" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247409'>
<a name="inst_tag_247409_Line"></a>
<b>Line Coverage for Instance : <a href="mod3299.html#inst_tag_247409" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   NO SUCH LINE
68579      1/1          NO SUCH LINE
68580      1/1          NO SUCH LINE
68581                   NO SUCH LINE
68582      1/1          NO SUCH LINE
68583      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68584                   NO SUCH LINE
                        MISSING_ELSE
68585                   NO SUCH LINE
68586                   NO SUCH LINE
68587                   NO SUCH LINE
68588      1/1          NO SUCH LINE
68589      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68590                   NO SUCH LINE
                        MISSING_ELSE
68591                   NO SUCH LINE
68592                   NO SUCH LINE
68593                   NO SUCH LINE
68594                   NO SUCH LINE
68595                   NO SUCH LINE
68596                   NO SUCH LINE
68597                   NO SUCH LINE
68598                   NO SUCH LINE
68599                   NO SUCH LINE
68600                   NO SUCH LINE
68601                   NO SUCH LINE
68602      1/1          NO SUCH LINE
68603      1/1          NO SUCH LINE
68604                   NO SUCH LINE
68605      1/1          NO SUCH LINE
68606      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68607                   NO SUCH LINE
                        MISSING_ELSE
68608                   NO SUCH LINE
68609                   NO SUCH LINE
68610                   NO SUCH LINE
68611      1/1          NO SUCH LINE
68612      1/1          NO SUCH LINE
68613                   NO SUCH LINE
68614      1/1          NO SUCH LINE
68615      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68616                   NO SUCH LINE
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_247409_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3299.html#inst_tag_247409" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">13</td>
<td class="rt">3.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">5</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247409_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3299.html#inst_tag_247409" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579      NO SUCH LINE
           <font color = "green">-1-</font>            
68580      NO SUCH LINE
           <font color = "green">==></font>
68581      NO SUCH LINE
68582      NO SUCH LINE
           <font color = "red">-2-</font>            
68583      NO SUCH LINE
           <font color = "red">==></font>
68584      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588      NO SUCH LINE
           <font color = "red">-1-</font>            
68589      NO SUCH LINE
           <font color = "red">==></font>
68590      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602      NO SUCH LINE
           <font color = "green">-1-</font>            
68603      NO SUCH LINE
           <font color = "green">==></font>
68604      NO SUCH LINE
68605      NO SUCH LINE
           <font color = "red">-2-</font>            
68606      NO SUCH LINE
           <font color = "red">==></font>
68607      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611      NO SUCH LINE
           <font color = "green">-1-</font>            
68612      NO SUCH LINE
           <font color = "green">==></font>
68613      NO SUCH LINE
68614      NO SUCH LINE
           <font color = "red">-2-</font>            
68615      NO SUCH LINE
           <font color = "red">==></font>
68616      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_247406">
    <li>
      <a href="#inst_tag_247406_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247406_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247406_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247407">
    <li>
      <a href="#inst_tag_247407_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247407_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247407_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247408">
    <li>
      <a href="#inst_tag_247408_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247408_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247408_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247409">
    <li>
      <a href="#inst_tag_247409_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247409_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247409_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247410">
    <li>
      <a href="#inst_tag_247410_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247410_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247410_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247411">
    <li>
      <a href="#inst_tag_247411_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247411_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247411_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247412">
    <li>
      <a href="#inst_tag_247412_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247412_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247412_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247413">
    <li>
      <a href="#inst_tag_247413_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247413_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247413_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247414">
    <li>
      <a href="#inst_tag_247414_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247414_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247414_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247415">
    <li>
      <a href="#inst_tag_247415_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247415_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247415_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_lm_sb_ent">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
