// Seed: 4140482708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_9(
      .id_0(id_1 - id_1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input tri1 id_2,
    input logic id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    input supply1 id_7
);
  assign id_1 = $display;
  assign id_1 = 1;
  always begin
    id_1 <= id_3;
  end
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
