#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 15 16:28:32 2023
# Process ID: 15290
# Current directory: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_pack_0_synth_1
# Command line: vivado -log base_pixel_pack_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_pixel_pack_0.tcl
# Log file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_pack_0_synth_1/base_pixel_pack_0.vds
# Journal file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_pack_0_synth_1/vivado.jou
# Running On: bobby, OS: Linux, CPU Frequency: 3837.603 MHz, CPU Physical cores: 16, Host memory: 16072 MB
#-----------------------------------------------------------
source base_pixel_pack_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1338.418 ; gain = 33.836 ; free physical = 296 ; free virtual = 53251
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/RCD_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/topnotches/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_pixel_pack_0
Command: synth_design -top base_pixel_pack_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2111.477 ; gain = 402.746 ; free physical = 230 ; free virtual = 37692
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_pixel_pack_0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_pack_0/synth/base_pixel_pack_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_flow_control_loop_pipe_sequential_init' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_flow_control_loop_pipe_sequential_init' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_control_s_axi' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_control_s_axi.v:174]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_control_s_axi' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_regslice_both' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_regslice_both' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_regslice_both__parameterized0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_regslice_both__parameterized0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_regslice_both__parameterized1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_regslice_both__parameterized1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_regslice_both__parameterized2' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_regslice_both__parameterized2' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'pixel_pack_regslice_both__parameterized3' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack_regslice_both__parameterized3' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_pack' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_pixel_pack_0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_pack_0/synth/base_pixel_pack_0.v:53]
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[23] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[22] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[21] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[20] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[19] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[18] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[17] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[16] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[15] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[14] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[13] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[12] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[11] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[10] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[9] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[8] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[23] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[22] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[21] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[20] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[19] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[18] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[17] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[16] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2211.414 ; gain = 502.684 ; free physical = 236 ; free virtual = 36052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2226.258 ; gain = 517.527 ; free physical = 242 ; free virtual = 36006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2226.258 ; gain = 517.527 ; free physical = 242 ; free virtual = 36005
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2226.258 ; gain = 0.000 ; free physical = 223 ; free virtual = 35926
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_pack_0/constraints/pixel_pack_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_pack_0/constraints/pixel_pack_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_pack_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_pack_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.008 ; gain = 0.000 ; free physical = 167 ; free virtual = 35226
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2370.043 ; gain = 0.000 ; free physical = 157 ; free virtual = 35204
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 147 ; free virtual = 34006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 157 ; free virtual = 34007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_pack_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 158 ; free virtual = 34001
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pixel_pack_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pixel_pack_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pixel_pack_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pixel_pack_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 144 ; free virtual = 33885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               24 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 86    
+---Muxes : 
	   2 Input   96 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 13    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 62    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[23] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[22] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[21] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[20] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[19] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[18] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[17] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[16] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[15] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[14] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[13] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[12] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[11] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[10] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[9] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[8] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[23] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[22] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[21] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[20] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[19] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[18] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[17] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TDATA[16] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[1] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TKEEP[0] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_24_TSTRB[2] in module pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module pixel_pack.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module pixel_pack.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 233 ; free virtual = 33247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 185 ; free virtual = 34421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 195 ; free virtual = 34467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 153 ; free virtual = 34498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 3129 ; free virtual = 41625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 3126 ; free virtual = 41624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 3091 ; free virtual = 41620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 3078 ; free virtual = 41617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 3034 ; free virtual = 41612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 3032 ; free virtual = 41615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     1|
|3     |LUT2   |    14|
|4     |LUT3   |   216|
|5     |LUT4   |    71|
|6     |LUT5   |   128|
|7     |LUT6   |   135|
|8     |FDRE   |   668|
|9     |FDSE   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 3024 ; free virtual = 41614
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 2370.043 ; gain = 517.527 ; free physical = 2622 ; free virtual = 41374
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 2370.043 ; gain = 661.312 ; free physical = 2618 ; free virtual = 41372
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2370.043 ; gain = 0.000 ; free physical = 5617 ; free virtual = 46006
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.043 ; gain = 0.000 ; free physical = 6514 ; free virtual = 48192
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d59cad58
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 2370.043 ; gain = 1010.812 ; free physical = 5616 ; free virtual = 47450
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 874.188; main = 686.564; forked = 295.112
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3359.742; main = 2370.012; forked = 989.730
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.020 ; gain = 0.000 ; free physical = 5522 ; free virtual = 47365
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_pack_0_synth_1/base_pixel_pack_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_pixel_pack_0, cache-ID = faaff4f1e132a6b8
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.020 ; gain = 0.000 ; free physical = 4171 ; free virtual = 46459
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_pack_0_synth_1/base_pixel_pack_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_pixel_pack_0_utilization_synth.rpt -pb base_pixel_pack_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 16:30:04 2023...
