{"BaseXBar": {"NoncoherentXBar": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)", "Value": null}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port", "Value": "False"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency", "Value": null}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency", "Value": null}}, "HMCController": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)", "Value": null}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port", "Value": "False"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency", "Value": null}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency", "Value": null}}, "IOXBar": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)", "Value": null}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port", "Value": "False"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency", "Value": null}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency", "Value": null}}, "SystemXBar": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "point_of_coherency": {"Default": "False", "Type": "Bool", "Description": "Consider this crossbar the point of coherency", "Value": "False"}, "snoop_filter": {"Default": "Null", "Type": "SnoopFilter", "Description": "Selected snoop filter", "Value": "Null"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "max_routing_table_size": {"Default": "512", "Type": "Int", "Description": "Max. routing table size", "Value": "512"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency", "Value": null}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System that the crossbar belongs to.", "Value": "Parent.any"}, "max_outstanding_snoops": {"Default": "512", "Type": "Int", "Description": "Max. outstanding snoops allowed", "Value": "512"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "point_of_unification": {"Default": "False", "Type": "Bool", "Description": "Consider this crossbar the point of unification", "Value": "False"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)", "Value": null}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port", "Value": "False"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency", "Value": null}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "snoop_response_latency": {"Default": null, "Type": "Cycles", "Description": "Snoop response latency", "Value": null}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency", "Value": null}}, "L2XBar": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "point_of_coherency": {"Default": "False", "Type": "Bool", "Description": "Consider this crossbar the point of coherency", "Value": "False"}, "snoop_filter": {"Default": "Null", "Type": "SnoopFilter", "Description": "Selected snoop filter", "Value": "Null"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "max_routing_table_size": {"Default": "512", "Type": "Int", "Description": "Max. routing table size", "Value": "512"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency", "Value": null}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System that the crossbar belongs to.", "Value": "Parent.any"}, "max_outstanding_snoops": {"Default": "512", "Type": "Int", "Description": "Max. outstanding snoops allowed", "Value": "512"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "point_of_unification": {"Default": "False", "Type": "Bool", "Description": "Consider this crossbar the point of unification", "Value": "False"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)", "Value": null}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port", "Value": "False"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency", "Value": null}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "snoop_response_latency": {"Default": null, "Type": "Cycles", "Description": "Snoop response latency", "Value": null}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency", "Value": null}}, "CoherentXBar": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "point_of_coherency": {"Default": "False", "Type": "Bool", "Description": "Consider this crossbar the point of coherency", "Value": "False"}, "snoop_filter": {"Default": "Null", "Type": "SnoopFilter", "Description": "Selected snoop filter", "Value": "Null"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "max_routing_table_size": {"Default": "512", "Type": "Int", "Description": "Max. routing table size", "Value": "512"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency", "Value": null}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System that the crossbar belongs to.", "Value": "Parent.any"}, "max_outstanding_snoops": {"Default": "512", "Type": "Int", "Description": "Max. outstanding snoops allowed", "Value": "512"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "point_of_unification": {"Default": "False", "Type": "Bool", "Description": "Consider this crossbar the point of unification", "Value": "False"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)", "Value": null}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port", "Value": "False"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency", "Value": null}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "snoop_response_latency": {"Default": null, "Type": "Cycles", "Description": "Snoop response latency", "Value": null}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency", "Value": null}}}, "BasePrefetcher": {"TaggedPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "degree": {"Default": "2", "Type": "Int", "Description": "Number of prefetches to generate", "Value": "2"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}}, "BOPPrefetcher": {"default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "delay_queue_enable": {"Default": "True", "Type": "Bool", "Description": "Enable the delay queue", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "delay_queue_cycles": {"Default": "60", "Type": "Cycles", "Description": "Cycles to delay a write in the left RR table from the delay                 queue", "Value": "60"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "bad_score": {"Default": "10", "Type": "Unsigned", "Description": "Score at which the HWP is disabled", "Value": "10"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "delay_queue_size": {"Default": "15", "Type": "Unsigned", "Description": "Number of entries in the delay queue", "Value": "15"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "round_max": {"Default": "100", "Type": "Unsigned", "Description": "Max. round to update the best offset", "Value": "100"}, "rr_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of entries of each RR bank", "Value": "64"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "tag_bits": {"Default": "12", "Type": "Unsigned", "Description": "Bits used to store the tag", "Value": "12"}, "negative_offsets_enable": {"Default": "True", "Type": "Bool", "Description": "Initialize the offsets list also with negative values                 (i.e. the table will have half of the entries with positive                 offsets and the other half with negative ones)", "Value": "True"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "offset_list_size": {"Default": "46", "Type": "Unsigned", "Description": "Number of entries in the offsets list", "Value": "46"}, "score_max": {"Default": "31", "Type": "Unsigned", "Description": "Max. score to update the best offset", "Value": "31"}}, "STeMSPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "reconstruction_entries": {"Default": "256", "Type": "Unsigned", "Description": "Number of reconstruction entries", "Value": "256"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "active_generation_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the active generation table", "Value": "SetAssociative"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "spatial_region_size": {"Default": "2kB", "Type": "MemorySize", "Description": "Memory covered by a hot zone", "Value": "2kB"}, "pattern_sequence_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the pattern sequence table", "Value": "LRURP"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "region_miss_order_buffer_entries": {"Default": "131072", "Type": "Unsigned", "Description": "Number of entries of the Region Miss Order Buffer", "Value": "131072"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "pattern_sequence_table_assoc": {"Default": "16384", "Type": "Unsigned", "Description": "Associativity of the pattern sequence table", "Value": "16384"}, "active_generation_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the active generation table", "Value": "LRURP"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "pattern_sequence_table_entries": {"Default": "16384", "Type": "MemorySize", "Description": "Number of entries in the pattern sequence table", "Value": "16384"}, "active_generation_table_entries": {"Default": "64", "Type": "MemorySize", "Description": "Number of entries in the active generation table", "Value": "64"}, "active_generation_table_assoc": {"Default": "64", "Type": "Unsigned", "Description": "Associativity of the active generation table", "Value": "64"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "pattern_sequence_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the pattern sequence table", "Value": "SetAssociative"}}, "IrregularStreamBufferPrefetcher": {"default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "training_unit_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the training unit", "Value": "SetAssociative"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "prefetch_candidates_per_entry": {"Default": "16", "Type": "Unsigned", "Description": "Number of prefetch candidates stored in a SP-AMC entry", "Value": "16"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "address_map_cache_assoc": {"Default": "128", "Type": "Unsigned", "Description": "Associativity of the PS/SP AMCs", "Value": "128"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "training_unit_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the training unit", "Value": "LRURP"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "address_map_cache_entries": {"Default": "128", "Type": "MemorySize", "Description": "Number of entries of the PS/SP AMCs", "Value": "128"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "num_counter_bits": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits of the confidence counter", "Value": "2"}, "degree": {"Default": "4", "Type": "Unsigned", "Description": "Number of prefetches to generate", "Value": "4"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "training_unit_entries": {"Default": "128", "Type": "MemorySize", "Description": "Number of entries of the training unit", "Value": "128"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "chunk_size": {"Default": "256", "Type": "Unsigned", "Description": "Maximum number of addresses in a temporal stream", "Value": "256"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "training_unit_assoc": {"Default": "128", "Type": "Unsigned", "Description": "Associativity of the training unit", "Value": "128"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "sp_address_map_cache_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the Structural-to-Physical Address Mao Cache", "Value": "SetAssociative"}, "ps_address_map_cache_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the Physical-to-Structural Address Map Cache", "Value": "LRURP"}, "sp_address_map_cache_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the Structural-to-Physical Address Map Cache", "Value": "LRURP"}, "ps_address_map_cache_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the Physical-to-Structural Address Map Cache", "Value": "SetAssociative"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}}, "AMPMPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "ampm": {"Default": "AccessMapPatternMatching", "Type": "AccessMapPatternMatching", "Description": "Access Map Pattern Matching object", "Value": "AccessMapPatternMatching"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}}, "MultiPrefetcher": {"use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "prefetchers": {"Default": "[]", "Type": "BasePrefetcher", "Description": "Array of prefetchers", "Value": "[]"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}}, "SBOOEPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "latency_buffer_size": {"Default": "32", "Type": "Int", "Description": "Entries in the latency buffer", "Value": "32"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "sandbox_entries": {"Default": "1024", "Type": "Int", "Description": "Size of the address buffer", "Value": "1024"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "score_threshold_pct": {"Default": "25", "Type": "Percent", "Description": "Min. threshold to issue a         prefetch. The value is the percentage of sandbox entries to use", "Value": "25"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "sequential_prefetchers": {"Default": "9", "Type": "Int", "Description": "Number of sequential prefetchers", "Value": "9"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}}, "IndirectMemoryPrefetcher": {"shift_values": {"Default": "[2, 3, 4, -3]", "Type": "Int", "Description": "Shift values to evaluate", "Value": "[2, 3, 4, -3]"}, "pt_table_assoc": {"Default": "16", "Type": "Unsigned", "Description": "Associativity of the Prefetch Table", "Value": "16"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "ipd_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the Indirect Pattern Detector", "Value": "LRURP"}, "ipd_table_entries": {"Default": "4", "Type": "MemorySize", "Description": "Number of entries of the Indirect Pattern Detector", "Value": "4"}, "pt_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the pattern table", "Value": "SetAssociative"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "prefetch_threshold": {"Default": "2", "Type": "Unsigned", "Description": "Counter threshold to start the indirect prefetching", "Value": "2"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "pt_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the pattern table", "Value": "LRURP"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_array_len": {"Default": "4", "Type": "Unsigned", "Description": "Number of misses tracked", "Value": "4"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "ipd_table_assoc": {"Default": "4", "Type": "Unsigned", "Description": "Associativity of the Indirect Pattern Detector", "Value": "4"}, "stream_counter_threshold": {"Default": "4", "Type": "Unsigned", "Description": "Counter threshold to enable the stream prefetcher", "Value": "4"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "streaming_distance": {"Default": "4", "Type": "Unsigned", "Description": "Number of prefetches to generate when using the stream prefetcher", "Value": "4"}, "num_indirect_counter_bits": {"Default": "3", "Type": "Unsigned", "Description": "Number of bits of the indirect counter", "Value": "3"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "max_prefetch_distance": {"Default": "16", "Type": "Unsigned", "Description": "Maximum prefetch distance", "Value": "16"}, "pt_table_entries": {"Default": "16", "Type": "MemorySize", "Description": "Number of entries of the Prefetch Table", "Value": "16"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "ipd_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the Indirect Pattern Detector", "Value": "SetAssociative"}}, "SignaturePathPrefetcher": {"pattern_table_entries": {"Default": "4096", "Type": "MemorySize", "Description": "Number of entries of the pattern table", "Value": "4096"}, "signature_table_assoc": {"Default": "2", "Type": "Unsigned", "Description": "Associativity of the signature table", "Value": "2"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "prefetch_confidence_threshold": {"Default": "0.5", "Type": "Float", "Description": "Minimum confidence to issue prefetches", "Value": "0.5"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "signature_bits": {"Default": "12", "Type": "UInt16", "Description": "Size of the signature, in bits", "Value": "12"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "pattern_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the pattern table", "Value": "SetAssociative"}, "signature_table_entries": {"Default": "1024", "Type": "MemorySize", "Description": "Number of entries of the signature table", "Value": "1024"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "signature_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the signature table", "Value": "SetAssociative"}, "signature_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the signature table", "Value": "LRURP"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "strides_per_pattern_entry": {"Default": "4", "Type": "Unsigned", "Description": "Number of strides stored in each pattern entry", "Value": "4"}, "num_counter_bits": {"Default": "3", "Type": "UInt8", "Description": "Number of bits of the saturating counters", "Value": "3"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "lookahead_confidence_threshold": {"Default": "0.75", "Type": "Float", "Description": "Minimum confidence to continue exploring lookahead entries", "Value": "0.75"}, "signature_shift": {"Default": "3", "Type": "UInt8", "Description": "Number of bits to shift when calculating a new signature", "Value": "3"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "pattern_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the pattern table", "Value": "LRURP"}, "pattern_table_assoc": {"Default": "1", "Type": "Unsigned", "Description": "Associativity of the pattern table", "Value": "1"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}}, "SignaturePathPrefetcherV2": {"pattern_table_entries": {"Default": "4096", "Type": "MemorySize", "Description": "Number of entries of the pattern table", "Value": "4096"}, "signature_table_assoc": {"Default": "2", "Type": "Unsigned", "Description": "Associativity of the signature table", "Value": "2"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "global_history_register_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the global history register", "Value": "SetAssociative"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "global_history_register_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the global history register", "Value": "LRURP"}, "prefetch_confidence_threshold": {"Default": "0.5", "Type": "Float", "Description": "Minimum confidence to issue prefetches", "Value": "0.5"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "signature_bits": {"Default": "12", "Type": "UInt16", "Description": "Size of the signature, in bits", "Value": "12"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "pattern_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the pattern table", "Value": "SetAssociative"}, "signature_table_entries": {"Default": "1024", "Type": "MemorySize", "Description": "Number of entries of the signature table", "Value": "1024"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "signature_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the signature table", "Value": "SetAssociative"}, "signature_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the signature table", "Value": "LRURP"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "strides_per_pattern_entry": {"Default": "4", "Type": "Unsigned", "Description": "Number of strides stored in each pattern entry", "Value": "4"}, "num_counter_bits": {"Default": "3", "Type": "UInt8", "Description": "Number of bits of the saturating counters", "Value": "3"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "global_history_register_entries": {"Default": "8", "Type": "MemorySize", "Description": "Number of entries of global history register", "Value": "8"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "lookahead_confidence_threshold": {"Default": "0.75", "Type": "Float", "Description": "Minimum confidence to continue exploring lookahead entries", "Value": "0.75"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "signature_shift": {"Default": "3", "Type": "UInt8", "Description": "Number of bits to shift when calculating a new signature", "Value": "3"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "pattern_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the pattern table", "Value": "LRURP"}, "pattern_table_assoc": {"Default": "1", "Type": "Unsigned", "Description": "Associativity of the pattern table", "Value": "1"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}}, "PIFPrefetcher": {"latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "history_buffer_size": {"Default": "16", "Type": "Unsigned", "Description": "Entries in the history buffer", "Value": "16"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "compactor_entries": {"Default": "2", "Type": "Unsigned", "Description": "Entries in the temp. compactor", "Value": "2"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "index_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the index", "Value": "LRURP"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "index_assoc": {"Default": "64", "Type": "Unsigned", "Description": "Associativity of the index", "Value": "64"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "prec_spatial_region_bits": {"Default": "2", "Type": "Unsigned", "Description": "Number of preceding addresses in the spatial region", "Value": "2"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "index_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the index", "Value": "SetAssociative"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "index_entries": {"Default": "64", "Type": "MemorySize", "Description": "Number of entries in the index", "Value": "64"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "succ_spatial_region_bits": {"Default": "8", "Type": "Unsigned", "Description": "Number of subsequent addresses in the spatial region", "Value": "8"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "stream_address_buffer_entries": {"Default": "7", "Type": "Unsigned", "Description": "Entries in the SAB", "Value": "7"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}}, "SlimAMPMPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "dcpt": {"Default": "SlimDeltaCorrelatingPredictionTables", "Type": "DeltaCorrelatingPredictionTables", "Description": "Delta Correlating Prediction Tables object", "Value": "SlimDeltaCorrelatingPredictionTables"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "ampm": {"Default": "SlimAccessMapPatternMatching", "Type": "AccessMapPatternMatching", "Description": "Access Map Pattern Matching object", "Value": "SlimAccessMapPatternMatching"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}}, "DCPTPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "dcpt": {"Default": "DeltaCorrelatingPredictionTables", "Type": "DeltaCorrelatingPredictionTables", "Description": "Delta Correlating Prediction Tables object", "Value": "DeltaCorrelatingPredictionTables"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}}, "StridePrefetcher": {"replacement_policy": {"Default": "RandomRP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy", "Value": "RandomRP"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation", "Value": "32"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access", "Value": "True"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses", "Value": "False"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access", "Value": "True"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request", "Value": "False"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses", "Value": "True"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes", "Value": "Parent.cache_line_size"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching", "Value": "False"}, "use_master_id": {"Default": "True", "Type": "Bool", "Description": "Use master id based history", "Value": "True"}, "degree": {"Default": "4", "Type": "Int", "Description": "Number of prefetches to generate", "Value": "4"}, "max_conf": {"Default": "7", "Type": "Int", "Description": "Maximum confidence level", "Value": "7"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes", "Value": "True"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads", "Value": "True"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches", "Value": "True"}, "start_conf": {"Default": "4", "Type": "Int", "Description": "Starting confidence for new entries", "Value": "4"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher.", "Value": "0"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches", "Value": "1"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to", "Value": "Parent.any"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches", "Value": "32"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "Parent.prefetch_on_access"}, "table_assoc": {"Default": "4", "Type": "Int", "Description": "Associativity of PC lookup table", "Value": "4"}, "table_sets": {"Default": "16", "Type": "Int", "Description": "Number of sets in PC lookup table", "Value": "16"}, "min_conf": {"Default": "0", "Type": "Int", "Description": "Minimum confidence level", "Value": "0"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses", "Value": "True"}, "thresh_conf": {"Default": "4", "Type": "Int", "Description": "Threshold confidence level", "Value": "4"}}}, "IndirectPredictor": {"SimpleIndirectPredictor": {"indirectSets": {"Default": "256", "Type": "Unsigned", "Description": "Cache sets for indirect predictor", "Value": "256"}, "indirectWays": {"Default": "2", "Type": "Unsigned", "Description": "Ways for indirect predictor", "Value": "2"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "indirectHashTargets": {"Default": "True", "Type": "Bool", "Description": "Hash path history targets", "Value": "True"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "indirectHashGHR": {"Default": "True", "Type": "Bool", "Description": "Hash branch predictor GHR", "Value": "True"}, "indirectTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Indirect target cache tag bits", "Value": "16"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "indirectGHRBits": {"Default": "13", "Type": "Unsigned", "Description": "Indirect GHR number of bits", "Value": "13"}, "indirectPathLength": {"Default": "3", "Type": "Unsigned", "Description": "Previous indirect targets to use for path history", "Value": "3"}}}, "GoodbyeObject": {"GoodbyeObject": {"buffer_size": {"Default": "1kB", "Type": "MemorySize", "Description": "Size of buffer to fill with goodbye", "Value": "1kB"}, "write_bandwidth": {"Default": "100MB/s", "Type": "MemoryBandwidth", "Description": "Bandwidth to fill the buffer", "Value": "100MB/s"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}}}, "DRAMCtrl": {"HBM_1000_4H_1x128": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "DRAMCtrl": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "DDR3_2133_8x8": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "HBM_1000_4H_1x64": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "GDDR5_4000_2x32": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "HMC_2500_1x32": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "LPDDR3_1600_1x32": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "WideIO_200_1x128": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "DDR4_2400_8x8": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "DDR3_1600_8x8": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "DDR4_2400_4x16": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "DDR4_2400_16x4": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}, "LPDDR2_S4_1066_1x32": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current", "Value": "0mA"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing", "Value": "16"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency", "Value": "10ns"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2", "Value": "0mA"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay", "Value": "0ns"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast", "Value": "0mA"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow", "Value": "0mA"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2", "Value": "0mA"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time", "Value": null}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation", "Value": "False"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency", "Value": null}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period", "Value": null}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)", "Value": null}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow", "Value": "0mA"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast", "Value": "0mA"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip", "Value": null}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval", "Value": null}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy", "Value": "Null"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL", "Value": "0ns"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time", "Value": null}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities", "Value": "1"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2", "Value": "0mA"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes", "Value": "50"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads", "Value": "16"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range", "Value": "0V"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes", "Value": "85"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2", "Value": "0mA"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current", "Value": "0mA"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not", "Value": "True"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time", "Value": null}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank", "Value": null}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range", "Value": "0V"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler", "Value": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel", "Value": null}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy", "Value": "fifo"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay", "Value": null}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency", "Value": "10ns"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank", "Value": null}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)", "Value": "128MB"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy", "Value": "frfcfs"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2", "Value": "0mA"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip", "Value": null}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window", "Value": null}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time", "Value": null}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states", "Value": "False"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling", "Value": "False"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank", "Value": "0"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current", "Value": "0mA"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy", "Value": "Null"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map", "Value": "True"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time", "Value": null}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats", "Value": null}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge", "Value": null}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2", "Value": "0mA"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy", "Value": "RoRaBaCoCh"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2", "Value": "0mA"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table", "Value": "True"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency", "Value": "0ns"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay", "Value": "0ns"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current", "Value": "0mA"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay", "Value": "Self.tCCD_L"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest", "Value": "True"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window", "Value": null}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2", "Value": "0mA"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2", "Value": "0mA"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip", "Value": null}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay", "Value": "0ns"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero", "Value": "False"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay", "Value": null}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current", "Value": "0mA"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current", "Value": "0mA"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay", "Value": null}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current", "Value": "0mA"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries", "Value": "64"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2", "Value": "0mA"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy", "Value": "open_adaptive"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries", "Value": "32"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2", "Value": "0mA"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time", "Value": null}}}, "BranchPredictor": {"MultiperspectivePerceptron8KB": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta", "Value": "10"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes", "Value": "191"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches", "Value": "True"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude", "Value": "2"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence", "Value": "1"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist", "Value": "21"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed", "Value": "9"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters", "Value": "24"}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries", "Value": null}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight", "Value": "0"}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry", "Value": "11"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history", "Value": "-5"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history", "Value": "5"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history", "Value": "2"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit", "Value": "False"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output", "Value": "0.245"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC", "Value": "-10"}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value", "Value": "1"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position", "Value": null}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories", "Value": "False"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits", "Value": "-6"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch", "Value": "20"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits", "Value": null}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history", "Value": "-1"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history", "Value": "1"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter", "Value": null}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries", "Value": null}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter", "Value": null}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage", "Value": "False"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction", "Value": "1"}}, "LTAGE": {"loop_predictor": {"Default": "LoopPredictor", "Type": "LoopPredictor", "Description": "Loop predictor", "Value": "LoopPredictor"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "tage": {"Default": "TAGEBase", "Type": "TAGEBase", "Description": "Tage object", "Value": "TAGEBase"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}}, "LocalBP": {"indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "localCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits per counter", "Value": "2"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "localPredictorSize": {"Default": "2048", "Type": "Unsigned", "Description": "Size of local predictor", "Value": "2048"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}}, "BiModeBP": {"choiceCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits of choice counters", "Value": "2"}, "globalCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits per counter", "Value": "2"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "choicePredictorSize": {"Default": "8192", "Type": "Unsigned", "Description": "Size of choice predictor", "Value": "8192"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}, "globalPredictorSize": {"Default": "8192", "Type": "Unsigned", "Description": "Size of global predictor", "Value": "8192"}}, "TAGE": {"numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "tage": {"Default": "TAGEBase", "Type": "TAGEBase", "Description": "Tage object", "Value": "TAGEBase"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}}, "MultiperspectivePerceptron64KB": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta", "Value": "10"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes", "Value": "191"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches", "Value": "True"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude", "Value": "2"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence", "Value": "1"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist", "Value": "21"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed", "Value": "9"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters", "Value": "24"}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries", "Value": null}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight", "Value": "0"}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry", "Value": "11"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history", "Value": "-5"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history", "Value": "5"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history", "Value": "2"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit", "Value": "False"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output", "Value": "0.245"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC", "Value": "-10"}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value", "Value": "1"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position", "Value": null}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories", "Value": "False"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits", "Value": "-6"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch", "Value": "20"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits", "Value": null}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history", "Value": "-1"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history", "Value": "1"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter", "Value": null}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries", "Value": null}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter", "Value": null}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage", "Value": "False"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction", "Value": "1"}}, "MultiperspectivePerceptronTAGE8KB": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta", "Value": "10"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes", "Value": "191"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches", "Value": "True"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude", "Value": "2"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence", "Value": "1"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist", "Value": "21"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed", "Value": "9"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters", "Value": "24"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC", "Value": "-10"}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight", "Value": "0"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector", "Value": null}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry", "Value": "11"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history", "Value": "-5"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history", "Value": "5"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history", "Value": "2"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit", "Value": "False"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output", "Value": "0.245"}, "loop_predictor": {"Default": null, "Type": "LoopPredictor", "Description": "Loop predictor", "Value": null}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries", "Value": null}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value", "Value": "1"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position", "Value": null}, "tage": {"Default": null, "Type": "TAGEBase", "Description": "Tage object", "Value": null}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories", "Value": "False"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits", "Value": "-6"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch", "Value": "20"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits", "Value": null}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history", "Value": "-1"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history", "Value": "1"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter", "Value": null}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries", "Value": null}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter", "Value": null}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage", "Value": "False"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction", "Value": "1"}}, "TAGE_SC_L_64KB": {"loop_predictor": {"Default": "LoopPredictor", "Type": "LoopPredictor", "Description": "Loop predictor", "Value": "LoopPredictor"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "tage": {"Default": "TAGEBase", "Type": "TAGEBase", "Description": "Tage object", "Value": "TAGEBase"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector", "Value": null}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}}, "MultiperspectivePerceptronTAGE64KB": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta", "Value": "10"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes", "Value": "191"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches", "Value": "True"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude", "Value": "2"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence", "Value": "1"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist", "Value": "21"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed", "Value": "9"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters", "Value": "24"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC", "Value": "-10"}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight", "Value": "0"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector", "Value": null}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry", "Value": "11"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history", "Value": "-5"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history", "Value": "5"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history", "Value": "2"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit", "Value": "False"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output", "Value": "0.245"}, "loop_predictor": {"Default": null, "Type": "LoopPredictor", "Description": "Loop predictor", "Value": null}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries", "Value": null}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value", "Value": "1"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position", "Value": null}, "tage": {"Default": null, "Type": "TAGEBase", "Description": "Tage object", "Value": null}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories", "Value": "False"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits", "Value": "-6"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch", "Value": "20"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits", "Value": null}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history", "Value": "-1"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history", "Value": "1"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter", "Value": null}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries", "Value": null}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter", "Value": null}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage", "Value": "False"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction", "Value": "1"}}, "TAGE_SC_L_8KB": {"loop_predictor": {"Default": "LoopPredictor", "Type": "LoopPredictor", "Description": "Loop predictor", "Value": "LoopPredictor"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "tage": {"Default": "TAGEBase", "Type": "TAGEBase", "Description": "Tage object", "Value": "TAGEBase"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector", "Value": null}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}}, "TournamentBP": {"choiceCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits of choice counters", "Value": "2"}, "globalCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits per counter", "Value": "2"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads", "Value": "Parent.numThreads"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions", "Value": "SimpleIndirectPredictor"}, "choicePredictorSize": {"Default": "8192", "Type": "Unsigned", "Description": "Size of choice predictor", "Value": "8192"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by", "Value": "2"}, "localCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits per counter", "Value": "2"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits", "Value": "16"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries", "Value": "4096"}, "localHistoryTableSize": {"Default": "2048", "Type": "Unsigned", "Description": "size of local history table", "Value": "2048"}, "localPredictorSize": {"Default": "2048", "Type": "Unsigned", "Description": "Size of local predictor", "Value": "2048"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size", "Value": "16"}, "globalPredictorSize": {"Default": "8192", "Type": "Unsigned", "Description": "Size of global predictor", "Value": "8192"}}}, "HelloObject": {"HelloObject": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "goodbye_object": {"Default": null, "Type": "GoodbyeObject", "Description": "A goodbye object", "Value": null}, "number_of_fires": {"Default": "1", "Type": "Int", "Description": "Number of times to fire the event before goodbye", "Value": "1"}, "time_to_wait": {"Default": null, "Type": "Latency", "Description": "Time before firing the event", "Value": null}}}, "BaseCPU": {"AtomicSimpleCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions", "Value": "True"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts", "Value": "1"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry", "Value": "10000"}, "simulate_data_stalls": {"Default": "False", "Type": "Bool", "Description": "Simulate dcache stall cycles", "Value": "False"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace", "Value": "False"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions", "Value": "True"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object", "Value": "Parent.any"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace", "Value": "0"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier", "Value": "-1"}, "width": {"Default": "1", "Type": "Int", "Description": "CPU width", "Value": "1"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU", "Value": "Null"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions", "Value": "True"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB", "Value": "X86TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller", "Value": "[]"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier", "Value": "0"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count", "Value": "0"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended", "Value": "300"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)", "Value": "False"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run", "Value": "[]"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection", "Value": "False"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB", "Value": "X86TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints", "Value": "[]"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count", "Value": "0"}, "simulate_inst_stalls": {"Default": "False", "Type": "Bool", "Description": "Simulate icache stall cycles", "Value": "False"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles", "Value": "False"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message", "Value": "0Hz"}, "branchPred": {"Default": "Null", "Type": "BranchPredictor", "Description": "Branch Predictor", "Value": "Null"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance", "Value": "[]"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer", "Value": "ExeTracer"}}, "O3Checker": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions", "Value": "True"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts", "Value": "1"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry", "Value": "10000"}, "warnOnlyOnLoadError": {"Default": "True", "Type": "Bool", "Description": "If a load result is incorrect, only print a warning and do not exit", "Value": "True"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended", "Value": "300"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace", "Value": "False"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions", "Value": "True"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object", "Value": "Parent.any"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace", "Value": "0"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier", "Value": "-1"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU", "Value": "Null"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions", "Value": "True"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack", "Value": "0ns"}, "updateOnError": {"Default": "False", "Type": "Bool", "Description": "Update the checker with the main CPU's state on an error", "Value": "False"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB", "Value": "X86TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller", "Value": "[]"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier", "Value": "0"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count", "Value": "0"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles", "Value": "False"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)", "Value": "False"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run", "Value": "[]"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection", "Value": "False"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB", "Value": "X86TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints", "Value": "[]"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count", "Value": "0"}, "exitOnError": {"Default": "False", "Type": "Bool", "Description": "Exit on an error", "Value": "False"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message", "Value": "0Hz"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance", "Value": "[]"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer", "Value": "ExeTracer"}}, "NonCachingSimpleCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions", "Value": "True"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts", "Value": "1"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry", "Value": "10000"}, "simulate_data_stalls": {"Default": "False", "Type": "Bool", "Description": "Simulate dcache stall cycles", "Value": "False"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace", "Value": "False"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions", "Value": "True"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object", "Value": "Parent.any"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace", "Value": "0"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier", "Value": "-1"}, "width": {"Default": "1", "Type": "Int", "Description": "CPU width", "Value": "1"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU", "Value": "Null"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions", "Value": "True"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB", "Value": "X86TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller", "Value": "[]"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier", "Value": "0"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count", "Value": "0"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended", "Value": "300"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)", "Value": "False"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run", "Value": "[]"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection", "Value": "False"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB", "Value": "X86TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints", "Value": "[]"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count", "Value": "0"}, "simulate_inst_stalls": {"Default": "False", "Type": "Bool", "Description": "Simulate icache stall cycles", "Value": "False"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles", "Value": "False"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message", "Value": "0Hz"}, "branchPred": {"Default": "Null", "Type": "BranchPredictor", "Description": "Branch Predictor", "Value": "Null"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance", "Value": "[]"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer", "Value": "ExeTracer"}}, "DummyChecker": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions", "Value": "True"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts", "Value": "1"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry", "Value": "10000"}, "warnOnlyOnLoadError": {"Default": "True", "Type": "Bool", "Description": "If a load result is incorrect, only print a warning and do not exit", "Value": "True"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended", "Value": "300"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace", "Value": "False"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions", "Value": "True"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object", "Value": "Parent.any"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace", "Value": "0"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier", "Value": "-1"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU", "Value": "Null"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions", "Value": "True"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack", "Value": "0ns"}, "updateOnError": {"Default": "False", "Type": "Bool", "Description": "Update the checker with the main CPU's state on an error", "Value": "False"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB", "Value": "X86TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller", "Value": "[]"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier", "Value": "0"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count", "Value": "0"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles", "Value": "False"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)", "Value": "False"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run", "Value": "[]"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection", "Value": "False"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB", "Value": "X86TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints", "Value": "[]"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count", "Value": "0"}, "exitOnError": {"Default": "False", "Type": "Bool", "Description": "Exit on an error", "Value": "False"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message", "Value": "0Hz"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance", "Value": "[]"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer", "Value": "ExeTracer"}}, "DerivO3CPU": {"SQEntries": {"Default": "32", "Type": "Unsigned", "Description": "Number of store queue entries", "Value": "32"}, "smtLSQThreshold": {"Default": "100", "Type": "Int", "Description": "SMT LSQ Threshold Sharing Parameter", "Value": "100"}, "fetchTrapLatency": {"Default": "1", "Type": "Cycles", "Description": "Fetch trap latency", "Value": "1"}, "iewToRenameDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue/Execute/Writeback to rename delay", "Value": "1"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB", "Value": "X86TLB"}, "fetchWidth": {"Default": "8", "Type": "Unsigned", "Description": "Fetch width", "Value": "8"}, "smtFetchPolicy": {"Default": "SingleThread", "Type": "FetchPolicy", "Description": "SMT Fetch policy", "Value": "SingleThread"}, "fetchToDecodeDelay": {"Default": "1", "Type": "Cycles", "Description": "Fetch to decode delay", "Value": "1"}, "renameToDecodeDelay": {"Default": "1", "Type": "Cycles", "Description": "Rename to decode delay", "Value": "1"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions", "Value": "True"}, "commitToFetchDelay": {"Default": "1", "Type": "Cycles", "Description": "Commit to fetch delay", "Value": "1"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count", "Value": "0"}, "decodeWidth": {"Default": "8", "Type": "Unsigned", "Description": "Decode width", "Value": "8"}, "needsTSO": {"Default": "True", "Type": "Bool", "Description": "Enable TSO Memory model", "Value": "True"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run", "Value": "[]"}, "smtIQThreshold": {"Default": "100", "Type": "Int", "Description": "SMT IQ Threshold Sharing Parameter", "Value": "100"}, "SSITSize": {"Default": "1024", "Type": "Unsigned", "Description": "Store set ID table size", "Value": "1024"}, "activity": {"Default": "0", "Type": "Unsigned", "Description": "Initial count", "Value": "0"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer", "Value": "ExeTracer"}, "decodeToFetchDelay": {"Default": "1", "Type": "Cycles", "Description": "Decode to fetch delay", "Value": "1"}, "renameWidth": {"Default": "8", "Type": "Unsigned", "Description": "Rename width", "Value": "8"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts", "Value": "1"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry", "Value": "10000"}, "squashWidth": {"Default": "8", "Type": "Unsigned", "Description": "Squash width", "Value": "8"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace", "Value": "False"}, "backComSize": {"Default": "5", "Type": "Unsigned", "Description": "Time buffer size for backwards communication", "Value": "5"}, "decodeToRenameDelay": {"Default": "1", "Type": "Cycles", "Description": "Decode to rename delay", "Value": "1"}, "store_set_clear_period": {"Default": "250000", "Type": "Unsigned", "Description": "Number of load/store insts before the dep predictor should be invalidated", "Value": "250000"}, "numPhysIntRegs": {"Default": "256", "Type": "Unsigned", "Description": "Number of physical integer registers", "Value": "256"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "fuPool": {"Default": "DefaultFUPool", "Type": "FUPool", "Description": "Functional Unit pool", "Value": "DefaultFUPool"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier", "Value": "0"}, "renameToFetchDelay": {"Default": "1", "Type": "Cycles", "Description": "Rename to fetch delay", "Value": "1"}, "numRobs": {"Default": "1", "Type": "Unsigned", "Description": "Number of Reorder Buffers", "Value": "1"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)", "Value": "False"}, "smtLSQPolicy": {"Default": "Partitioned", "Type": "SMTQueuePolicy", "Description": "SMT LSQ Sharing Policy", "Value": "Partitioned"}, "fetchBufferSize": {"Default": "64", "Type": "Unsigned", "Description": "Fetch buffer size in bytes", "Value": "64"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection", "Value": "False"}, "cacheStorePorts": {"Default": "200", "Type": "Unsigned", "Description": "Cache Ports. Constrains stores only.", "Value": "200"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints", "Value": "[]"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count", "Value": "0"}, "smtROBThreshold": {"Default": "100", "Type": "Int", "Description": "SMT ROB Threshold Sharing Parameter", "Value": "100"}, "numIQEntries": {"Default": "64", "Type": "Unsigned", "Description": "Number of instruction queue entries", "Value": "64"}, "branchPred": {"Default": "TournamentBP", "Type": "BranchPredictor", "Description": "Branch Predictor", "Value": "TournamentBP"}, "LFSTSize": {"Default": "1024", "Type": "Unsigned", "Description": "Last fetched store table size", "Value": "1024"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance", "Value": "[]"}, "renameToIEWDelay": {"Default": "2", "Type": "Cycles", "Description": "Rename to Issue/Execute/Writeback delay", "Value": "2"}, "iewToFetchDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue/Execute/Writeback to fetch delay", "Value": "1"}, "do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions", "Value": "True"}, "dispatchWidth": {"Default": "8", "Type": "Unsigned", "Description": "Dispatch width", "Value": "8"}, "commitToDecodeDelay": {"Default": "1", "Type": "Cycles", "Description": "Commit to decode delay", "Value": "1"}, "smtIQPolicy": {"Default": "Partitioned", "Type": "SMTQueuePolicy", "Description": "SMT IQ Sharing Policy", "Value": "Partitioned"}, "issueWidth": {"Default": "8", "Type": "Unsigned", "Description": "Issue width", "Value": "8"}, "LSQCheckLoads": {"Default": "True", "Type": "Bool", "Description": "Should dependency violations be checked for loads & stores or just stores", "Value": "True"}, "commitToRenameDelay": {"Default": "1", "Type": "Cycles", "Description": "Commit to rename delay", "Value": "1"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object", "Value": "Parent.any"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU", "Value": "Null"}, "numPhysFloatRegs": {"Default": "256", "Type": "Unsigned", "Description": "Number of physical floating point registers", "Value": "256"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "wbWidth": {"Default": "8", "Type": "Unsigned", "Description": "Writeback width", "Value": "8"}, "numPhysVecRegs": {"Default": "256", "Type": "Unsigned", "Description": "Number of physical vector registers", "Value": "256"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller", "Value": "[]"}, "numPhysVecPredRegs": {"Default": "32", "Type": "Unsigned", "Description": "Number of physical predicate registers", "Value": "32"}, "cacheLoadPorts": {"Default": "200", "Type": "Unsigned", "Description": "Cache Ports. Constrains loads only.", "Value": "200"}, "smtCommitPolicy": {"Default": "RoundRobin", "Type": "CommitPolicy", "Description": "SMT Commit Policy", "Value": "RoundRobin"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles", "Value": "False"}, "issueToExecuteDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue to execute delay (internal to the IEW stage)", "Value": "1"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB", "Value": "X86TLB"}, "numROBEntries": {"Default": "192", "Type": "Unsigned", "Description": "Number of reorder buffer entries", "Value": "192"}, "forwardComSize": {"Default": "5", "Type": "Unsigned", "Description": "Time buffer size for forward communication", "Value": "5"}, "fetchQueueSize": {"Default": "32", "Type": "Unsigned", "Description": "Fetch queue size in micro-ops per-thread", "Value": "32"}, "iewToCommitDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue/Execute/Writeback to commit delay", "Value": "1"}, "smtNumFetchingThreads": {"Default": "1", "Type": "Unsigned", "Description": "SMT Number of Fetching Threads", "Value": "1"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended", "Value": "300"}, "renameToROBDelay": {"Default": "1", "Type": "Cycles", "Description": "Rename to reorder buffer delay", "Value": "1"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions", "Value": "True"}, "commitToIEWDelay": {"Default": "1", "Type": "Cycles", "Description": "Commit to Issue/Execute/Writeback delay", "Value": "1"}, "commitWidth": {"Default": "8", "Type": "Unsigned", "Description": "Commit width", "Value": "8"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace", "Value": "0"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier", "Value": "-1"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack", "Value": "0ns"}, "LSQDepCheckShift": {"Default": "4", "Type": "Unsigned", "Description": "Number of places to shift addr before check", "Value": "4"}, "trapLatency": {"Default": "13", "Type": "Cycles", "Description": "Trap latency", "Value": "13"}, "iewToDecodeDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue/Execute/Writeback to decode delay", "Value": "1"}, "numPhysCCRegs": {"Default": "Self.numPhysIntRegs", "Type": "Unsigned", "Description": "Number of physical cc registers", "Value": "Self.numPhysIntRegs"}, "smtROBPolicy": {"Default": "Partitioned", "Type": "SMTQueuePolicy", "Description": "SMT ROB Sharing Policy", "Value": "Partitioned"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message", "Value": "0Hz"}, "LQEntries": {"Default": "32", "Type": "Unsigned", "Description": "Number of load queue entries", "Value": "32"}}, "TraceCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions", "Value": "True"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts", "Value": "1"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry", "Value": "10000"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended", "Value": "300"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace", "Value": "False"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions", "Value": "True"}, "sizeROB": {"Default": "40", "Type": "Unsigned", "Description": "Number of entries in the re-order buffer", "Value": "40"}, "dataTraceFile": {"Default": "", "Type": "String", "Description": "Data dependency trace file", "Value": ""}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object", "Value": "Parent.any"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace", "Value": "0"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier", "Value": "-1"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU", "Value": "Null"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions", "Value": "True"}, "enableEarlyExit": {"Default": "False", "Type": "Bool", "Description": "Exit when any one Trace CPU completes execution", "Value": "False"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack", "Value": "0ns"}, "sizeStoreBuffer": {"Default": "16", "Type": "Unsigned", "Description": "Number of entries in the store buffer", "Value": "16"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB", "Value": "X86TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller", "Value": "[]"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier", "Value": "0"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count", "Value": "0"}, "freqMultiplier": {"Default": "1.0", "Type": "Float", "Description": "Multiplier scale the Trace CPU frequency up or down", "Value": "1.0"}, "instTraceFile": {"Default": "", "Type": "String", "Description": "Instruction trace file", "Value": ""}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles", "Value": "False"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)", "Value": "False"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run", "Value": "[]"}, "progressMsgInterval": {"Default": "0", "Type": "Unsigned", "Description": "Interval of committed instructions at which to print a progress msg", "Value": "0"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection", "Value": "False"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB", "Value": "X86TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints", "Value": "[]"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count", "Value": "0"}, "sizeLoadBuffer": {"Default": "16", "Type": "Unsigned", "Description": "Number of entries in the load buffer", "Value": "16"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message", "Value": "0Hz"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance", "Value": "[]"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer", "Value": "ExeTracer"}}, "X86KvmCPU": {"useXSave": {"Default": "True", "Type": "Bool", "Description": "Use XSave to synchronize FPU/SIMD registers", "Value": "True"}, "do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions", "Value": "True"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts", "Value": "1"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry", "Value": "10000"}, "alwaysSyncTC": {"Default": "False", "Type": "Bool", "Description": "Always sync thread contexts on entry/exit", "Value": "False"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace", "Value": "False"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions", "Value": "True"}, "hostFreq": {"Default": "2GHz", "Type": "Clock", "Description": "Host clock frequency", "Value": "2GHz"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object", "Value": "Parent.any"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace", "Value": "0"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier", "Value": "-1"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU", "Value": "Null"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions", "Value": "True"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack", "Value": "0ns"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB", "Value": "X86TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller", "Value": "[]"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier", "Value": "0"}, "hostFactor": {"Default": "1.0", "Type": "Float", "Description": "Cycle scale factor", "Value": "1.0"}, "useCoalescedMMIO": {"Default": "False", "Type": "Bool", "Description": "Use coalesced MMIO (EXPERIMENTAL)", "Value": "False"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count", "Value": "0"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended", "Value": "300"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)", "Value": "False"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run", "Value": "[]"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection", "Value": "False"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB", "Value": "X86TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints", "Value": "[]"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count", "Value": "0"}, "usePerfOverflow": {"Default": "False", "Type": "Bool", "Description": "Use perf event overflow counters (EXPERIMENTAL)", "Value": "False"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles", "Value": "False"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message", "Value": "0Hz"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance", "Value": "[]"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer", "Value": "ExeTracer"}}, "TimingSimpleCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions", "Value": "True"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts", "Value": "1"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry", "Value": "10000"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended", "Value": "300"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace", "Value": "False"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions", "Value": "True"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object", "Value": "Parent.any"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace", "Value": "0"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier", "Value": "-1"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU", "Value": "Null"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions", "Value": "True"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack", "Value": "0ns"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB", "Value": "X86TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller", "Value": "[]"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier", "Value": "0"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count", "Value": "0"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles", "Value": "False"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)", "Value": "False"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run", "Value": "[]"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection", "Value": "False"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB", "Value": "X86TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints", "Value": "[]"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count", "Value": "0"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message", "Value": "0Hz"}, "branchPred": {"Default": "Null", "Type": "BranchPredictor", "Description": "Branch Predictor", "Value": "Null"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance", "Value": "[]"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer", "Value": "ExeTracer"}}}, "SimpleObject": {"SimpleObject": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}}}, "Root": {"Root": {"time_sync_period": {"Default": "100ms", "Type": "Clock", "Description": "how often to sync with real time", "Value": "100ms"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "time_sync_spin_threshold": {"Default": "100us", "Type": "Clock", "Description": "when less than this much time is left, spin", "Value": "100us"}, "time_sync_enable": {"Default": "False", "Type": "Bool", "Description": "whether time syncing is enabled", "Value": "False"}, "sim_quantum": {"Default": "0", "Type": "Tick", "Description": "simulation quantum", "Value": "0"}, "full_system": {"Default": null, "Type": "Bool", "Description": "if this is a full system simulation", "Value": null}}}, "BaseCache": {"Cache": {"replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy", "Value": "LRURP"}, "clusivity": {"Default": "mostly_incl", "Type": "Clusivity", "Description": "Clusivity with upstream cache", "Value": "mostly_incl"}, "prefetcher": {"Default": "Null", "Type": "BasePrefetcher", "Description": "Prefetcher attached to cache", "Value": "Null"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "write_buffers": {"Default": "8", "Type": "Unsigned", "Description": "Number of write buffers", "Value": "8"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Latency for the return path on a miss", "Value": null}, "write_allocator": {"Default": "Null", "Type": "WriteAllocator", "Description": "Write allocator", "Value": "Null"}, "size": {"Default": null, "Type": "MemorySize", "Description": "Capacity", "Value": null}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to", "Value": "Parent.any"}, "max_miss_count": {"Default": "0", "Type": "Counter", "Description": "Number of misses to handle before calling exit", "Value": "0"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "mshrs": {"Default": null, "Type": "Unsigned", "Description": "Number of MSHRs (max outstanding requests)", "Value": null}, "writeback_clean": {"Default": "False", "Type": "Bool", "Description": "Writeback clean lines", "Value": "False"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "tags": {"Default": "BaseSetAssoc", "Type": "BaseTags", "Description": "Tag store", "Value": "BaseSetAssoc"}, "tgts_per_mshr": {"Default": null, "Type": "Unsigned", "Description": "Max number of accesses per MSHR", "Value": null}, "demand_mshr_reserve": {"Default": "1", "Type": "Unsigned", "Description": "MSHRs reserved for demand access", "Value": "1"}, "warmup_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache", "Value": "0"}, "addr_ranges": {"Default": "[<m5.params.AddrRange object at 0x7f96b5f48b50>]", "Type": "AddrRange", "Description": "Address range for the CPU-side port (to allow striping)", "Value": "[<m5.params.AddrRange object at 0x7f96b5f48b50>]"}, "is_read_only": {"Default": "False", "Type": "Bool", "Description": "Is this cache read only (e.g. inst)", "Value": "False"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "prefetch_on_access": {"Default": "False", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "False"}, "data_latency": {"Default": null, "Type": "Cycles", "Description": "Data access latency", "Value": null}, "tag_latency": {"Default": null, "Type": "Cycles", "Description": "Tag lookup latency", "Value": null}, "compressor": {"Default": "Null", "Type": "BaseCacheCompressor", "Description": "Cache compressor.", "Value": "Null"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "sequential_access": {"Default": "False", "Type": "Bool", "Description": "Whether to access tags and data sequentially", "Value": "False"}, "assoc": {"Default": null, "Type": "Unsigned", "Description": "Associativity", "Value": null}}, "NoncoherentCache": {"replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy", "Value": "LRURP"}, "clusivity": {"Default": "mostly_incl", "Type": "Clusivity", "Description": "Clusivity with upstream cache", "Value": "mostly_incl"}, "prefetcher": {"Default": "Null", "Type": "BasePrefetcher", "Description": "Prefetcher attached to cache", "Value": "Null"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain", "Value": "Parent.clk_domain"}, "write_buffers": {"Default": "8", "Type": "Unsigned", "Description": "Number of write buffers", "Value": "8"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Latency for the return path on a miss", "Value": null}, "write_allocator": {"Default": "Null", "Type": "WriteAllocator", "Description": "Write allocator", "Value": "Null"}, "size": {"Default": null, "Type": "MemorySize", "Description": "Capacity", "Value": null}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to", "Value": "Parent.any"}, "max_miss_count": {"Default": "0", "Type": "Counter", "Description": "Number of misses to handle before calling exit", "Value": "0"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index", "Value": "Parent.eventq_index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State", "Value": "UNDEFINED"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution", "Value": "1s"}, "mshrs": {"Default": null, "Type": "Unsigned", "Description": "Number of MSHRs (max outstanding requests)", "Value": null}, "writeback_clean": {"Default": "False", "Type": "Bool", "Description": "Writeback clean lines", "Value": "False"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution", "Value": "1ns"}, "tags": {"Default": "BaseSetAssoc", "Type": "BaseTags", "Description": "Tag store", "Value": "BaseSetAssoc"}, "tgts_per_mshr": {"Default": null, "Type": "Unsigned", "Description": "Max number of accesses per MSHR", "Value": null}, "demand_mshr_reserve": {"Default": "1", "Type": "Unsigned", "Description": "MSHRs reserved for demand access", "Value": "1"}, "warmup_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache", "Value": "0"}, "addr_ranges": {"Default": "[<m5.params.AddrRange object at 0x7f96b5f48b50>]", "Type": "AddrRange", "Description": "Address range for the CPU-side port (to allow striping)", "Value": "[<m5.params.AddrRange object at 0x7f96b5f48b50>]"}, "is_read_only": {"Default": "False", "Type": "Bool", "Description": "Is this cache read only (e.g. inst)", "Value": "False"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models", "Value": "[]"}, "prefetch_on_access": {"Default": "False", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)", "Value": "False"}, "data_latency": {"Default": null, "Type": "Cycles", "Description": "Data access latency", "Value": null}, "tag_latency": {"Default": null, "Type": "Cycles", "Description": "Tag lookup latency", "Value": null}, "compressor": {"Default": "Null", "Type": "BaseCacheCompressor", "Description": "Cache compressor.", "Value": "Null"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution", "Value": "20"}, "sequential_access": {"Default": "False", "Type": "Bool", "Description": "Whether to access tags and data sequentially", "Value": "False"}, "assoc": {"Default": null, "Type": "Unsigned", "Description": "Associativity", "Value": null}}}}