#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 29 17:41:03 2018
# Process ID: 14128
# Current directory: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10332 C:\git\SR\lab11\zad11_1\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi_vga.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_vga_vp_0_0

open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 809.828 ; gain = 77.668
update_compile_order -fileset sources_1
open_bd_design {C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_1
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_1
Adding cell -- xilinx.com:user:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from BD file <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 872.059 ; gain = 62.230
ipx::edit_ip_in_project -upgrade true -name vp_v1_0_project -directory C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project c:/git/SR/lab11/Resources/vp/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 903.129 ; gain = 19.898
update_compile_order -fileset sources_1
current_project hdmi_vga_zybo
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 29 17:53:49 2018] Launched impl_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/runme.log
current_project vp_v1_0_project
current_project hdmi_vga_zybo
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <vp_0> not found while processing module instance <video_processing> [C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:59]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <vp_0> not found while processing module instance <video_processing> [C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:59]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
regenerate_bd_layout
current_project vp_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab11/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab11/Resources'
create_ip -name vp -vendor xilinx.com -library user -version 1.0 -module_name vp_0 -dir c:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip
INFO: [filemgmt 56-101] Creating core container 'c:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0.xcix' for IP 'vp_0'
generate_target {instantiation_template} [get_files c:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0/vp_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vp_0'...
generate_target all [get_files  c:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0/vp_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vp_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vp_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'vp_0'...
catch { config_ip_cache -export [get_ips -all vp_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0/vp_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0/vp_0.xci]
launch_runs -jobs 8 vp_0_synth_1
[Tue May 29 18:00:55 2018] Launched vp_0_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/vp_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0/vp_0.xci] -directory C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/src/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/centroid_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vis_centroid_0_1/src/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vis_centroid_0_1/sim/vis_centroid_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/sim/vp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_0
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_13
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_13_viv
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_13
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_4
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_4_viv
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_11
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_viv
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/sim/c_addsub_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/centroid_0_1/src/xbip_dsp48_acc_v3_0_4/xbip_dsp48_acc_v3_0_vh_rfs.vhd" into library xbip_dsp48_acc_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_acc_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_acc_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_acc_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_acc_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/centroid_0_1/src/xbip_accum_v3_0_4/xbip_accum_v3_0_vh_rfs.vhd" into library xbip_accum_v3_0_4
INFO: [VRFC 10-307] analyzing entity fabric_piped_accum
INFO: [VRFC 10-307] analyzing entity xbip_accum_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_accum_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/centroid_0_1/src/c_accum_v12_0_11/c_accum_v12_0_vh_rfs.vhd" into library c_accum_v12_0_11
INFO: [VRFC 10-307] analyzing entity c_accum_v12_0_11_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_accum_v12_0_11_legacy
INFO: [VRFC 10-307] analyzing entity c_accum_v12_0_11_viv
INFO: [VRFC 10-307] analyzing entity c_accum_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/acc_m10.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/acc_m01.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m01
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/acc_m00.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m00
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 969.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s [C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/rgb2ycbcr.v:113]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s [C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/rgb2ycbcr.v:158]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s [C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/rgb2ycbcr.v:203]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/src/centroid.v:99]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port mask [C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vp.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture c_addsub_1_arch of entity xil_defaultlib.c_addsub_1 [c_addsub_1_default]
Compiling module xil_defaultlib.delay(N=9)
Compiling module xil_defaultlib.delay_line(N=9,DELAY=3)
Compiling module xil_defaultlib.delay(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=7)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m10_arch of entity xil_defaultlib.acc_m10 [acc_m10_default]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m01_arch of entity xil_defaultlib.acc_m01 [acc_m01_default]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture acc_m00_arch of entity xil_defaultlib.acc_m00 [acc_m00_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.centroid_0
Compiling module xil_defaultlib.vis_centroid
Compiling module xil_defaultlib.vis_centroid_0
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.vp_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 29 18:02:16 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 29 18:02:16 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 969.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /tb_hdmi/video_processing/inst/cent/inst/m00_acc/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/DSP48E1.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 972.707 ; gain = 3.586
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /tb_hdmi/video_processing/inst/cent/inst/m00_acc/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/DSP48E1.vhd
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
out  4.ppm saved
out  5.ppm saved
out  6.ppm saved
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 986.844 ; gain = 2.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 993.684 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/vivado_pid14128.debug)
open_bd_design {C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
open_bd_design {C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
ipx::edit_ip_in_project -upgrade true -name vp_v1_0_project -directory C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project c:/git/SR/lab11/Resources/vp/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.727 ; gain = 11.832
update_compile_order -fileset sources_1
current_project hdmi_vga_zybo
current_project vp_v1_0_project
update_ip_catalog -rebuild -repo_path c:/git/SR/lab11/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab11/Resources'
create_ip -name vis_circle -vendor xilinx.com -library user -version 1.0 -module_name vis_circle_0 -dir c:/git/SR/lab11/Resources/vp/src
set_property -dict [list CONFIG.IMG_H {720} CONFIG.IMG_W {1280} CONFIG.R2_MIN {120} CONFIG.R2_MAX {200}] [get_ips vis_circle_0]
generate_target {instantiation_template} [get_files c:/git/SR/lab11/Resources/vp/src/vis_circle_0/vis_circle_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vis_circle_0'...
create_ip -name vis_circle -vendor xilinx.com -library user -version 1.0 -module_name vis_circle_1 -dir c:/git/SR/lab11/Resources/vp/src
set_property -dict [list CONFIG.IMG_H {720} CONFIG.IMG_W {1280} CONFIG.R2_MIN {110} CONFIG.R2_MAX {150}] [get_ips vis_circle_1]
generate_target {instantiation_template} [get_files c:/git/SR/lab11/Resources/vp/src/vis_circle_1/vis_circle_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vis_circle_1'...
generate_target all [get_files  c:/git/SR/lab11/Resources/vp/src/vis_circle_1/vis_circle_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vis_circle_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vis_circle_1'...
catch { config_ip_cache -export [get_ips -all vis_circle_1] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/vis_circle_1/vis_circle_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/Resources/vp/src/vis_circle_1/vis_circle_1.xci]
create_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1140.699 ; gain = 0.000
launch_runs -jobs 8 vis_circle_1_synth_1
[Tue May 29 18:27:07 2018] Launched vis_circle_1_synth_1...
Run output will be captured here: c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/vis_circle_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/vis_circle_1/vis_circle_1.xci] -directory c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files -ipstatic_source_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/questa} {riviera=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/git/SR/lab11/Resources/vp/src/vis_circle_1/vis_circle_1.xci] -no_script -reset -force -quiet
remove_files  -fileset vis_circle_1 c:/git/SR/lab11/Resources/vp/src/vis_circle_1/vis_circle_1.xci
INFO: [Project 1-386] Moving file 'c:/git/SR/lab11/Resources/vp/src/vis_circle_1/vis_circle_1.xci' from fileset 'vis_circle_1' to fileset 'sources_1'.
delete_fileset: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.477 ; gain = 4.777
delete_ip_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.477 ; gain = 4.777
remove_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.477 ; gain = 4.777
export_ip_user_files -of_objects  [get_files c:/git/SR/lab11/Resources/vp/src/vis_circle_0/vis_circle_0.xci] -no_script -reset -force -quiet
remove_files  c:/git/SR/lab11/Resources/vp/src/vis_circle_0/vis_circle_0.xci
create_ip -name vis_circle -vendor xilinx.com -library user -version 1.0 -module_name vis_circle_0 -dir c:/git/SR/lab11/Resources/vp/src
set_property -dict [list CONFIG.IMG_H {720} CONFIG.IMG_W {1280} CONFIG.R2_MIN {12} CONFIG.R2_MAX {150}] [get_ips vis_circle_0]
generate_target {instantiation_template} [get_files c:/git/SR/lab11/Resources/vp/src/vis_circle_0_1/vis_circle_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vis_circle_0'...
generate_target all [get_files  c:/git/SR/lab11/Resources/vp/src/vis_circle_0_1/vis_circle_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vis_circle_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vis_circle_0'...
catch { config_ip_cache -export [get_ips -all vis_circle_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/vis_circle_0_1/vis_circle_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab11/Resources/vp/src/vis_circle_0_1/vis_circle_0.xci]
create_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1145.477 ; gain = 0.000
launch_runs -jobs 8 vis_circle_0_synth_1
[Tue May 29 18:38:29 2018] Launched vis_circle_0_synth_1...
Run output will be captured here: c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/vis_circle_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab11/Resources/vp/src/vis_circle_0_1/vis_circle_0.xci] -directory c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files -ipstatic_source_dir c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/questa} {riviera=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
[Tue May 29 18:42:02 2018] Launched synth_1...
Run output will be captured here: c:/git/sr/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1151.129 ; gain = 0.000
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] vis_centroid_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab11/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab11/Resources'
upgrade_ip -srcset vp_0 -vlnv xilinx.com:user:vp:1.0 [get_ips  vp_0] -log ip_upgrade.log
Upgrading 'vp_0'
INFO: [Project 1-386] Moving file 'c:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0/vp_0.xci' from fileset 'vp_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'c:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0.xcix' from fileset 'vp_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded vp_0 (vp_v1_0 1.0) from revision 11 to revision 12
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vp_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.941 ; gain = 0.000
export_ip_user_files -of_objects [get_ips vp_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 29 18:46:52 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/runme.log
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
hdmi_vga_vp_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
hdmi_vga_vp_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
set_property source_mgmt_mode All [current_project]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vp:1.0 [get_ips  hdmi_vga_vp_0_0] -log ip_upgrade.log
Upgrading 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3422] Upgraded hdmi_vga_vp_0_0 (vp_v1_0 1.0) from revision 10 to revision 12
Wrote  : <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
Wrote  : <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips hdmi_vga_vp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/vp_0

WARNING: [BD 41-927] Following properties on pin /rgb2vga_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_1_PixelClk 
Wrote  : <C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
VHDL Output written to : C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Block Design Tcl file C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga_bd.tcl
Generated Hardware Definition File C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
catch { config_ip_cache -export [get_ips -all hdmi_vga_vp_0_0] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs -jobs 8 hdmi_vga_vp_0_0_synth_1
[Tue May 29 18:49:54 2018] Launched hdmi_vga_vp_0_0_synth_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 29 18:50:18 2018] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/runme.log
[Tue May 29 18:50:18 2018] Launched impl_1...
Run output will be captured here: C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/runme.log
