// Seed: 3912774529
module module_0 ();
  wire [1 : -1] id_1;
  wire id_2;
  assign module_1.id_14 = 0;
  id_3 :
  assert property (@(posedge 1) id_1)
  else $clog2(50);
  ;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input wand id_2,
    input wor id_3,
    input wand id_4,
    input wor id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input tri id_9,
    input wand id_10,
    output tri1 id_11,
    input tri1 id_12,
    output tri id_13,
    input wire id_14
);
  logic [1 : 1] id_16;
  ;
  module_0 modCall_1 ();
endmodule
