# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../neanderv2.srcs/sources_1/ip/memoria/sim/memoria.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
