Source Block: hdl/library/util_adc_pack/util_adc_pack.v@140:150@HdlStmAssign
  reg             chan_valid_d1 = 0;

  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;
  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;
  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;
  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;
  assign dsync        = dvalid;

  always @(chan_data_0, chan_data_1, chan_data_2, chan_data_3, chan_enable_0, chan_enable_1, chan_enable_2, chan_enable_3, chan_valid)
  begin
    if(chan_valid == 1'b1)

Diff Content:
- 145   assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_adc_pack/util_adc_pack.v@137:147
  reg  [7:0]      en4 = 0;
  reg  [127:0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid_d1 = 0;

  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;
  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;
  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;
  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;
  assign dsync        = dvalid;


Clone Blocks 2:
hdl/library/util_adc_pack/util_adc_pack.v@138:148
  reg  [127:0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid_d1 = 0;

  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;
  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;
  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;
  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;
  assign dsync        = dvalid;

  always @(chan_data_0, chan_data_1, chan_data_2, chan_data_3, chan_enable_0, chan_enable_1, chan_enable_2, chan_enable_3, chan_valid)

Clone Blocks 3:
hdl/library/util_adc_pack/util_adc_pack.v@135:145
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;
  reg  [7:0]      en4 = 0;
  reg  [127:0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid_d1 = 0;

  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;
  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;
  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;
  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;

Clone Blocks 4:
hdl/library/util_adc_pack/util_adc_pack.v@139:149
  reg             dvalid = 0;
  reg             chan_valid_d1 = 0;

  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;
  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;
  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;
  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;
  assign dsync        = dvalid;

  always @(chan_data_0, chan_data_1, chan_data_2, chan_data_3, chan_enable_0, chan_enable_1, chan_enable_2, chan_enable_3, chan_valid)
  begin

Clone Blocks 5:
hdl/library/util_adc_pack/util_adc_pack.v@141:151

  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;
  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;
  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;
  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;
  assign dsync        = dvalid;

  always @(chan_data_0, chan_data_1, chan_data_2, chan_data_3, chan_enable_0, chan_enable_1, chan_enable_2, chan_enable_3, chan_valid)
  begin
    if(chan_valid == 1'b1)
    begin

