INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Greatest_Common_Divisor/Lab5_111060013_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Greatest_Common_Divisor/Lab5_111060013_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5_111060013_Greatest_Common_Divisor_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Greatest_Common_Divisor/Lab5_111060013_Greatest_Common_Divisor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
