[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefaultPatternInt/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 368
LIB: work
FILE: ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv
n<> u<367> t<Top_level_rule> c<1> l<1:1> el<36:1>
  n<> u<1> t<Null_rule> p<367> s<366> l<1:1>
  n<> u<366> t<Source_text> p<367> c<51> l<1:1> el<34:10>
    n<> u<51> t<Description> p<366> c<50> s<348> l<1:1> el<6:11>
      n<> u<50> t<Package_declaration> p<51> c<2> l<1:1> el<6:11>
        n<> u<2> t<PACKAGE> p<50> s<3> l<1:1> el<1:8>
        n<pack> u<3> t<STRING_CONST> p<50> s<19> l<1:9> el<1:13>
        n<> u<19> t<Package_item> p<50> c<18> s<20> l<2:1> el<2:33>
          n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:1> el<2:33>
            n<> u<17> t<Local_parameter_declaration> p<18> c<7> l<2:1> el<2:32>
              n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<2:12> el<2:24>
                n<> u<6> t<Data_type> p<7> c<4> l<2:12> el<2:24>
                  n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<2:12> el<2:15>
                  n<> u<5> t<Signing_Unsigned> p<6> l<2:16> el<2:24>
              n<> u<16> t<Param_assignment_list> p<17> c<15> l<2:25> el<2:32>
                n<> u<15> t<Param_assignment> p<16> c<8> l<2:25> el<2:32>
                  n<CNT> u<8> t<STRING_CONST> p<15> s<14> l<2:25> el<2:28>
                  n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:31> el<2:32>
                    n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:31> el<2:32>
                      n<> u<12> t<Constant_expression> p<13> c<11> l<2:31> el<2:32>
                        n<> u<11> t<Constant_primary> p<12> c<10> l<2:31> el<2:32>
                          n<> u<10> t<Primary_literal> p<11> c<9> l<2:31> el<2:32>
                            n<2> u<9> t<INT_CONST> p<10> l<2:31> el<2:32>
        n<// localparam int unsigned V[CNT] = '{3,3};> u<20> t<LINE_COMMENT> p<50> s<48> l<3:1> el<3:44>
        n<> u<48> t<Package_item> p<50> c<47> s<49> l<4:1> el<4:48>
          n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<4:1> el<4:48>
            n<> u<46> t<Local_parameter_declaration> p<47> c<24> l<4:1> el<4:47>
              n<> u<24> t<Data_type_or_implicit> p<46> c<23> s<45> l<4:12> el<4:24>
                n<> u<23> t<Data_type> p<24> c<21> l<4:12> el<4:24>
                  n<> u<21> t<IntegerAtomType_Int> p<23> s<22> l<4:12> el<4:15>
                  n<> u<22> t<Signing_Unsigned> p<23> l<4:16> el<4:24>
              n<> u<45> t<Param_assignment_list> p<46> c<44> l<4:25> el<4:47>
                n<> u<44> t<Param_assignment> p<45> c<25> l<4:25> el<4:47>
                  n<V> u<25> t<STRING_CONST> p<44> s<30> l<4:25> el<4:26>
                  n<> u<30> t<Unpacked_dimension> p<44> c<29> s<43> l<4:26> el<4:31>
                    n<> u<29> t<Constant_expression> p<30> c<28> l<4:27> el<4:30>
                      n<> u<28> t<Constant_primary> p<29> c<27> l<4:27> el<4:30>
                        n<> u<27> t<Primary_literal> p<28> c<26> l<4:27> el<4:30>
                          n<CNT> u<26> t<STRING_CONST> p<27> l<4:27> el<4:30>
                  n<> u<43> t<Constant_param_expression> p<44> c<42> l<4:34> el<4:47>
                    n<> u<42> t<Constant_mintypmax_expression> p<43> c<41> l<4:34> el<4:47>
                      n<> u<41> t<Constant_expression> p<42> c<40> l<4:34> el<4:47>
                        n<> u<40> t<Constant_primary> p<41> c<39> l<4:34> el<4:47>
                          n<> u<39> t<Constant_assignment_pattern_expression> p<40> c<38> l<4:34> el<4:47>
                            n<> u<38> t<Assignment_pattern_expression> p<39> c<37> l<4:34> el<4:47>
                              n<> u<37> t<Assignment_pattern> p<38> c<32> l<4:34> el<4:47>
                                n<> u<32> t<Structure_pattern_key> p<37> c<31> s<36> l<4:36> el<4:43>
                                  n<> u<31> t<Assignment_pattern_key> p<32> l<4:36> el<4:43>
                                n<> u<36> t<Expression> p<37> c<35> l<4:45> el<4:46>
                                  n<> u<35> t<Primary> p<36> c<34> l<4:45> el<4:46>
                                    n<> u<34> t<Primary_literal> p<35> c<33> l<4:45> el<4:46>
                                      n<3> u<33> t<INT_CONST> p<34> l<4:45> el<4:46>
        n<> u<49> t<ENDPACKAGE> p<50> l<6:1> el<6:11>
    n<> u<348> t<Description> p<366> c<347> s<365> l<8:1> el<30:10>
      n<> u<347> t<Module_declaration> p<348> c<56> l<8:1> el<30:10>
        n<> u<56> t<Module_nonansi_header> p<347> c<52> s<66> l<8:1> el<8:14>
          n<module> u<52> t<Module_keyword> p<56> s<53> l<8:1> el<8:7>
          n<top> u<53> t<STRING_CONST> p<56> s<54> l<8:8> el<8:11>
          n<> u<54> t<Package_import_declaration_list> p<56> s<55> l<8:11> el<8:11>
          n<> u<55> t<Port_list> p<56> l<8:11> el<8:13>
        n<> u<66> t<Module_item> p<347> c<65> s<84> l<9:1> el<9:16>
          n<> u<65> t<Non_port_module_item> p<66> c<64> l<9:1> el<9:16>
            n<> u<64> t<Module_or_generate_item> p<65> c<63> l<9:1> el<9:16>
              n<> u<63> t<Module_common_item> p<64> c<62> l<9:1> el<9:16>
                n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<9:1> el<9:16>
                  n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<9:1> el<9:16>
                    n<> u<60> t<Data_declaration> p<61> c<59> l<9:1> el<9:16>
                      n<> u<59> t<Package_import_declaration> p<60> c<58> l<9:1> el<9:16>
                        n<> u<58> t<Package_import_item> p<59> c<57> l<9:8> el<9:15>
                          n<pack> u<57> t<STRING_CONST> p<58> l<9:8> el<9:12>
        n<> u<84> t<Module_item> p<347> c<83> s<163> l<10:1> el<10:46>
          n<> u<83> t<Non_port_module_item> p<84> c<82> l<10:1> el<10:46>
            n<> u<82> t<Module_or_generate_item> p<83> c<81> l<10:1> el<10:46>
              n<> u<81> t<Module_common_item> p<82> c<80> l<10:1> el<10:46>
                n<> u<80> t<Module_or_generate_item_declaration> p<81> c<79> l<10:1> el<10:46>
                  n<> u<79> t<Package_or_generate_item_declaration> p<80> c<78> l<10:1> el<10:46>
                    n<> u<78> t<Data_declaration> p<79> c<77> l<10:1> el<10:46>
                      n<> u<77> t<Type_declaration> p<78> c<69> l<10:1> el<10:46>
                        n<> u<69> t<Data_type> p<77> c<67> s<70> l<10:9> el<10:21>
                          n<> u<67> t<IntegerAtomType_Int> p<69> s<68> l<10:9> el<10:12>
                          n<> u<68> t<Signing_Unsigned> p<69> l<10:13> el<10:21>
                        n<ASSIGN_VADDR_RET_T> u<70> t<STRING_CONST> p<77> s<76> l<10:22> el<10:40>
                        n<> u<76> t<Variable_dimension> p<77> c<75> l<10:40> el<10:45>
                          n<> u<75> t<Unpacked_dimension> p<76> c<74> l<10:40> el<10:45>
                            n<> u<74> t<Constant_expression> p<75> c<73> l<10:41> el<10:44>
                              n<> u<73> t<Constant_primary> p<74> c<72> l<10:41> el<10:44>
                                n<> u<72> t<Primary_literal> p<73> c<71> l<10:41> el<10:44>
                                  n<CNT> u<71> t<STRING_CONST> p<72> l<10:41> el<10:44>
        n<> u<163> t<Module_item> p<347> c<162> s<189> l<11:1> el<15:12>
          n<> u<162> t<Non_port_module_item> p<163> c<161> l<11:1> el<15:12>
            n<> u<161> t<Module_or_generate_item> p<162> c<160> l<11:1> el<15:12>
              n<> u<160> t<Module_common_item> p<161> c<159> l<11:1> el<15:12>
                n<> u<159> t<Module_or_generate_item_declaration> p<160> c<158> l<11:1> el<15:12>
                  n<> u<158> t<Package_or_generate_item_declaration> p<159> c<157> l<11:1> el<15:12>
                    n<> u<157> t<Function_declaration> p<158> c<85> l<11:1> el<15:12>
                      n<> u<85> t<Lifetime_Static> p<157> s<156> l<11:10> el<11:16>
                      n<> u<156> t<Function_body_declaration> p<157> c<89> l<11:17> el<15:12>
                        n<> u<89> t<Function_data_type_or_implicit> p<156> c<88> s<90> l<11:17> el<11:35>
                          n<> u<88> t<Function_data_type> p<89> c<87> l<11:17> el<11:35>
                            n<ASSIGN_VADDR_RET_T> u<87> t<Data_type> p<88> c<86> l<11:17> el<11:35>
                              n<ASSIGN_VADDR_RET_T> u<86> t<STRING_CONST> p<87> l<11:17> el<11:35>
                        n<ASSIGN_VADDR> u<90> t<STRING_CONST> p<156> s<91> l<11:36> el<11:48>
                        n<> u<91> t<Tf_port_item_list> p<156> s<154> l<11:48> el<11:50>
                        n<> u<154> t<Function_statement_or_null> p<156> c<153> s<155> l<12:5> el<14:8>
                          n<> u<153> t<Statement> p<154> c<152> l<12:5> el<14:8>
                            n<> u<152> t<Statement_item> p<153> c<151> l<12:5> el<14:8>
                              n<> u<151> t<Loop_statement> p<152> c<150> l<12:5> el<14:8>
                                n<> u<150> t<FOR> p<151> s<100> l<12:5> el<12:8>
                                n<> u<100> t<For_initialization> p<151> c<99> s<110> l<12:10> el<12:19>
                                  n<> u<99> t<For_variable_declaration> p<100> c<93> l<12:10> el<12:19>
                                    n<> u<93> t<Data_type> p<99> c<92> s<94> l<12:10> el<12:13>
                                      n<> u<92> t<IntegerAtomType_Int> p<93> l<12:10> el<12:13>
                                    n<i> u<94> t<STRING_CONST> p<99> s<98> l<12:14> el<12:15>
                                    n<> u<98> t<Expression> p<99> c<97> l<12:18> el<12:19>
                                      n<> u<97> t<Primary> p<98> c<96> l<12:18> el<12:19>
                                        n<> u<96> t<Primary_literal> p<97> c<95> l<12:18> el<12:19>
                                          n<0> u<95> t<INT_CONST> p<96> l<12:18> el<12:19>
                                n<> u<110> t<Expression> p<151> c<104> s<119> l<12:21> el<12:28>
                                  n<> u<104> t<Expression> p<110> c<103> s<109> l<12:21> el<12:22>
                                    n<> u<103> t<Primary> p<104> c<102> l<12:21> el<12:22>
                                      n<> u<102> t<Primary_literal> p<103> c<101> l<12:21> el<12:22>
                                        n<i> u<101> t<STRING_CONST> p<102> l<12:21> el<12:22>
                                  n<> u<109> t<BinOp_Less> p<110> s<108> l<12:23> el<12:24>
                                  n<> u<108> t<Expression> p<110> c<107> l<12:25> el<12:28>
                                    n<> u<107> t<Primary> p<108> c<106> l<12:25> el<12:28>
                                      n<> u<106> t<Primary_literal> p<107> c<105> l<12:25> el<12:28>
                                        n<CNT> u<105> t<STRING_CONST> p<106> l<12:25> el<12:28>
                                n<> u<119> t<For_step> p<151> c<118> s<149> l<12:30> el<12:33>
                                  n<> u<118> t<For_step_assignment> p<119> c<117> l<12:30> el<12:33>
                                    n<> u<117> t<Inc_or_dec_expression> p<118> c<115> l<12:30> el<12:33>
                                      n<> u<115> t<Variable_lvalue> p<117> c<112> s<116> l<12:30> el<12:31>
                                        n<> u<112> t<Ps_or_hierarchical_identifier> p<115> c<111> s<114> l<12:30> el<12:31>
                                          n<i> u<111> t<STRING_CONST> p<112> l<12:30> el<12:31>
                                        n<> u<114> t<Select> p<115> c<113> l<12:31> el<12:31>
                                          n<> u<113> t<Bit_select> p<114> l<12:31> el<12:31>
                                      n<> u<116> t<IncDec_PlusPlus> p<117> l<12:31> el<12:33>
                                n<> u<149> t<Statement_or_null> p<151> c<148> l<12:35> el<14:8>
                                  n<> u<148> t<Statement> p<149> c<147> l<12:35> el<14:8>
                                    n<> u<147> t<Statement_item> p<148> c<146> l<12:35> el<14:8>
                                      n<> u<146> t<Seq_block> p<147> c<144> l<12:35> el<14:8>
                                        n<> u<144> t<Statement_or_null> p<146> c<143> s<145> l<13:10> el<13:33>
                                          n<> u<143> t<Statement> p<144> c<142> l<13:10> el<13:33>
                                            n<> u<142> t<Statement_item> p<143> c<141> l<13:10> el<13:33>
                                              n<> u<141> t<Blocking_assignment> p<142> c<140> l<13:10> el<13:32>
                                                n<> u<140> t<Operator_assignment> p<141> c<128> l<13:10> el<13:32>
                                                  n<> u<128> t<Variable_lvalue> p<140> c<121> s<129> l<13:10> el<13:25>
                                                    n<> u<121> t<Ps_or_hierarchical_identifier> p<128> c<120> s<127> l<13:10> el<13:22>
                                                      n<ASSIGN_VADDR> u<120> t<STRING_CONST> p<121> l<13:10> el<13:22>
                                                    n<> u<127> t<Select> p<128> c<126> l<13:22> el<13:25>
                                                      n<> u<126> t<Bit_select> p<127> c<125> l<13:22> el<13:25>
                                                        n<> u<125> t<Expression> p<126> c<124> l<13:23> el<13:24>
                                                          n<> u<124> t<Primary> p<125> c<123> l<13:23> el<13:24>
                                                            n<> u<123> t<Primary_literal> p<124> c<122> l<13:23> el<13:24>
                                                              n<i> u<122> t<STRING_CONST> p<123> l<13:23> el<13:24>
                                                  n<> u<129> t<AssignOp_Assign> p<140> s<139> l<13:26> el<13:27>
                                                  n<> u<139> t<Expression> p<140> c<138> l<13:28> el<13:32>
                                                    n<> u<138> t<Primary> p<139> c<137> l<13:28> el<13:32>
                                                      n<> u<137> t<Complex_func_call> p<138> c<130> l<13:28> el<13:32>
                                                        n<V> u<130> t<STRING_CONST> p<137> s<136> l<13:28> el<13:29>
                                                        n<> u<136> t<Select> p<137> c<135> l<13:29> el<13:32>
                                                          n<> u<135> t<Bit_select> p<136> c<134> l<13:29> el<13:32>
                                                            n<> u<134> t<Expression> p<135> c<133> l<13:30> el<13:31>
                                                              n<> u<133> t<Primary> p<134> c<132> l<13:30> el<13:31>
                                                                n<> u<132> t<Primary_literal> p<133> c<131> l<13:30> el<13:31>
                                                                  n<i> u<131> t<STRING_CONST> p<132> l<13:30> el<13:31>
                                        n<> u<145> t<END> p<146> l<14:5> el<14:8>
                        n<> u<155> t<ENDFUNCTION> p<156> l<15:1> el<15:12>
        n<> u<189> t<Module_item> p<347> c<188> s<235> l<17:1> el<17:53>
          n<> u<188> t<Non_port_module_item> p<189> c<187> l<17:1> el<17:53>
            n<> u<187> t<Module_or_generate_item> p<188> c<186> l<17:1> el<17:53>
              n<> u<186> t<Module_common_item> p<187> c<185> l<17:1> el<17:53>
                n<> u<185> t<Module_or_generate_item_declaration> p<186> c<184> l<17:1> el<17:53>
                  n<> u<184> t<Package_or_generate_item_declaration> p<185> c<183> l<17:1> el<17:53>
                    n<> u<183> t<Local_parameter_declaration> p<184> c<167> l<17:1> el<17:52>
                      n<> u<167> t<Data_type_or_implicit> p<183> c<166> s<182> l<17:12> el<17:24>
                        n<> u<166> t<Data_type> p<167> c<164> l<17:12> el<17:24>
                          n<> u<164> t<IntegerAtomType_Int> p<166> s<165> l<17:12> el<17:15>
                          n<> u<165> t<Signing_Unsigned> p<166> l<17:16> el<17:24>
                      n<> u<182> t<Param_assignment_list> p<183> c<181> l<17:25> el<17:52>
                        n<> u<181> t<Param_assignment> p<182> c<168> l<17:25> el<17:52>
                          n<VADDR> u<168> t<STRING_CONST> p<181> s<173> l<17:25> el<17:30>
                          n<> u<173> t<Unpacked_dimension> p<181> c<172> s<180> l<17:30> el<17:35>
                            n<> u<172> t<Constant_expression> p<173> c<171> l<17:31> el<17:34>
                              n<> u<171> t<Constant_primary> p<172> c<170> l<17:31> el<17:34>
                                n<> u<170> t<Primary_literal> p<171> c<169> l<17:31> el<17:34>
                                  n<CNT> u<169> t<STRING_CONST> p<170> l<17:31> el<17:34>
                          n<> u<180> t<Constant_param_expression> p<181> c<179> l<17:38> el<17:52>
                            n<> u<179> t<Constant_mintypmax_expression> p<180> c<178> l<17:38> el<17:52>
                              n<> u<178> t<Constant_expression> p<179> c<177> l<17:38> el<17:52>
                                n<> u<177> t<Constant_primary> p<178> c<176> l<17:38> el<17:52>
                                  n<> u<176> t<Subroutine_call> p<177> c<174> l<17:38> el<17:52>
                                    n<ASSIGN_VADDR> u<174> t<STRING_CONST> p<176> s<175> l<17:38> el<17:50>
                                    n<> u<175> t<Argument_list> p<176> l<17:51> el<17:51>
        n<> u<235> t<Module_item> p<347> c<234> s<241> l<19:1> el<21:4>
          n<> u<234> t<Non_port_module_item> p<235> c<233> l<19:1> el<21:4>
            n<> u<233> t<Module_or_generate_item> p<234> c<232> l<19:1> el<21:4>
              n<> u<232> t<Module_common_item> p<233> c<231> l<19:1> el<21:4>
                n<> u<231> t<Conditional_generate_construct> p<232> c<230> l<19:1> el<21:4>
                  n<> u<230> t<If_generate_construct> p<231> c<229> l<19:1> el<21:4>
                    n<> u<229> t<IF> p<230> s<204> l<19:1> el<19:3>
                    n<> u<204> t<Constant_expression> p<230> c<198> s<228> l<19:5> el<19:18>
                      n<> u<198> t<Constant_expression> p<204> c<197> s<203> l<19:5> el<19:13>
                        n<> u<197> t<Constant_primary> p<198> c<190> l<19:5> el<19:13>
                          n<VADDR> u<190> t<STRING_CONST> p<197> s<196> l<19:5> el<19:10>
                          n<> u<196> t<Constant_select> p<197> c<195> l<19:10> el<19:13>
                            n<> u<195> t<Constant_bit_select> p<196> c<194> l<19:10> el<19:13>
                              n<> u<194> t<Constant_expression> p<195> c<193> l<19:11> el<19:12>
                                n<> u<193> t<Constant_primary> p<194> c<192> l<19:11> el<19:12>
                                  n<> u<192> t<Primary_literal> p<193> c<191> l<19:11> el<19:12>
                                    n<0> u<191> t<INT_CONST> p<192> l<19:11> el<19:12>
                      n<> u<203> t<BinOp_Not> p<204> s<202> l<19:14> el<19:16>
                      n<> u<202> t<Constant_expression> p<204> c<201> l<19:17> el<19:18>
                        n<> u<201> t<Constant_primary> p<202> c<200> l<19:17> el<19:18>
                          n<> u<200> t<Primary_literal> p<201> c<199> l<19:17> el<19:18>
                            n<3> u<199> t<INT_CONST> p<200> l<19:17> el<19:18>
                    n<> u<228> t<Generate_item> p<230> c<227> l<19:20> el<21:4>
                      n<> u<227> t<Generate_begin_end_block> p<228> c<225> l<19:20> el<21:4>
                        n<> u<225> t<Generate_item> p<227> c<224> s<226> l<20:2> el<20:43>
                          n<> u<224> t<Module_or_generate_item> p<225> c<223> l<20:2> el<20:43>
                            n<> u<223> t<Module_common_item> p<224> c<222> l<20:2> el<20:43>
                              n<> u<222> t<Elaboration_system_task> p<223> c<221> l<20:2> el<20:43>
                                n<info> u<221> t<STRING_CONST> p<222> s<220> l<20:3> el<20:7>
                                n<> u<220> t<Argument_list> p<222> c<208> l<20:8> el<20:41>
                                  n<> u<208> t<Expression> p<220> c<207> s<219> l<20:8> el<20:32>
                                    n<> u<207> t<Primary> p<208> c<206> l<20:8> el<20:32>
                                      n<> u<206> t<Primary_literal> p<207> c<205> l<20:8> el<20:32>
                                        n<"--[0] (%d) should be 5"> u<205> t<STRING_LITERAL> p<206> l<20:8> el<20:32>
                                  n<> u<219> t<Argument> p<220> c<218> l<20:33> el<20:41>
                                    n<> u<218> t<Expression> p<219> c<217> l<20:33> el<20:41>
                                      n<> u<217> t<Primary> p<218> c<216> l<20:33> el<20:41>
                                        n<> u<216> t<Complex_func_call> p<217> c<209> l<20:33> el<20:41>
                                          n<VADDR> u<209> t<STRING_CONST> p<216> s<215> l<20:33> el<20:38>
                                          n<> u<215> t<Select> p<216> c<214> l<20:38> el<20:41>
                                            n<> u<214> t<Bit_select> p<215> c<213> l<20:38> el<20:41>
                                              n<> u<213> t<Expression> p<214> c<212> l<20:39> el<20:40>
                                                n<> u<212> t<Primary> p<213> c<211> l<20:39> el<20:40>
                                                  n<> u<211> t<Primary_literal> p<212> c<210> l<20:39> el<20:40>
                                                    n<0> u<210> t<INT_CONST> p<211> l<20:39> el<20:40>
                        n<> u<226> t<END> p<227> l<21:1> el<21:4>
        n<> u<241> t<Module_item> p<347> c<240> s<287> l<21:4> el<21:5>
          n<> u<240> t<Non_port_module_item> p<241> c<239> l<21:4> el<21:5>
            n<> u<239> t<Module_or_generate_item> p<240> c<238> l<21:4> el<21:5>
              n<> u<238> t<Module_common_item> p<239> c<237> l<21:4> el<21:5>
                n<> u<237> t<Module_or_generate_item_declaration> p<238> c<236> l<21:4> el<21:5>
                  n<> u<236> t<Package_or_generate_item_declaration> p<237> l<21:4> el<21:5>
        n<> u<287> t<Module_item> p<347> c<286> s<293> l<22:1> el<24:4>
          n<> u<286> t<Non_port_module_item> p<287> c<285> l<22:1> el<24:4>
            n<> u<285> t<Module_or_generate_item> p<286> c<284> l<22:1> el<24:4>
              n<> u<284> t<Module_common_item> p<285> c<283> l<22:1> el<24:4>
                n<> u<283> t<Conditional_generate_construct> p<284> c<282> l<22:1> el<24:4>
                  n<> u<282> t<If_generate_construct> p<283> c<281> l<22:1> el<24:4>
                    n<> u<281> t<IF> p<282> s<256> l<22:1> el<22:3>
                    n<> u<256> t<Constant_expression> p<282> c<250> s<280> l<22:5> el<22:18>
                      n<> u<250> t<Constant_expression> p<256> c<249> s<255> l<22:5> el<22:13>
                        n<> u<249> t<Constant_primary> p<250> c<242> l<22:5> el<22:13>
                          n<VADDR> u<242> t<STRING_CONST> p<249> s<248> l<22:5> el<22:10>
                          n<> u<248> t<Constant_select> p<249> c<247> l<22:10> el<22:13>
                            n<> u<247> t<Constant_bit_select> p<248> c<246> l<22:10> el<22:13>
                              n<> u<246> t<Constant_expression> p<247> c<245> l<22:11> el<22:12>
                                n<> u<245> t<Constant_primary> p<246> c<244> l<22:11> el<22:12>
                                  n<> u<244> t<Primary_literal> p<245> c<243> l<22:11> el<22:12>
                                    n<1> u<243> t<INT_CONST> p<244> l<22:11> el<22:12>
                      n<> u<255> t<BinOp_Not> p<256> s<254> l<22:14> el<22:16>
                      n<> u<254> t<Constant_expression> p<256> c<253> l<22:17> el<22:18>
                        n<> u<253> t<Constant_primary> p<254> c<252> l<22:17> el<22:18>
                          n<> u<252> t<Primary_literal> p<253> c<251> l<22:17> el<22:18>
                            n<3> u<251> t<INT_CONST> p<252> l<22:17> el<22:18>
                    n<> u<280> t<Generate_item> p<282> c<279> l<22:20> el<24:4>
                      n<> u<279> t<Generate_begin_end_block> p<280> c<277> l<22:20> el<24:4>
                        n<> u<277> t<Generate_item> p<279> c<276> s<278> l<23:2> el<23:43>
                          n<> u<276> t<Module_or_generate_item> p<277> c<275> l<23:2> el<23:43>
                            n<> u<275> t<Module_common_item> p<276> c<274> l<23:2> el<23:43>
                              n<> u<274> t<Elaboration_system_task> p<275> c<273> l<23:2> el<23:43>
                                n<info> u<273> t<STRING_CONST> p<274> s<272> l<23:3> el<23:7>
                                n<> u<272> t<Argument_list> p<274> c<260> l<23:8> el<23:41>
                                  n<> u<260> t<Expression> p<272> c<259> s<271> l<23:8> el<23:32>
                                    n<> u<259> t<Primary> p<260> c<258> l<23:8> el<23:32>
                                      n<> u<258> t<Primary_literal> p<259> c<257> l<23:8> el<23:32>
                                        n<"--[1] (%d) should be 5"> u<257> t<STRING_LITERAL> p<258> l<23:8> el<23:32>
                                  n<> u<271> t<Argument> p<272> c<270> l<23:33> el<23:41>
                                    n<> u<270> t<Expression> p<271> c<269> l<23:33> el<23:41>
                                      n<> u<269> t<Primary> p<270> c<268> l<23:33> el<23:41>
                                        n<> u<268> t<Complex_func_call> p<269> c<261> l<23:33> el<23:41>
                                          n<VADDR> u<261> t<STRING_CONST> p<268> s<267> l<23:33> el<23:38>
                                          n<> u<267> t<Select> p<268> c<266> l<23:38> el<23:41>
                                            n<> u<266> t<Bit_select> p<267> c<265> l<23:38> el<23:41>
                                              n<> u<265> t<Expression> p<266> c<264> l<23:39> el<23:40>
                                                n<> u<264> t<Primary> p<265> c<263> l<23:39> el<23:40>
                                                  n<> u<263> t<Primary_literal> p<264> c<262> l<23:39> el<23:40>
                                                    n<1> u<262> t<INT_CONST> p<263> l<23:39> el<23:40>
                        n<> u<278> t<END> p<279> l<24:1> el<24:4>
        n<> u<293> t<Module_item> p<347> c<292> s<339> l<24:4> el<24:5>
          n<> u<292> t<Non_port_module_item> p<293> c<291> l<24:4> el<24:5>
            n<> u<291> t<Module_or_generate_item> p<292> c<290> l<24:4> el<24:5>
              n<> u<290> t<Module_common_item> p<291> c<289> l<24:4> el<24:5>
                n<> u<289> t<Module_or_generate_item_declaration> p<290> c<288> l<24:4> el<24:5>
                  n<> u<288> t<Package_or_generate_item_declaration> p<289> l<24:4> el<24:5>
        n<> u<339> t<Module_item> p<347> c<338> s<345> l<26:1> el<28:4>
          n<> u<338> t<Non_port_module_item> p<339> c<337> l<26:1> el<28:4>
            n<> u<337> t<Module_or_generate_item> p<338> c<336> l<26:1> el<28:4>
              n<> u<336> t<Module_common_item> p<337> c<335> l<26:1> el<28:4>
                n<> u<335> t<Conditional_generate_construct> p<336> c<334> l<26:1> el<28:4>
                  n<> u<334> t<If_generate_construct> p<335> c<333> l<26:1> el<28:4>
                    n<> u<333> t<IF> p<334> s<308> l<26:1> el<26:3>
                    n<> u<308> t<Constant_expression> p<334> c<302> s<332> l<26:5> el<26:18>
                      n<> u<302> t<Constant_expression> p<308> c<301> s<307> l<26:5> el<26:13>
                        n<> u<301> t<Constant_primary> p<302> c<294> l<26:5> el<26:13>
                          n<VADDR> u<294> t<STRING_CONST> p<301> s<300> l<26:5> el<26:10>
                          n<> u<300> t<Constant_select> p<301> c<299> l<26:10> el<26:13>
                            n<> u<299> t<Constant_bit_select> p<300> c<298> l<26:10> el<26:13>
                              n<> u<298> t<Constant_expression> p<299> c<297> l<26:11> el<26:12>
                                n<> u<297> t<Constant_primary> p<298> c<296> l<26:11> el<26:12>
                                  n<> u<296> t<Primary_literal> p<297> c<295> l<26:11> el<26:12>
                                    n<1> u<295> t<INT_CONST> p<296> l<26:11> el<26:12>
                      n<> u<307> t<BinOp_Equiv> p<308> s<306> l<26:14> el<26:16>
                      n<> u<306> t<Constant_expression> p<308> c<305> l<26:17> el<26:18>
                        n<> u<305> t<Constant_primary> p<306> c<304> l<26:17> el<26:18>
                          n<> u<304> t<Primary_literal> p<305> c<303> l<26:17> el<26:18>
                            n<3> u<303> t<INT_CONST> p<304> l<26:17> el<26:18>
                    n<> u<332> t<Generate_item> p<334> c<331> l<26:20> el<28:4>
                      n<> u<331> t<Generate_begin_end_block> p<332> c<329> l<26:20> el<28:4>
                        n<> u<329> t<Generate_item> p<331> c<328> s<330> l<27:2> el<27:45>
                          n<> u<328> t<Module_or_generate_item> p<329> c<327> l<27:2> el<27:45>
                            n<> u<327> t<Module_common_item> p<328> c<326> l<27:2> el<27:45>
                              n<> u<326> t<Elaboration_system_task> p<327> c<325> l<27:2> el<27:45>
                                n<info> u<325> t<STRING_CONST> p<326> s<324> l<27:3> el<27:7>
                                n<> u<324> t<Argument_list> p<326> c<312> l<27:8> el<27:43>
                                  n<> u<312> t<Expression> p<324> c<311> s<323> l<27:8> el<27:34>
                                    n<> u<311> t<Primary> p<312> c<310> l<27:8> el<27:34>
                                      n<> u<310> t<Primary_literal> p<311> c<309> l<27:8> el<27:34>
                                        n<"--[1] (%d) is equal to 3"> u<309> t<STRING_LITERAL> p<310> l<27:8> el<27:34>
                                  n<> u<323> t<Argument> p<324> c<322> l<27:35> el<27:43>
                                    n<> u<322> t<Expression> p<323> c<321> l<27:35> el<27:43>
                                      n<> u<321> t<Primary> p<322> c<320> l<27:35> el<27:43>
                                        n<> u<320> t<Complex_func_call> p<321> c<313> l<27:35> el<27:43>
                                          n<VADDR> u<313> t<STRING_CONST> p<320> s<319> l<27:35> el<27:40>
                                          n<> u<319> t<Select> p<320> c<318> l<27:40> el<27:43>
                                            n<> u<318> t<Bit_select> p<319> c<317> l<27:40> el<27:43>
                                              n<> u<317> t<Expression> p<318> c<316> l<27:41> el<27:42>
                                                n<> u<316> t<Primary> p<317> c<315> l<27:41> el<27:42>
                                                  n<> u<315> t<Primary_literal> p<316> c<314> l<27:41> el<27:42>
                                                    n<1> u<314> t<INT_CONST> p<315> l<27:41> el<27:42>
                        n<> u<330> t<END> p<331> l<28:1> el<28:4>
        n<> u<345> t<Module_item> p<347> c<344> s<346> l<28:4> el<28:5>
          n<> u<344> t<Non_port_module_item> p<345> c<343> l<28:4> el<28:5>
            n<> u<343> t<Module_or_generate_item> p<344> c<342> l<28:4> el<28:5>
              n<> u<342> t<Module_common_item> p<343> c<341> l<28:4> el<28:5>
                n<> u<341> t<Module_or_generate_item_declaration> p<342> c<340> l<28:4> el<28:5>
                  n<> u<340> t<Package_or_generate_item_declaration> p<341> l<28:4> el<28:5>
        n<> u<346> t<ENDMODULE> p<347> l<30:1> el<30:10>
    n<> u<365> t<Description> p<366> c<364> l<32:1> el<34:10>
      n<> u<364> t<Module_declaration> p<365> c<352> l<32:1> el<34:10>
        n<> u<352> t<Module_ansi_header> p<364> c<349> s<362> l<32:1> el<32:13>
          n<module> u<349> t<Module_keyword> p<352> s<350> l<32:1> el<32:7>
          n<main> u<350> t<STRING_CONST> p<352> s<351> l<32:8> el<32:12>
          n<> u<351> t<Package_import_declaration_list> p<352> l<32:12> el<32:12>
        n<> u<362> t<Non_port_module_item> p<364> c<361> s<363> l<33:1> el<33:16>
          n<> u<361> t<Module_or_generate_item> p<362> c<360> l<33:1> el<33:16>
            n<> u<360> t<Module_instantiation> p<361> c<353> l<33:1> el<33:16>
              n<top> u<353> t<STRING_CONST> p<360> s<354> l<33:1> el<33:4>
              n<> u<354> t<Parameter_value_assignment> p<360> s<359> l<33:5> el<33:8>
              n<> u<359> t<Hierarchical_instance> p<360> c<356> l<33:9> el<33:15>
                n<> u<356> t<Name_of_instance> p<359> c<355> s<358> l<33:9> el<33:13>
                  n<top1> u<355> t<STRING_CONST> p<356> l<33:9> el<33:13>
                n<> u<358> t<Port_connection_list> p<359> c<357> l<33:14> el<33:14>
                  n<> u<357> t<Ordered_port_connection> p<358> l<33:14> el<33:14>
        n<> u<363> t<ENDMODULE> p<364> l<34:1> el<34:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:1:1: No timescale set for "pack".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:8:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:32:1: No timescale set for "main".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:1:1: Compile package "pack".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:32:1: Compile module "work@main".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:8:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          3
Assignment                                             2
Begin                                                  4
BitSelect                                              5
Constant                                              14
Design                                                 1
ForStmt                                                1
FuncCall                                               1
Function                                               1
GenIf                                                  3
Identifier                                             7
ImportTypespec                                         1
IntTypespec                                            5
Module                                                 3
ModuleTypespec                                         2
Operation                                             11
Package                                                1
ParamAssign                                            3
Parameter                                              3
Range                                                  3
RefModule                                              1
RefObj                                                 8
RefTypespec                                           14
SourceFile                                             1
StringTypespec                                         3
TaggedPattern                                          3
TypedefTypespec                                        1
UnsupportedTypespec                                    1
Variable                                               1
------------------------------------------------------------
Total:                                               107
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternInt/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: pack (pack), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pack), line:1:9, endln:1:13
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiName:pack
  |vpiParameter:
  \_Parameter: (pack::CNT), line:2:25, endln:2:32
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (pack::CNT), line:2:12, endln:2:24
      |vpiParent:
      \_Parameter: (pack::CNT), line:2:25, endln:2:32
      |vpiFullName:pack::CNT
      |vpiActual:
      \_IntTypespec: , line:2:12, endln:2:24
    |vpiLocalParam:1
    |vpiName:CNT
    |vpiFullName:pack::CNT
  |vpiParameter:
  \_Parameter: (pack::V), line:4:25, endln:4:47
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiTypespec:
    \_RefTypespec: (pack::V), line:4:12, endln:4:24
      |vpiParent:
      \_Parameter: (pack::V), line:4:25, endln:4:47
      |vpiFullName:pack::V
      |vpiActual:
      \_ArrayTypespec: , line:4:26, endln:4:47
    |vpiLocalParam:1
    |vpiName:V
    |vpiFullName:pack::V
  |vpiParamAssign:
  \_ParamAssign: , line:2:25, endln:2:32
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiRhs:
    \_Constant: , line:2:31, endln:2:32
      |vpiParent:
      \_ParamAssign: , line:2:25, endln:2:32
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (pack::CNT), line:2:25, endln:2:32
  |vpiParamAssign:
  \_ParamAssign: , line:4:25, endln:4:47
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiRhs:
    \_Operation: , line:4:34, endln:4:47
      |vpiParent:
      \_ParamAssign: , line:4:25, endln:4:47
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:4:36, endln:4:46
        |vpiParent:
        \_Operation: , line:4:34, endln:4:47
        |vpiPattern:
        \_Constant: , line:4:45, endln:4:46
          |vpiParent:
          \_TaggedPattern: , line:4:36, endln:4:46
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (pack), line:4:36, endln:4:43
          |vpiParent:
          \_TaggedPattern: , line:4:36, endln:4:46
          |vpiFullName:pack
          |vpiActual:
          \_StringTypespec: , line:4:36, endln:4:43
    |vpiLhs:
    \_Parameter: (pack::V), line:4:25, endln:4:47
  |vpiTypespec:
  \_IntTypespec: , line:2:12, endln:2:24
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
  |vpiTypespec:
  \_ArrayTypespec: , line:4:26, endln:4:47
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:4:26, endln:4:31
      |vpiParent:
      \_ArrayTypespec: , line:4:26, endln:4:47
      |vpiRightRange:
      \_Operation: , line:4:27, endln:4:30
        |vpiParent:
        \_Range: , line:4:26, endln:4:31
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (pack::CNT), line:4:27, endln:4:30
          |vpiParent:
          \_Operation: , line:4:27, endln:4:30
          |vpiName:CNT
          |vpiFullName:pack::CNT
          |vpiActual:
          \_Parameter: (pack::CNT), line:2:25, endln:2:32
    |vpiElemTypespec:
    \_RefTypespec: (pack), line:4:12, endln:4:24
      |vpiParent:
      \_ArrayTypespec: , line:4:26, endln:4:47
      |vpiFullName:pack
      |vpiActual:
      \_IntTypespec: , line:2:12, endln:2:24
  |vpiTypespec:
  \_StringTypespec: , line:4:36, endln:4:43
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
  |vpiImportTypespec:
  \_IntTypespec: , line:2:12, endln:2:24
  |vpiImportTypespec:
  \_ArrayTypespec: , line:4:26, endln:4:47
  |vpiImportTypespec:
  \_StringTypespec: , line:4:36, endln:4:43
  |vpiDefName:pack
|vpiAllModules:
\_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:32:1, endln:34:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@main), line:32:8, endln:32:12
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:32:1, endln:34:10
    |vpiName:work@main
  |vpiTypespec:
  \_ModuleTypespec: (work@top)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@top
    |vpiModule:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
  |vpiDefName:work@main
  |vpiRefModule:
  \_RefModule: work@top (top1), line:33:1, endln:33:4
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:32:1, endln:34:10
    |vpiName:top1
    |vpiDefName:work@top
    |vpiActual:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:8:8, endln:8:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.VADDR), line:17:25, endln:17:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@top.VADDR), line:17:12, endln:17:24
      |vpiParent:
      \_Parameter: (work@top.VADDR), line:17:25, endln:17:52
      |vpiFullName:work@top.VADDR
      |vpiActual:
      \_ArrayTypespec: , line:17:30, endln:17:52
    |vpiLocalParam:1
    |vpiName:VADDR
    |vpiFullName:work@top.VADDR
  |vpiParamAssign:
  \_ParamAssign: , line:17:25, endln:17:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiRhs:
    \_FuncCall: (ASSIGN_VADDR), line:17:38, endln:17:51
      |vpiParent:
      \_ParamAssign: , line:17:25, endln:17:52
      |vpiTaskFunc:
      \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
        |vpiParent:
        \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
        |vpiName:
        \_Identifier: (ASSIGN_VADDR), line:11:36, endln:11:48
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
          |vpiName:ASSIGN_VADDR
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiVariable:
        \_Variable: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
          |vpiTypespec:
          \_RefTypespec: (work@top.ASSIGN_VADDR.i), line:12:10, endln:12:13
            |vpiParent:
            \_Variable: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
            |vpiFullName:work@top.ASSIGN_VADDR.i
            |vpiActual:
            \_IntTypespec: , line:12:10, endln:12:13
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
        |vpiInternalScope:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:12:5, endln:14:8
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
          |vpiFullName:work@top.ASSIGN_VADDR
          |vpiInternalScope:
          \_Begin: (work@top.ASSIGN_VADDR), line:12:35, endln:14:8
            |vpiParent:
            \_ForStmt: (work@top.ASSIGN_VADDR), line:12:5, endln:14:8
            |vpiFullName:work@top.ASSIGN_VADDR
            |vpiStmt:
            \_Assignment: , line:13:10, endln:13:32
              |vpiParent:
              \_Begin: (work@top.ASSIGN_VADDR), line:12:35, endln:14:8
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_BitSelect: (work@top.ASSIGN_VADDR.V), line:13:29, endln:13:32
                |vpiParent:
                \_Assignment: , line:13:10, endln:13:32
                |vpiName:V
                |vpiFullName:work@top.ASSIGN_VADDR.V
                |vpiActual:
                \_Parameter: (pack::V), line:4:25, endln:4:47
                |vpiIndex:
                \_RefObj: (work@top.ASSIGN_VADDR.i), line:13:30, endln:13:31
                  |vpiParent:
                  \_BitSelect: (work@top.ASSIGN_VADDR.V), line:13:29, endln:13:32
                  |vpiName:i
                  |vpiFullName:work@top.ASSIGN_VADDR.i
                  |vpiActual:
                  \_Variable: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
              |vpiLhs:
              \_BitSelect: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:13:22, endln:13:25
                |vpiParent:
                \_Assignment: , line:13:10, endln:13:32
                |vpiName:ASSIGN_VADDR
                |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR
                |vpiActual:
                \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
                |vpiIndex:
                \_RefObj: (work@top.ASSIGN_VADDR.i), line:13:23, endln:13:24
                  |vpiParent:
                  \_BitSelect: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:13:22, endln:13:25
                  |vpiName:i
                  |vpiFullName:work@top.ASSIGN_VADDR.i
                  |vpiActual:
                  \_Variable: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
          |vpiForInitStmt:
          \_Assignment: , line:12:10, endln:12:19
            |vpiParent:
            \_ForStmt: (work@top.ASSIGN_VADDR), line:12:5, endln:14:8
            |vpiRhs:
            \_Constant: , line:12:18, endln:12:19
              |vpiParent:
              \_Assignment: , line:12:10, endln:12:19
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_Variable: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
          |vpiForIncStmt:
          \_Operation: , line:12:30, endln:12:33
            |vpiParent:
            \_ForStmt: (work@top.ASSIGN_VADDR), line:12:5, endln:14:8
            |vpiOpType:62
            |vpiOperand:
            \_RefObj: (work@top.ASSIGN_VADDR.i), line:12:30, endln:12:31
              |vpiParent:
              \_Operation: , line:12:30, endln:12:33
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_Variable: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
          |vpiCondition:
          \_Operation: , line:12:21, endln:12:28
            |vpiParent:
            \_ForStmt: (work@top.ASSIGN_VADDR), line:12:5, endln:14:8
            |vpiOpType:20
            |vpiOperand:
            \_RefObj: (work@top.ASSIGN_VADDR.i), line:12:21, endln:12:22
              |vpiParent:
              \_Operation: , line:12:21, endln:12:28
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_Variable: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
            |vpiOperand:
            \_RefObj: (work@top.ASSIGN_VADDR.CNT), line:12:25, endln:12:28
              |vpiParent:
              \_Operation: , line:12:21, endln:12:28
              |vpiName:CNT
              |vpiFullName:work@top.ASSIGN_VADDR.CNT
              |vpiActual:
              \_Parameter: (pack::CNT), line:2:25, endln:2:32
          |vpiStmt:
          \_Begin: (work@top.ASSIGN_VADDR), line:12:35, endln:14:8
        |vpiTypespec:
        \_IntTypespec: , line:12:10, endln:12:13
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
          |vpiSigned:1
        |vpiImportTypespec:
        \_IntTypespec: , line:12:10, endln:12:13
        |vpiImportTypespec:
        \_Variable: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
        |vpiVisibility:1
        |vpiReturn:
        \_RefTypespec: (work@top.ASSIGN_VADDR.ASSIGN_VADDR_RET_T), line:11:17, endln:11:35
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
          |vpiName:ASSIGN_VADDR_RET_T
          |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR_RET_T
          |vpiActual:
          \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:10:22, endln:10:40
        |vpiStmt:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:12:5, endln:14:8
      |vpiName:
      \_Identifier: (ASSIGN_VADDR), line:17:38, endln:17:50
        |vpiParent:
        \_FuncCall: (ASSIGN_VADDR), line:17:38, endln:17:51
        |vpiName:ASSIGN_VADDR
    |vpiLhs:
    \_Parameter: (work@top.VADDR), line:17:25, endln:17:52
  |vpiInternalScope:
  \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
  |vpiInternalScope:
  \_Begin: (work@top), line:19:20, endln:21:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiFullName:work@top
  |vpiInternalScope:
  \_Begin: (work@top), line:22:20, endln:24:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiFullName:work@top
  |vpiInternalScope:
  \_Begin: (work@top), line:26:20, endln:28:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiFullName:work@top
  |vpiTypespec:
  \_ImportTypespec: (pack), line:9:8, endln:9:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiName:
    \_Identifier: (pack), line:9:8, endln:9:12
      |vpiParent:
      \_ImportTypespec: (pack), line:9:8, endln:9:15
      |vpiName:pack
    |vpiImportTypespecItem:
    \_Constant: , line:9:8, endln:9:15
      |vpiParent:
      \_ImportTypespec: (pack), line:9:8, endln:9:15
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypespec:
  \_IntTypespec: , line:10:9, endln:10:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
  |vpiTypespec:
  \_ArrayTypespec: , line:10:40, endln:10:45
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:10:40, endln:10:45
      |vpiParent:
      \_ArrayTypespec: , line:10:40, endln:10:45
      |vpiRightRange:
      \_Operation: , line:10:41, endln:10:44
        |vpiParent:
        \_Range: , line:10:40, endln:10:45
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.CNT), line:10:41, endln:10:44
          |vpiParent:
          \_Operation: , line:10:41, endln:10:44
          |vpiName:CNT
          |vpiFullName:work@top.CNT
          |vpiActual:
          \_Parameter: (pack::CNT), line:2:25, endln:2:32
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:10:9, endln:10:21
      |vpiParent:
      \_ArrayTypespec: , line:10:40, endln:10:45
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:10:9, endln:10:21
  |vpiTypespec:
  \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:10:22, endln:10:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiName:
    \_Identifier: (ASSIGN_VADDR_RET_T), line:10:22, endln:10:40
      |vpiParent:
      \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:10:22, endln:10:40
      |vpiName:ASSIGN_VADDR_RET_T
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.ASSIGN_VADDR_RET_T), line:10:9, endln:10:12
      |vpiParent:
      \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:10:22, endln:10:40
      |vpiFullName:work@top.ASSIGN_VADDR_RET_T
      |vpiActual:
      \_ArrayTypespec: , line:10:40, endln:10:45
  |vpiTypespec:
  \_ArrayTypespec: , line:17:30, endln:17:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:17:30, endln:17:35
      |vpiParent:
      \_ArrayTypespec: , line:17:30, endln:17:52
      |vpiRightRange:
      \_Operation: , line:17:31, endln:17:34
        |vpiParent:
        \_Range: , line:17:30, endln:17:35
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.CNT), line:17:31, endln:17:34
          |vpiParent:
          \_Operation: , line:17:31, endln:17:34
          |vpiName:CNT
          |vpiFullName:work@top.CNT
          |vpiActual:
          \_Parameter: (pack::CNT), line:2:25, endln:2:32
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:17:12, endln:17:24
      |vpiParent:
      \_ArrayTypespec: , line:17:30, endln:17:52
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:10:9, endln:10:21
  |vpiImportTypespec:
  \_ImportTypespec: (pack), line:9:8, endln:9:15
  |vpiImportTypespec:
  \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
  |vpiImportTypespec:
  \_IntTypespec: , line:10:9, endln:10:21
  |vpiImportTypespec:
  \_ArrayTypespec: , line:10:40, endln:10:45
  |vpiImportTypespec:
  \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:10:22, endln:10:40
  |vpiImportTypespec:
  \_ArrayTypespec: , line:17:30, endln:17:52
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
  |vpiGenStmt:
  \_GenIf: , line:19:1, endln:21:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiCondition:
    \_Operation: , line:19:5, endln:19:18
      |vpiParent:
      \_GenIf: , line:19:1, endln:21:4
      |vpiOpType:15
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:19:10, endln:19:13
        |vpiParent:
        \_Operation: , line:19:5, endln:19:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:17:25, endln:17:52
        |vpiIndex:
        \_Constant: , line:19:11, endln:19:12
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:19:10, endln:19:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:19:17, endln:19:18
        |vpiParent:
        \_Operation: , line:19:5, endln:19:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:19:20, endln:21:4
  |vpiGenStmt:
  \_GenIf: , line:22:1, endln:24:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiCondition:
    \_Operation: , line:22:5, endln:22:18
      |vpiParent:
      \_GenIf: , line:22:1, endln:24:4
      |vpiOpType:15
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:22:10, endln:22:13
        |vpiParent:
        \_Operation: , line:22:5, endln:22:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:17:25, endln:17:52
        |vpiIndex:
        \_Constant: , line:22:11, endln:22:12
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:22:10, endln:22:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:22:17, endln:22:18
        |vpiParent:
        \_Operation: , line:22:5, endln:22:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:22:20, endln:24:4
  |vpiGenStmt:
  \_GenIf: , line:26:1, endln:28:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiCondition:
    \_Operation: , line:26:5, endln:26:18
      |vpiParent:
      \_GenIf: , line:26:1, endln:28:4
      |vpiOpType:14
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:26:10, endln:26:13
        |vpiParent:
        \_Operation: , line:26:5, endln:26:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:17:25, endln:17:52
        |vpiIndex:
        \_Constant: , line:26:11, endln:26:12
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:26:10, endln:26:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:26:17, endln:26:18
        |vpiParent:
        \_Operation: , line:26:5, endln:26:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:26:20, endln:28:4
|vpiTypespec:
\_ModuleTypespec: (work@main)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@main
  |vpiModule:
  \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:32:1, endln:34:10
|vpiTypespec:
\_ModuleTypespec: (work@top)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
