;redcode
;assert 1
	SPL 0, <-22
	MOV 100, @802
	MOV 117, <-20
	JMN 117, @-20
	MOV 117, <-20
	MOV 100, @802
	MOV -11, <-25
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	ADD -130, 9
	ADD -130, 9
	ADD #-30, 9
	SLT 12, @10
	ADD @130, 9
	ADD 3, @420
	SPL 0, <753
	JMN 0, 660
	SUB @100, 2
	JMZ @-30, 9
	SPL -800, <-22
	ADD @130, 106
	SUB @127, @-6
	SLT @130, 109
	ADD 0, -21
	JMN 0, <-742
	SUB 12, @-10
	SUB @127, @-6
	SUB @0, 9
	SUB @127, @-6
	CMP @0, 9
	CMP @0, 9
	SUB #0, -11
	SUB #0, -11
	JMN 0, 660
	CMP @0, 9
	SUB 12, @-10
	SPL <100, #60
	MOV @0, 90
	MOV @0, 90
	MOV 100, @802
	SPL 0, 660
	JMP 172, #201
	SPL 0, 660
	SPL 0, 660
	SLT 121, 0
	SPL 0, <-22
	SLT 121, 0
	MOV @0, 91
