---
title: I2C spec
date: 2023-09-12 15:15:28
tags:
- Spec
categories:
- Book
---
# Reference

I2C 为什么要用开漏输出，而不能用推挽输出。

1. 防止短路。两个push pull输出相连，如果一个输出高，一个输出低，会短路。
2. 线与。开漏输出有一个输出端输出低，则整条线都为低，所有输出高才为高。
https://www.zhihu.com/question/534999506
https://www.eet-china.com/mp/a87499.html

以上都是针对multiple masters多个输出端的，如果是single master config的话，推挽输出是否可以？

## 2 I2C-bus features

- Only two bus lines are required; a serial data line (SDA) and a serial clock line (SCL).
- It is a true multi-controller bus including collision detection and arbitration to prevent
data corruption if two or more controllers simultaneously initiate data transfer.
- Serial, 8-bit oriented, bidirectional data transfers can be made at up to 100 kbit/s in the
Standard-mode, up to 400 kbit/s in the Fast-mode, up to 1 Mbit/s in Fast-mode Plus, or
up to 3.4 Mbit/s in the High-speed mode.
- Serial, 8-bit oriented, unidirectional data transfers up to 5 Mbit/s in Ultra Fast-mode

## 3 The I2C-bus protocol

### 3.1 Standard-mode, Fast-mode and Fast-mode Plus I2C-bus protocols

Each device is recognized by a unique address and can operate as either a transmitter or receiver, depending on the function of the device.

![I2C-bus](https://xyc-1316422823.cos.ap-shanghai.myqcloud.com/20230912171459.png)

#### 3.1.1 SDA and SCL signals

开漏或者开集输出来实现线与的功能, 即一个controller把bus拉低, bus就呈现低电平状态。

#### 3.1.2 SDA and SCL logic levels

$V_{IL}=0.3V_{DD}$
$V_{IH}=0.7V_{DD}$

#### 3.1.3 Data validity

SCL HIGH，SDA stable
SCL LOW，SDA change

![Bit Transfer](https://xyc-1316422823.cos.ap-shanghai.myqcloud.com/20230912173014.png)

#### 3.1.4 START and STOP conditions

START和STOP都是由controller产生的。

- A HIGH to LOW transition on the SDA line while SCL is HIGH defines a **START** condition.
- A LOW to HIGH transition on the SDA line while SCL is HIGH defines a **STOP** condition.

![START and STOP conditions](https://xyc-1316422823.cos.ap-shanghai.myqcloud.com/20230912173741.png)

#### 3.1.5 Byte format

8bits接一个Ack。
MSB传输。
如果target需要处理其他事情比如中断，target可以把SCL拉低，让controller进入wait state。

![Data transfer](https://xyc-1316422823.cos.ap-shanghai.myqcloud.com/20230912174117.png)

### 3.1.6 Acknowledge (ACK) and Not Acknowledge (NACK)

第九个bit低电平表示ACK，高电平表示NACK。

产生NACK的原因有：

- controller发送的目标address没有receiver应答。
- receiver在处理real-time function，比如中断等，没来得及应答。
- receiver收到了不能理解的data or command。
- receiver不能再收data了。

### 3.1.7 Clock synchronization

Single controller system不用考虑。

### 3.1.10 Target address and R/W bit

START 信号后会跟7bits地址, 第8 bit为R/W, 0->write, 1->read。

![Figure 11](https://xyc-1316422823.cos.ap-shanghai.myqcloud.com/20230925094846.png)

![Figure 12](https://xyc-1316422823.cos.ap-shanghai.myqcloud.com/20230925094904.png)

![Figure 13](https://xyc-1316422823.cos.ap-shanghai.myqcloud.com/20230925094914.png)



0x3938700 1s

0x3f000000  17.894s

0xffffff



进suspend前清掉flag，suspend时拉低sensor_cs，suspend起来读flag
