Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bca7e3ccb3814e87ae07dbada2a553f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_top_behav xil_defaultlib.test_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture regfile_arch of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture extend_arch of entity xil_defaultlib.Extend [extend_default]
Compiling architecture decoder_arch of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture condlogic_arch of entity xil_defaultlib.CondLogic [condlogic_default]
Compiling architecture shifter_arch of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture programcounter_arch of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture arm_arch of entity xil_defaultlib.ARM [arm_default]
Compiling architecture rtl of entity xil_defaultlib.UART [\UART(baud_rate=115200,clock_fre...]
Compiling architecture arch_top of entity xil_defaultlib.TOP [\TOP(clk_div_bits=1)\]
Compiling architecture behavior of entity xil_defaultlib.test_top
Built simulation snapshot test_top_behav
