UNHALTED_CORE_CYCLES
CPU_CLK_UNHALTED:REF_P
INSTRUCTION_RETIRED
UOPS_RETIRED:STALL_CYCLES
UOPS_RETIRED:ANY

UOPS_ISSUED:ANY
UOPS_RETIRED:STALL_CYCLES
UOPS_RETIRED:RETIRE_SLOTS
UOPS_ISSUED:STALL_CYCLES
UOPS_ISSUED:CORE_STALL_CYCLES

UOPS_DECODED:STALL_CYCLES
RESOURCE_STALLS:ANY
RESOURCE_STALLS:RS_FULL
RESOURCE_STALLS:ROB_FULL
RESOURCE_STALLS:LOAD
RESOURCE_STALLS:STORE
RAT_STALLS:ANY
RAT_STALLS:ROB_READ_PORT
RAT_STALLS:SCOREBOARD
RAT_STALLS:REGISTERS
RAT_STALLS:FLAGS
L2_RQSTS:RFO_HIT
L2_RQSTS:RFO_MISS
MEM_INST_RETIRED:LOADS
MEM_INST_RETIRED:STORES
OFFCORE_REQUESTS:DEMAND_RFO
OFFCORE_REQUESTS:ANY_RFO
OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO
OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO:c=1
OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO:c=4
OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO:c=6
MEM_STORE_RETIRED:DTLB_MISS
L2_TRANSACTIONS:RFO
L2_TRANSACTIONS:L1D_WB
L2_TRANSACTIONS:WB
L2_WRITE:LOCK_MESI
L2_WRITE:RFO_MESI
L1D_WB_L2:MESI
L1D_WB_L2:M_STATE
MISALIGN_MEMORY:STORE
UOPS_RETIRED:STALL_CYCLES:u=1
UOPS_ISSUED:STALL_CYCLES:u=1
OFFCORE_REQUESTS:ANY
OFFCORE_REQUESTS:ANY_READ
OFFCORE_REQUESTS_OUTSTANDING:ANY_READ:c=4
OFFCORE_REQUESTS_OUTSTANDING:ANY_READ:c=6
UNHALTED_REFERENCE_CYCLES
DTLB_LOAD_MISSES:STLB_HIT
DTLB_LOAD_MISSES:WALK_COMPLETED
DTLB_LOAD_MISSES:WALK_CYCLES
ITLB_MISSES:0x10
ITLB_FLUSH

offcore_response_0:dmnd_ifetch
offcore_response_1:dmnd_ifetch:local_dram_and_remote_cache_hit
offcore_response_0:dmnd_ifetch:remote_dram
offcore_response_1:dmnd_ifetch:uncore_hit
offcore_response_0:dmnd_data_rd
offcore_response_1:dmnd_data_rd:local_dram_and_remote_cache_hit
offcore_response_0:dmnd_data_rd:remote_dram
offcore_response_1:dmnd_data_rd:uncore_hit
offcore_response_0:dmnd_rfo
offcore_response_1:dmnd_rfo:local_dram_and_remote_cache_hit
offcore_response_0:dmnd_rfo:remote_dram
offcore_response_1:dmnd_rfo:uncore_hit

