Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: idea_com.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "idea_com.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "idea_com"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : idea_com
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/txmit.vhd" in Library work.
Entity <txmit> compiled.
Entity <txmit> (Architecture <behavior>) compiled.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/rxcver.vhd" in Library work.
Entity <rxcver> compiled.
Entity <rxcver> (Architecture <behavior>) compiled.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/uart.vhd" in Library work.
Entity <uart> compiled.
Entity <uart> (Architecture <behavior>) compiled.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_rcs2.vhd" in Library work.
Entity <idea_rcs2> compiled.
Entity <idea_rcs2> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/clk_div.vhd" in Library work.
Entity <clk_div> compiled.
Entity <clk_div> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com_inner.vhd" in Library work.
Entity <idea_com_inner> compiled.
Entity <idea_com_inner> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com.vhd" in Library work.
Entity <idea_com> compiled.
Entity <idea_com> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <idea_com> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <idea_com_inner> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <uart> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <txmit> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <rxcver> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <idea_com> in library <work> (Architecture <Behavioral>).
Entity <idea_com> analyzed. Unit <idea_com> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <Behavioral>).
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <idea_com_inner> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com_inner.vhd" line 117: Instantiating black box module <idea_rcs2>.
WARNING:Xst:2211 - "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com_inner.vhd" line 120: Instantiating black box module <mux2x1>.
WARNING:Xst:2211 - "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com_inner.vhd" line 125: Instantiating black box module <mux2x1>.
WARNING:Xst:2211 - "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com_inner.vhd" line 130: Instantiating black box module <mux2x1>.
WARNING:Xst:2211 - "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com_inner.vhd" line 135: Instantiating black box module <mux2x1>.
INFO:Xst:2679 - Register <LEDs<7>> in unit <idea_com_inner> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LEDs<6>> in unit <idea_com_inner> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LEDs<5>> in unit <idea_com_inner> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LEDs<4>> in unit <idea_com_inner> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <idea_com_inner> analyzed. Unit <idea_com_inner> generated.

Analyzing Entity <uart> in library <work> (Architecture <behavior>).
Entity <uart> analyzed. Unit <uart> generated.

Analyzing Entity <txmit> in library <work> (Architecture <behavior>).
Entity <txmit> analyzed. Unit <txmit> generated.

Analyzing Entity <rxcver> in library <work> (Architecture <behavior>).
Entity <rxcver> analyzed. Unit <rxcver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/clk_div.vhd".
    Found 1-bit register for signal <CLK_OUT>.
    Found 32-bit comparator less for signal <CLK_OUT$cmp_lt0000> created at line 38.
    Found 32-bit comparator less for signal <CLK_OUT$cmp_lt0001> created at line 39.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clk_div> synthesized.


Synthesizing Unit <txmit>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/txmit.vhd".
    Found 1-bit register for signal <sout>.
    Found 3-bit up counter for signal <cnt>.
    Found 1-bit register for signal <tag1>.
    Found 1-bit register for signal <tag2>.
    Found 8-bit register for signal <tsr>.
    Found 1-bit register for signal <txclk>.
    Found 1-bit register for signal <txdatardy>.
    Found 1-bit register for signal <txdone1>.
    Found 1-bit register for signal <txparity>.
    Found 1-bit xor2 for signal <txparity$xor0000> created at line 136.
    Found 1-bit register for signal <write1>.
    Found 1-bit register for signal <write2>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <txmit> synthesized.


Synthesizing Unit <rxcver>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/rxcver.vhd".
    Found 1-bit register for signal <parity_error>.
    Found 1-bit register for signal <framing_error>.
    Found 1-bit register for signal <overrun>.
    Found 1-bit register for signal <hunt>.
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <idle1>.
    Found 1-bit register for signal <paritygen>.
    Found 1-bit xor2 for signal <paritygen$xor0000> created at line 152.
    Found 1-bit register for signal <read1>.
    Found 1-bit register for signal <read2>.
    Found 8-bit register for signal <rhr>.
    Found 8-bit register for signal <rsr>.
    Found 1-bit register for signal <rx1>.
    Found 1-bit register for signal <rxclk>.
    Found 4-bit up counter for signal <rxcnt>.
    Found 1-bit register for signal <rxdatardy>.
    Found 1-bit register for signal <rxparity>.
    Found 1-bit register for signal <rxstop>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
Unit <rxcver> synthesized.


Synthesizing Unit <uart>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/uart.vhd".
Unit <uart> synthesized.


Synthesizing Unit <idea_com_inner>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com_inner.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 18                                             |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <LEDs<3:0>>.
    Found 5-bit register for signal <byte_cntr>.
    Found 5-bit adder for signal <byte_cntr$share0000> created at line 255.
    Found 128-bit register for signal <key>.
    Found 1-bit register for signal <loopback_select>.
    Found 1-bit register for signal <read>.
    Found 1-bit register for signal <start_idea>.
    Found 128-bit comparator equal for signal <state$cmp_eq0001> created at line 234.
    Found 8-bit register for signal <txdata>.
    Found 1-bit register for signal <write>.
    Found 16-bit register for signal <x1>.
    Found 16-bit register for signal <x2>.
    Found 16-bit register for signal <x3>.
    Found 16-bit register for signal <x4>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 213 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <idea_com_inner> synthesized.


Synthesizing Unit <idea_com>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com.vhd".
Unit <idea_com> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 243
 1-bit register                                        : 240
 5-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 3
 128-bit comparator equal                              : 1
 32-bit comparator less                                : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <idea_1/state/FSM> on signal <state[1:12]> with one-hot encoding.
---------------------------------------------------
 State                             | Encoding
---------------------------------------------------
 idle                              | 000000000001
 wait_for_data                     | 000000000010
 received_byte                     | 000000000100
 read_byte                         | 000000001000
 wait_for_rxrdy_0                  | 000000010000
 wait_for_idea_to_deactivate_ready | 000001000000
 wait_for_idea_to_complete         | 000100000000
 write_byte                        | 000010000000
 write_byte_now                    | 001000000000
 write_byte_ack                    | 010000000000
 wait_for_txrdy_1                  | 100000000000
 loopback_mode                     | 000000100000
---------------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 261
 Flip-Flops                                            : 261
# Comparators                                          : 3
 128-bit comparator equal                              : 1
 32-bit comparator less                                : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <idea_com> ...

Optimizing unit <txmit> ...

Optimizing unit <rxcver> ...

Optimizing unit <idea_com_inner> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block idea_com, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 312
 Flip-Flops                                            : 312

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : idea_com.ngr
Top Level Output File Name         : idea_com
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 412
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 37
#      LUT2                        : 29
#      LUT2_L                      : 1
#      LUT3                        : 52
#      LUT3_D                      : 11
#      LUT4                        : 125
#      LUT4_D                      : 4
#      LUT4_L                      : 11
#      MUXCY                       : 87
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 312
#      FD                          : 2
#      FDC                         : 15
#      FDCE                        : 14
#      FDE                         : 202
#      FDP                         : 18
#      FDR                         : 42
#      FDRE                        : 9
#      FDRS                        : 4
#      FDRSE                       : 2
#      FDS                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
# Others                           : 5
#      idea_rcs2                   : 1
#      mux2x1                      : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      250  out of   4656     5%  
 Number of Slice Flip Flops:            312  out of   9312     3%  
 Number of 4 input LUTs:                281  out of   9312     3%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
Clk                                | BUFGP                         | 33    |
clk_div_1/CLK_OUT1                 | BUFG                          | 255   |
idea_1/uart1/rx/rxclk              | NONE(idea_1/uart1/rx/rxparity)| 12    |
idea_1/uart1/tx/txclk              | NONE(idea_1/uart1/tx/tsr_7)   | 12    |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 47    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.954ns (Maximum Frequency: 143.798MHz)
   Minimum input arrival time before clock: 7.280ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: 0.000ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 6.954ns (frequency: 143.798MHz)
  Total number of paths / destination ports: 2607 / 66
-------------------------------------------------------------------------
Delay:               6.954ns (Levels of Logic = 13)
  Source:            clk_div_1/counter_1 (FF)
  Destination:       clk_div_1/counter_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: clk_div_1/counter_1 to clk_div_1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  clk_div_1/counter_1 (clk_div_1/counter_1)
     LUT3:I0->O            1   0.704   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<1>1 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<1>1)
     MUXCY:S->O            1   0.464   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>1)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>1)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>1)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>1)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>1)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>1)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>1)
     MUXCY:CI->O           2   0.459   0.622  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0 (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1)
     LUT2:I0->O           32   0.704   1.262  clk_div_1/counter_and00001 (clk_div_1/counter_and0000)
     FDR:R                     0.911          clk_div_1/counter_0
    ----------------------------------------
    Total                      6.954ns (4.364ns logic, 2.590ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_1/CLK_OUT1'
  Clock period: 6.854ns (frequency: 145.908MHz)
  Total number of paths / destination ports: 2536 / 472
-------------------------------------------------------------------------
Delay:               6.854ns (Levels of Logic = 4)
  Source:            idea_1/byte_cntr_0 (FF)
  Destination:       idea_1/txdata_6 (FF)
  Source Clock:      clk_div_1/CLK_OUT1 rising
  Destination Clock: clk_div_1/CLK_OUT1 rising

  Data Path: idea_1/byte_cntr_0 to idea_1/txdata_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.591   1.436  idea_1/byte_cntr_0 (idea_1/byte_cntr_0)
     LUT3_D:I0->O          9   0.704   0.824  idea_1/txdata_mux0000<0>231 (idea_1/N23)
     LUT4:I3->O            1   0.704   0.455  idea_1/txdata_mux0000<6>10 (idea_1/txdata_mux0000<6>10)
     LUT4:I2->O            1   0.704   0.424  idea_1/txdata_mux0000<6>37 (idea_1/txdata_mux0000<6>37)
     LUT4:I3->O            1   0.704   0.000  idea_1/txdata_mux0000<6>59 (idea_1/txdata_mux0000<6>)
     FDE:D                     0.308          idea_1/txdata_6
    ----------------------------------------
    Total                      6.854ns (3.715ns logic, 3.139ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'idea_1/uart1/rx/rxclk'
  Clock period: 2.863ns (frequency: 349.284MHz)
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Delay:               2.863ns (Levels of Logic = 1)
  Source:            idea_1/uart1/rx/idle (FF)
  Destination:       idea_1/uart1/rx/rxparity (FF)
  Source Clock:      idea_1/uart1/rx/rxclk rising
  Destination Clock: idea_1/uart1/rx/rxclk rising

  Data Path: idea_1/uart1/rx/idle to idea_1/uart1/rx/rxparity
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             19   0.591   1.260  idea_1/uart1/rx/idle (idea_1/uart1/rx/idle)
     LUT2:I0->O            1   0.704   0.000  idea_1/uart1/rx/rxparity_mux00011 (idea_1/uart1/rx/rxparity_mux0001)
     FDP:D                     0.308          idea_1/uart1/rx/rxparity
    ----------------------------------------
    Total                      2.863ns (1.603ns logic, 1.260ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'idea_1/uart1/tx/txclk'
  Clock period: 5.326ns (frequency: 187.758MHz)
  Total number of paths / destination ports: 142 / 12
-------------------------------------------------------------------------
Delay:               5.326ns (Levels of Logic = 3)
  Source:            idea_1/uart1/tx/tsr_3 (FF)
  Destination:       idea_1/uart1/tx/tsr_7 (FF)
  Source Clock:      idea_1/uart1/tx/txclk rising
  Destination Clock: idea_1/uart1/tx/txclk rising

  Data Path: idea_1/uart1/tx/tsr_3 to idea_1/uart1/tx/tsr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  idea_1/uart1/tx/tsr_3 (idea_1/uart1/tx/tsr_3)
     LUT4:I0->O            2   0.704   0.451  idea_1/uart1/tx/txdone_or000010 (idea_1/uart1/tx/txdone_or000010)
     LUT4:I3->O           13   0.704   1.158  idea_1/uart1/tx/txdone_or000017 (idea_1/uart1/tx/txdone_or0000)
     LUT3:I0->O            1   0.704   0.000  idea_1/uart1/tx/sout_mux0003 (idea_1/uart1/tx/sout_mux0003)
     FDP:D                     0.308          idea_1/uart1/tx/sout
    ----------------------------------------
    Total                      5.326ns (3.011ns logic, 2.315ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_1/CLK_OUT1'
  Total number of paths / destination ports: 296 / 240
-------------------------------------------------------------------------
Offset:              7.280ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       idea_1/x1_14 (FF)
  Destination Clock: clk_div_1/CLK_OUT1 rising

  Data Path: Reset to idea_1/x1_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            73   1.218   1.450  Reset_IBUF (Reset_IBUF)
     LUT3_D:I0->O          4   0.704   0.622  idea_1/key_100_not000111 (idea_1/N15)
     LUT3_D:I2->O          3   0.704   0.566  idea_1/key_104_not000111 (idea_1/N22)
     LUT3:I2->O            8   0.704   0.757  idea_1/key_104_not00011 (idea_1/key_104_not0001)
     FDE:CE                    0.555          idea_1/key_104
    ----------------------------------------
    Total                      7.280ns (3.885ns logic, 3.395ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'idea_1/uart1/rx/rxclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.992ns (Levels of Logic = 2)
  Source:            RxD (PAD)
  Destination:       idea_1/uart1/rx/rxstop (FF)
  Destination Clock: idea_1/uart1/rx/rxclk rising

  Data Path: RxD to idea_1/uart1/rx/rxstop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  RxD_IBUF (RxD_IBUF)
     LUT2:I0->O            1   0.704   0.000  idea_1/uart1/rx/rxstop_mux00011 (idea_1/uart1/rx/rxstop_mux0001)
     FDC:D                     0.308          idea_1/uart1/rx/rxstop
    ----------------------------------------
    Total                      2.992ns (2.230ns logic, 0.762ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'idea_1/uart1/tx/txclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            idea_1/uart1/tx/sout (FF)
  Destination:       TxD (PAD)
  Source Clock:      idea_1/uart1/tx/txclk rising

  Data Path: idea_1/uart1/tx/sout to TxD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.591   0.420  idea_1/uart1/tx/sout (idea_1/uart1/tx/sout)
     OBUF:I->O                 3.272          TxD_OBUF (TxD)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_1/CLK_OUT1'
  Total number of paths / destination ports: 265 / 265
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            idea_1/LEDs_3 (FF)
  Destination:       LEDs<3> (PAD)
  Source Clock:      clk_div_1/CLK_OUT1 rising

  Data Path: idea_1/LEDs_3 to LEDs<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.591   0.447  idea_1/LEDs_3 (idea_1/LEDs_3)
     OBUF:I->O                 3.272          LEDs_3_OBUF (LEDs<3>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.801ns (Levels of Logic = 1)
  Source:            clk_div_1/CLK_OUT (FF)
  Destination:       idea_1/idea1:CLOCK (PAD)
  Source Clock:      Clk rising

  Data Path: clk_div_1/CLK_OUT to idea_1/idea1:CLOCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  clk_div_1/CLK_OUT (clk_div_1/CLK_OUT1)
     BUFG:I->O           255   1.457   1.333  clk_div_1/CLK_OUT_BUFG (clk_div_1/CLK_OUT)
    idea_rcs2:CLOCK            0.000          idea_1/idea1
    ----------------------------------------
    Total                      3.801ns (2.048ns logic, 1.753ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            idea_1/idea1:Y_4<15> (PAD)
  Destination:       idea_1/mux4:D0<15> (PAD)

  Data Path: idea_1/idea1:Y_4<15> to idea_1/mux4:D0<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    idea_rcs2:Y_4<15>      0   0.000   0.000  idea_1/idea1 (idea_1/y4<15>)
    mux2x1:D0<15>              0.000          idea_1/mux4
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.04 secs
 
--> 


Total memory usage is 528176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    6 (   0 filtered)

