
---------- Begin Simulation Statistics ----------
final_tick                                42201053000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71216                       # Simulator instruction rate (inst/s)
host_mem_usage                                8519620                       # Number of bytes of host memory used
host_op_rate                                    81340                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.86                       # Real time elapsed on the host
host_tick_rate                             1144789579                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2624944                       # Number of instructions simulated
sim_ops                                       2998171                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042201                       # Number of seconds simulated
sim_ticks                                 42201053000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.306608                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  216014                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               229055                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2532                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            338578                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1569                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5236                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3667                       # Number of indirect misses.
system.cpu.branchPred.lookups                  437211                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33879                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          222                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2624944                       # Number of instructions committed
system.cpu.committedOps                       2998171                       # Number of ops (including micro ops) committed
system.cpu.cpi                              16.076935                       # CPI: cycles per instruction
system.cpu.discardedOps                         10674                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1503271                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            349434                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           263933                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35646950                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.062201                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         42201053                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2036620     67.93%     67.93% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14868      0.50%     68.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                25      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 5      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              125      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                5      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                 479983     16.01%     84.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite                466540     15.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2998171                       # Class of committed instruction
system.cpu.tickCycles                         6554103                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42201053000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1102342                       # Transaction distribution
system.membus.trans_dist::ReadResp            1102545                       # Transaction distribution
system.membus.trans_dist::WriteReq             459799                       # Transaction distribution
system.membus.trans_dist::WriteResp            459797                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               382                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              382                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq           204                       # Transaction distribution
system.membus.trans_dist::StoreCondReq            204                       # Transaction distribution
system.membus.trans_dist::StoreCondResp           204                       # Transaction distribution
system.membus.pkt_count_system.cpu.fetch1.icache_port::system.mem_ctrl.port      1256779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.execute.dcache_port::system.mem_ctrl.port      1869080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3125859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.fetch1.icache_port::system.mem_ctrl.port     40216896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.execute.dcache_port::system.mem_ctrl.port      4021377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44238273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1562931                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1562931    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1562931                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2022934000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1581052491                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy         3330569750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              7.9                       # Layer utilization (%)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  42201053000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst        40216896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2159722                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            42376618                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst     40216896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total       40216896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.cpu.data      1861655                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1861655                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst           628389                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           474538                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              1102927                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data          460003                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              460003                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          952983235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           51176969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1004160204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     952983235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         952983235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data          44113947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              44113947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         952983235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          95290916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1048274151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples    628390.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    442298.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.013772059250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           202                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           202                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2569855                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                3032                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      1102928                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      460003                       # Number of write requests accepted
system.mem_ctrl.readBursts                    1102928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    460003                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   35498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                 456745                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             316526                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              22433                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               9864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                861                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               4119                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1742                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               4358                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             220451                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               4369                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               7492                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              5776                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              3729                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             14043                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              5841                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14            202757                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            243069                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1215                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                208                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 56                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                142                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                138                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                212                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                130                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               128                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               128                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               129                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               258                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               302                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.62                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       27.15                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   15254923500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  5337150000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              35269236000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      14291.26                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33041.26                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    735627                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     2897                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  68.92                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.92                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                  22564                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                  10514                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                 353870                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                  87578                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                     12                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 628390                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                  1207                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                  4220                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                446174                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  8390                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                    12                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   610877                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   430822                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    25731                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     198                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     201                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     205                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     203                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     203                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     203                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     205                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     202                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     203                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     203                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     203                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     202                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     202                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     202                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     202                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     202                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       332132                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     206.302169                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    122.612250                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    265.105436                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        191385     57.62%     57.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        55636     16.75%     74.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        30918      9.31%     83.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        14224      4.28%     87.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        10052      3.03%     90.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         2802      0.84%     91.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         3288      0.99%     92.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         3348      1.01%     93.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        20479      6.17%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        332132                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     5283.084158                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    4231.944935                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    2452.207333                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511             10      4.95%      4.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023           14      6.93%     11.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1535            3      1.49%     13.37% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-2047            4      1.98%     15.35% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2559            5      2.48%     17.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2560-3071            3      1.49%     19.31% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3583            1      0.50%     19.80% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4607           24     11.88%     31.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4608-5119           15      7.43%     39.11% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5120-5631           14      6.93%     46.04% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5632-6143           43     21.29%     67.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6144-6655           18      8.91%     76.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6656-7167            9      4.46%     80.69% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7168-7679            7      3.47%     84.16% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-8191            3      1.49%     85.64% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-8703            9      4.46%     90.10% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8704-9215           12      5.94%     96.04% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::9216-9727            8      3.96%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            202                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.009901                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.009332                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.140720                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               201     99.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            202                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                68315520                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  2271872                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   206976                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 42376682                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1861655                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1618.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          4.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1004.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      44.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         12.69                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     12.65                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.04                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    42201050000                       # Total gap between requests
system.mem_ctrl.avgGap                       27001.22                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst     40216960                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2024981                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.cpu.data        13670                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 952984751.352057456970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 47984134.424323484302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 323925.566501859517                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst       628390                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       474538                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data       460003                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst  19135941000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  16133295000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 1096889362000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30452.33                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33997.90                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data   2384526.54                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     68.98                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1339942380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             712184880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           3477722640                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             7584660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3330734160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       18642010740                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy         506669280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         28016848740                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         663.889802                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   1002297000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1408940000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  39789816000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            1031537220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             548256060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           4143727560                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             9296820                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3330734160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       18796366740                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy         376685280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         28236603840                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         669.097139                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE    628598250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1408940000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  40163514750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     42201053000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  42201053000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  42201053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  42201053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  42201053000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
