#ifdef GPIO_BRD_V2
#define K4_CTL 13
#define K3_CTL 12
#define K2_CTL 14
#define K1_CTL 27

#define SIM_RX 23
#define SIM_TX 19

#define SCL1 22
#define SDA1 21

#define DHT1 17
#define DHT2 5
#define DHT3 18

#define MS18B 2

// Bank One
#define ADC_BATT 0
#define ADC1 7
#define ADC4_CT1 2

// Bank Two
#define ADC5_CT2 4
#define ADC6_CT3 5
#define ADC2 6
#define ADC3 1

#endif

#ifdef PROD_BRD_V1

#define ADC_BATT 0
#define ADC1 5
#define ADC2 4
#define ADC3 6
#define ADC4_CT1 0
#define ADC5_CT2 1
#define ADC6_CT3 2


#endif