
InductionMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093d4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b2c  08009578  08009578  00019578  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0a4  0800a0a4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0a4  0800a0a4  0001a0a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0ac  0800a0ac  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0ac  0800a0ac  0001a0ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a0b0  0800a0b0  0001a0b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a0b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000854  200001e0  0800a294  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a34  0800a294  00020a34  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011701  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000271b  00000000  00000000  0003194e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001128  00000000  00000000  00034070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d86  00000000  00000000  00035198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017f52  00000000  00000000  00035f1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014b36  00000000  00000000  0004de70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092e97  00000000  00000000  000629a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005a14  00000000  00000000  000f5840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000fb254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800955c 	.word	0x0800955c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800955c 	.word	0x0800955c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811b 	bcs.w	8000e76 <__udivmoddi4+0x28e>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8118 	bls.w	8000e76 <__udivmoddi4+0x28e>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8106 	bcs.w	8000e7a <__udivmoddi4+0x292>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8103 	bls.w	8000e7a <__udivmoddi4+0x292>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ec 	beq.w	8000e70 <__udivmoddi4+0x288>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f7 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 808f 	bne.w	8000df6 <__udivmoddi4+0x20e>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80ca 	bhi.w	8000e9e <__udivmoddi4+0x2b6>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80ba 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	4323      	orrs	r3, r4
 8000d5a:	fa00 f901 	lsl.w	r9, r0, r1
 8000d5e:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fbb5 f8f0 	udiv	r8, r5, r0
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	fb00 5518 	mls	r5, r0, r8, r5
 8000d70:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d74:	fb08 f50e 	mul.w	r5, r8, lr
 8000d78:	42a5      	cmp	r5, r4
 8000d7a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8087 	bcs.w	8000e9a <__udivmoddi4+0x2b2>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8084 	bls.w	8000e9a <__udivmoddi4+0x2b2>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f0 	udiv	r3, r4, r0
 8000da0:	fb00 4413 	mls	r4, r0, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db8:	d26b      	bcs.n	8000e92 <__udivmoddi4+0x2aa>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d969      	bls.n	8000e92 <__udivmoddi4+0x2aa>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000dc6:	fba0 8302 	umull	r8, r3, r0, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	429c      	cmp	r4, r3
 8000dd0:	46c6      	mov	lr, r8
 8000dd2:	461d      	mov	r5, r3
 8000dd4:	d355      	bcc.n	8000e82 <__udivmoddi4+0x29a>
 8000dd6:	d052      	beq.n	8000e7e <__udivmoddi4+0x296>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb9 030e 	subs.w	r3, r9, lr
 8000dde:	eb64 0405 	sbc.w	r4, r4, r5
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40cb      	lsrs	r3, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	431f      	orrs	r7, r3
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	2100      	movs	r1, #0
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	f1c3 0120 	rsb	r1, r3, #32
 8000dfa:	fa02 fc03 	lsl.w	ip, r2, r3
 8000dfe:	fa20 f201 	lsr.w	r2, r0, r1
 8000e02:	fa25 f101 	lsr.w	r1, r5, r1
 8000e06:	409d      	lsls	r5, r3
 8000e08:	432a      	orrs	r2, r5
 8000e0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0e:	fa1f fe8c 	uxth.w	lr, ip
 8000e12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e16:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1a:	0c11      	lsrs	r1, r2, #16
 8000e1c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e20:	fb00 f50e 	mul.w	r5, r0, lr
 8000e24:	428d      	cmp	r5, r1
 8000e26:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2a:	d908      	bls.n	8000e3e <__udivmoddi4+0x256>
 8000e2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e30:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e34:	d22f      	bcs.n	8000e96 <__udivmoddi4+0x2ae>
 8000e36:	428d      	cmp	r5, r1
 8000e38:	d92d      	bls.n	8000e96 <__udivmoddi4+0x2ae>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	4461      	add	r1, ip
 8000e3e:	1b49      	subs	r1, r1, r5
 8000e40:	b292      	uxth	r2, r2
 8000e42:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e46:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e4e:	fb05 f10e 	mul.w	r1, r5, lr
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x280>
 8000e56:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5e:	d216      	bcs.n	8000e8e <__udivmoddi4+0x2a6>
 8000e60:	4291      	cmp	r1, r2
 8000e62:	d914      	bls.n	8000e8e <__udivmoddi4+0x2a6>
 8000e64:	3d02      	subs	r5, #2
 8000e66:	4462      	add	r2, ip
 8000e68:	1a52      	subs	r2, r2, r1
 8000e6a:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e6e:	e739      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e70:	4631      	mov	r1, r6
 8000e72:	4630      	mov	r0, r6
 8000e74:	e709      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e76:	4639      	mov	r1, r7
 8000e78:	e6e7      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7a:	4610      	mov	r0, r2
 8000e7c:	e6fc      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e7e:	45c1      	cmp	r9, r8
 8000e80:	d2aa      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e82:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e86:	eb63 050c 	sbc.w	r5, r3, ip
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a4      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e8e:	4645      	mov	r5, r8
 8000e90:	e7ea      	b.n	8000e68 <__udivmoddi4+0x280>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e795      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e96:	4640      	mov	r0, r8
 8000e98:	e7d1      	b.n	8000e3e <__udivmoddi4+0x256>
 8000e9a:	46d0      	mov	r8, sl
 8000e9c:	e77c      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000e9e:	3d02      	subs	r5, #2
 8000ea0:	4462      	add	r2, ip
 8000ea2:	e733      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea4:	4608      	mov	r0, r1
 8000ea6:	e70b      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000ea8:	4464      	add	r4, ip
 8000eaa:	3802      	subs	r0, #2
 8000eac:	e743      	b.n	8000d36 <__udivmoddi4+0x14e>
 8000eae:	bf00      	nop

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <ParseSBUS>:
#include "Sbus.h"

void ParseSBUS(tsbus* sbus){
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	sbus->ch[0]  = ( (sbus->ReceivedData[1]		| sbus->ReceivedData[2]<<8) 								& 0x07FF );
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	785b      	ldrb	r3, [r3, #1]
 8000ec0:	b21a      	sxth	r2, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	789b      	ldrb	r3, [r3, #2]
 8000ec6:	021b      	lsls	r3, r3, #8
 8000ec8:	b21b      	sxth	r3, r3
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	b21b      	sxth	r3, r3
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ed4:	b29a      	uxth	r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	835a      	strh	r2, [r3, #26]
	sbus->ch[1]  = ( (sbus->ReceivedData[2]>>3	| sbus->ReceivedData[3]<<5) 								& 0x07FF );
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	789b      	ldrb	r3, [r3, #2]
 8000ede:	08db      	lsrs	r3, r3, #3
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	b21a      	sxth	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	78db      	ldrb	r3, [r3, #3]
 8000ee8:	015b      	lsls	r3, r3, #5
 8000eea:	b21b      	sxth	r3, r3
 8000eec:	4313      	orrs	r3, r2
 8000eee:	b21b      	sxth	r3, r3
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	839a      	strh	r2, [r3, #28]
	sbus->ch[2]  = ( (sbus->ReceivedData[3]>>6	| sbus->ReceivedData[4]<<2 	| sbus->ReceivedData[5]<<10 ) 	& 0x07FF );
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	78db      	ldrb	r3, [r3, #3]
 8000f00:	099b      	lsrs	r3, r3, #6
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	b21a      	sxth	r2, r3
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	791b      	ldrb	r3, [r3, #4]
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	b21a      	sxth	r2, r3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	795b      	ldrb	r3, [r3, #5]
 8000f16:	029b      	lsls	r3, r3, #10
 8000f18:	b21b      	sxth	r3, r3
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	b21b      	sxth	r3, r3
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	83da      	strh	r2, [r3, #30]
	sbus->ch[3]  = ( (sbus->ReceivedData[5]>>1	| sbus->ReceivedData[6]<<7) 								& 0x07FF );
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	795b      	ldrb	r3, [r3, #5]
 8000f2e:	085b      	lsrs	r3, r3, #1
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	b21a      	sxth	r2, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	799b      	ldrb	r3, [r3, #6]
 8000f38:	01db      	lsls	r3, r3, #7
 8000f3a:	b21b      	sxth	r3, r3
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	b21b      	sxth	r3, r3
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	841a      	strh	r2, [r3, #32]
	sbus->ch[4]  = ( (sbus->ReceivedData[6]>>4	| sbus->ReceivedData[7]<<4) 								& 0x07FF );
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	799b      	ldrb	r3, [r3, #6]
 8000f50:	091b      	lsrs	r3, r3, #4
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	b21a      	sxth	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	79db      	ldrb	r3, [r3, #7]
 8000f5a:	011b      	lsls	r3, r3, #4
 8000f5c:	b21b      	sxth	r3, r3
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	845a      	strh	r2, [r3, #34]	; 0x22
	sbus->ch[5]  = ( (sbus->ReceivedData[7]>>7	| sbus->ReceivedData[8]<<1	| sbus->ReceivedData[9]<<9 ) 	& 0x07FF );
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	79db      	ldrb	r3, [r3, #7]
 8000f72:	09db      	lsrs	r3, r3, #7
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	7a1b      	ldrb	r3, [r3, #8]
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b21a      	sxth	r2, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	7a5b      	ldrb	r3, [r3, #9]
 8000f88:	025b      	lsls	r3, r3, #9
 8000f8a:	b21b      	sxth	r3, r3
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	b21b      	sxth	r3, r3
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	849a      	strh	r2, [r3, #36]	; 0x24
	sbus->ch[6]  = ( (sbus->ReceivedData[9]>>2 	| sbus->ReceivedData[10]<<6) 								& 0x07FF );
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	7a5b      	ldrb	r3, [r3, #9]
 8000fa0:	089b      	lsrs	r3, r3, #2
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	b21a      	sxth	r2, r3
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	7a9b      	ldrb	r3, [r3, #10]
 8000faa:	019b      	lsls	r3, r3, #6
 8000fac:	b21b      	sxth	r3, r3
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	84da      	strh	r2, [r3, #38]	; 0x26
	sbus->ch[7]  = ( (sbus->ReceivedData[10]>>5 | sbus->ReceivedData[11]<<3) 								& 0x07FF );
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	7a9b      	ldrb	r3, [r3, #10]
 8000fc2:	095b      	lsrs	r3, r3, #5
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	b21a      	sxth	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	7adb      	ldrb	r3, [r3, #11]
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	851a      	strh	r2, [r3, #40]	; 0x28
	sbus->ch[8]  = ( (sbus->ReceivedData[12]	| sbus->ReceivedData[13]<<8) 								& 0x07FF );
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7b1b      	ldrb	r3, [r3, #12]
 8000fe4:	b21a      	sxth	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	7b5b      	ldrb	r3, [r3, #13]
 8000fea:	021b      	lsls	r3, r3, #8
 8000fec:	b21b      	sxth	r3, r3
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	b21b      	sxth	r3, r3
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	855a      	strh	r2, [r3, #42]	; 0x2a
	sbus->ch[9]  = ( (sbus->ReceivedData[13]>>3 | sbus->ReceivedData[14]<<5) 								& 0x07FF );
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	7b5b      	ldrb	r3, [r3, #13]
 8001002:	08db      	lsrs	r3, r3, #3
 8001004:	b2db      	uxtb	r3, r3
 8001006:	b21a      	sxth	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	7b9b      	ldrb	r3, [r3, #14]
 800100c:	015b      	lsls	r3, r3, #5
 800100e:	b21b      	sxth	r3, r3
 8001010:	4313      	orrs	r3, r2
 8001012:	b21b      	sxth	r3, r3
 8001014:	b29b      	uxth	r3, r3
 8001016:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800101a:	b29a      	uxth	r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	859a      	strh	r2, [r3, #44]	; 0x2c
	sbus->ch[10] = ( (sbus->ReceivedData[14]>>6 | sbus->ReceivedData[15]<<2 | sbus->ReceivedData[16]<<10) 	& 0x07FF );
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7b9b      	ldrb	r3, [r3, #14]
 8001024:	099b      	lsrs	r3, r3, #6
 8001026:	b2db      	uxtb	r3, r3
 8001028:	b21a      	sxth	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	7bdb      	ldrb	r3, [r3, #15]
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	b21b      	sxth	r3, r3
 8001032:	4313      	orrs	r3, r2
 8001034:	b21a      	sxth	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	7c1b      	ldrb	r3, [r3, #16]
 800103a:	029b      	lsls	r3, r3, #10
 800103c:	b21b      	sxth	r3, r3
 800103e:	4313      	orrs	r3, r2
 8001040:	b21b      	sxth	r3, r3
 8001042:	b29b      	uxth	r3, r3
 8001044:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001048:	b29a      	uxth	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	85da      	strh	r2, [r3, #46]	; 0x2e
	sbus->ch[11] = ( (sbus->ReceivedData[16]>>1 | sbus->ReceivedData[17]<<7)								& 0x07FF );
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	7c1b      	ldrb	r3, [r3, #16]
 8001052:	085b      	lsrs	r3, r3, #1
 8001054:	b2db      	uxtb	r3, r3
 8001056:	b21a      	sxth	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	7c5b      	ldrb	r3, [r3, #17]
 800105c:	01db      	lsls	r3, r3, #7
 800105e:	b21b      	sxth	r3, r3
 8001060:	4313      	orrs	r3, r2
 8001062:	b21b      	sxth	r3, r3
 8001064:	b29b      	uxth	r3, r3
 8001066:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800106a:	b29a      	uxth	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	861a      	strh	r2, [r3, #48]	; 0x30
	sbus->ch[12] = ( (sbus->ReceivedData[17]>>4 | sbus->ReceivedData[18]<<4)								& 0x07FF );
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	7c5b      	ldrb	r3, [r3, #17]
 8001074:	091b      	lsrs	r3, r3, #4
 8001076:	b2db      	uxtb	r3, r3
 8001078:	b21a      	sxth	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	7c9b      	ldrb	r3, [r3, #18]
 800107e:	011b      	lsls	r3, r3, #4
 8001080:	b21b      	sxth	r3, r3
 8001082:	4313      	orrs	r3, r2
 8001084:	b21b      	sxth	r3, r3
 8001086:	b29b      	uxth	r3, r3
 8001088:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800108c:	b29a      	uxth	r2, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	865a      	strh	r2, [r3, #50]	; 0x32
	sbus->ch[13] = ( (sbus->ReceivedData[18]>>7 | sbus->ReceivedData[19]<<1 | sbus->ReceivedData[20]<<9) 	& 0x07FF );
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	7c9b      	ldrb	r3, [r3, #18]
 8001096:	09db      	lsrs	r3, r3, #7
 8001098:	b2db      	uxtb	r3, r3
 800109a:	b21a      	sxth	r2, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	7cdb      	ldrb	r3, [r3, #19]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	7d1b      	ldrb	r3, [r3, #20]
 80010ac:	025b      	lsls	r3, r3, #9
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	4313      	orrs	r3, r2
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	869a      	strh	r2, [r3, #52]	; 0x34
	sbus->ch[14] = ( (sbus->ReceivedData[20]>>2 | sbus->ReceivedData[21]<<6) 								& 0x07FF );
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	7d1b      	ldrb	r3, [r3, #20]
 80010c4:	089b      	lsrs	r3, r3, #2
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	7d5b      	ldrb	r3, [r3, #21]
 80010ce:	019b      	lsls	r3, r3, #6
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	4313      	orrs	r3, r2
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010dc:	b29a      	uxth	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	86da      	strh	r2, [r3, #54]	; 0x36
	sbus->ch[15] = ( (sbus->ReceivedData[21]>>5 | sbus->ReceivedData[22]<<3) 								& 0x07FF );
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	7d5b      	ldrb	r3, [r3, #21]
 80010e6:	095b      	lsrs	r3, r3, #5
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	7d9b      	ldrb	r3, [r3, #22]
 80010f0:	00db      	lsls	r3, r3, #3
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b21b      	sxth	r3, r3
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010fe:	b29a      	uxth	r2, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	871a      	strh	r2, [r3, #56]	; 0x38
	sbus->ch[16] = (  sbus->ReceivedData[23] 	& 0x0001 ) ? 2047: 0;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	7ddb      	ldrb	r3, [r3, #23]
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	2b00      	cmp	r3, #0
 800110e:	d002      	beq.n	8001116 <ParseSBUS+0x262>
 8001110:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001114:	e000      	b.n	8001118 <ParseSBUS+0x264>
 8001116:	2200      	movs	r2, #0
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	875a      	strh	r2, [r3, #58]	; 0x3a
	sbus->ch[17] = (  sbus->ReceivedData[23]>>1 & 0x0001 ) ? 2047: 0;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	7ddb      	ldrb	r3, [r3, #23]
 8001120:	085b      	lsrs	r3, r3, #1
 8001122:	b2db      	uxtb	r3, r3
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	2b00      	cmp	r3, #0
 800112a:	d002      	beq.n	8001132 <ParseSBUS+0x27e>
 800112c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001130:	e000      	b.n	8001134 <ParseSBUS+0x280>
 8001132:	2200      	movs	r2, #0
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr
	...

08001144 <HAL_TIM_IC_CaptureCallback>:
static void MX_TIM2_Init(void);
static void MX_TIM3_Init(void);
static void MX_I2C1_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
	if (htim == &htim3){
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4a07      	ldr	r2, [pc, #28]	; (800116c <HAL_TIM_IC_CaptureCallback+0x28>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d105      	bne.n	8001160 <HAL_TIM_IC_CaptureCallback+0x1c>
		EncoderValue = __HAL_TIM_GET_COUNTER(htim);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800115a:	461a      	mov	r2, r3
 800115c:	4b04      	ldr	r3, [pc, #16]	; (8001170 <HAL_TIM_IC_CaptureCallback+0x2c>)
 800115e:	601a      	str	r2, [r3, #0]
	}
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	bc80      	pop	{r7}
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	20000340 	.word	0x20000340
 8001170:	200004c4 	.word	0x200004c4

08001174 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	if (huart == &huart1){
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a05      	ldr	r2, [pc, #20]	; (8001194 <HAL_UART_RxCpltCallback+0x20>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d102      	bne.n	800118a <HAL_UART_RxCpltCallback+0x16>
		ParseSBUS(&receivedSBUS);
 8001184:	4804      	ldr	r0, [pc, #16]	; (8001198 <HAL_UART_RxCpltCallback+0x24>)
 8001186:	f7ff fe95 	bl	8000eb4 <ParseSBUS>
	}
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000388 	.word	0x20000388
 8001198:	20000478 	.word	0x20000478

0800119c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b094      	sub	sp, #80	; 0x50
 80011a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011a2:	f001 fc65 	bl	8002a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a6:	f000 f9c9 	bl	800153c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011aa:	f000 fc81 	bl	8001ab0 <MX_GPIO_Init>
  MX_DMA_Init();
 80011ae:	f000 fc49 	bl	8001a44 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80011b2:	f000 fc1d 	bl	80019f0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80011b6:	f000 fa57 	bl	8001668 <MX_TIM1_Init>
  MX_TIM2_Init();
 80011ba:	f000 fb0d 	bl	80017d8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80011be:	f000 fb97 	bl	80018f0 <MX_TIM3_Init>
  MX_I2C1_Init();
 80011c2:	f000 fa23 	bl	800160c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80011c6:	f000 fbe7 	bl	8001998 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011ca:	2100      	movs	r1, #0
 80011cc:	4881      	ldr	r0, [pc, #516]	; (80013d4 <main+0x238>)
 80011ce:	f003 fe03 	bl	8004dd8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80011d2:	2104      	movs	r1, #4
 80011d4:	487f      	ldr	r0, [pc, #508]	; (80013d4 <main+0x238>)
 80011d6:	f003 fdff 	bl	8004dd8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80011da:	2108      	movs	r1, #8
 80011dc:	487d      	ldr	r0, [pc, #500]	; (80013d4 <main+0x238>)
 80011de:	f003 fdfb 	bl	8004dd8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80011e2:	2100      	movs	r1, #0
 80011e4:	487c      	ldr	r0, [pc, #496]	; (80013d8 <main+0x23c>)
 80011e6:	f003 fdf7 	bl	8004dd8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80011ea:	2104      	movs	r1, #4
 80011ec:	487a      	ldr	r0, [pc, #488]	; (80013d8 <main+0x23c>)
 80011ee:	f003 fdf3 	bl	8004dd8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80011f2:	2108      	movs	r1, #8
 80011f4:	4878      	ldr	r0, [pc, #480]	; (80013d8 <main+0x23c>)
 80011f6:	f003 fdef 	bl	8004dd8 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start_IT(&htim3,TIM_CHANNEL_ALL);
 80011fa:	213c      	movs	r1, #60	; 0x3c
 80011fc:	4877      	ldr	r0, [pc, #476]	; (80013dc <main+0x240>)
 80011fe:	f003 ff41 	bl	8005084 <HAL_TIM_Encoder_Start_IT>
  SSD1306_Init();
 8001202:	f000 fcc9 	bl	8001b98 <SSD1306_Init>
  HAL_UART_Receive_DMA(&huart1, &receivedSBUS.ReceivedData[0], SBUS_LEN);
 8001206:	2219      	movs	r2, #25
 8001208:	4975      	ldr	r1, [pc, #468]	; (80013e0 <main+0x244>)
 800120a:	4876      	ldr	r0, [pc, #472]	; (80013e4 <main+0x248>)
 800120c:	f004 fe71 	bl	8005ef2 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t 	pwm[7];
  uint32_t 	Voltage=1000;
 8001210:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001214:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t 	Frequency=1;
 8001216:	2301      	movs	r3, #1
 8001218:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t 	RequestedFrequency=120;
 800121a:	2378      	movs	r3, #120	; 0x78
 800121c:	63fb      	str	r3, [r7, #60]	; 0x3c
  State=1;
 800121e:	4b72      	ldr	r3, [pc, #456]	; (80013e8 <main+0x24c>)
 8001220:	2201      	movs	r2, #1
 8001222:	601a      	str	r2, [r3, #0]

  SSD1306_Clear();
 8001224:	f000 ffd6 	bl	80021d4 <SSD1306_Clear>
  HAL_Delay(100);
 8001228:	2064      	movs	r0, #100	; 0x64
 800122a:	f001 fc8f 	bl	8002b4c <HAL_Delay>
  SSD1306_GotoXY (12,2);
 800122e:	2102      	movs	r1, #2
 8001230:	200c      	movs	r0, #12
 8001232:	f000 fe19 	bl	8001e68 <SSD1306_GotoXY>
  SSD1306_Puts ("Induction Motor", &Font_7x10, 1);
 8001236:	2201      	movs	r2, #1
 8001238:	496c      	ldr	r1, [pc, #432]	; (80013ec <main+0x250>)
 800123a:	486d      	ldr	r0, [pc, #436]	; (80013f0 <main+0x254>)
 800123c:	f000 feaa 	bl	8001f94 <SSD1306_Puts>
  SSD1306_GotoXY (30, 12);
 8001240:	210c      	movs	r1, #12
 8001242:	201e      	movs	r0, #30
 8001244:	f000 fe10 	bl	8001e68 <SSD1306_GotoXY>
  SSD1306_Puts ("Drive V1.0 ", &Font_7x10, 1);
 8001248:	2201      	movs	r2, #1
 800124a:	4968      	ldr	r1, [pc, #416]	; (80013ec <main+0x250>)
 800124c:	4869      	ldr	r0, [pc, #420]	; (80013f4 <main+0x258>)
 800124e:	f000 fea1 	bl	8001f94 <SSD1306_Puts>
  SSD1306_DrawLine(0, 22, 128, 22, 1);
 8001252:	2301      	movs	r3, #1
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	2316      	movs	r3, #22
 8001258:	2280      	movs	r2, #128	; 0x80
 800125a:	2116      	movs	r1, #22
 800125c:	2000      	movs	r0, #0
 800125e:	f000 febe 	bl	8001fde <SSD1306_DrawLine>
  SSD1306_UpdateScreen();
 8001262:	f000 fd5d 	bl	8001d20 <SSD1306_UpdateScreen>
  HAL_Delay(100);
 8001266:	2064      	movs	r0, #100	; 0x64
 8001268:	f001 fc70 	bl	8002b4c <HAL_Delay>
  {
	  //Calculate RPM
	  //read every 10ms so *100*60 to be per minute
	  //1024*4 pulse / revolution on encoder
	  //Pully ratio 20:50
	  if ((HAL_GetTick()-EncoderMeasureTime)>=10 ){
 800126c:	f001 fc64 	bl	8002b38 <HAL_GetTick>
 8001270:	4603      	mov	r3, r0
 8001272:	4a61      	ldr	r2, [pc, #388]	; (80013f8 <main+0x25c>)
 8001274:	6812      	ldr	r2, [r2, #0]
 8001276:	1a9b      	subs	r3, r3, r2
 8001278:	2b09      	cmp	r3, #9
 800127a:	d91f      	bls.n	80012bc <main+0x120>
	  		  ActualSpeed=(EncoderValue-PreviousEncoderValue)*((60*100)*20)/(1024*4*50);
 800127c:	4b5f      	ldr	r3, [pc, #380]	; (80013fc <main+0x260>)
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4b5f      	ldr	r3, [pc, #380]	; (8001400 <main+0x264>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	4a5f      	ldr	r2, [pc, #380]	; (8001404 <main+0x268>)
 8001288:	fb02 f303 	mul.w	r3, r2, r3
 800128c:	4a5e      	ldr	r2, [pc, #376]	; (8001408 <main+0x26c>)
 800128e:	fb82 1203 	smull	r1, r2, r2, r3
 8001292:	1412      	asrs	r2, r2, #16
 8001294:	17db      	asrs	r3, r3, #31
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f94b 	bl	8000534 <__aeabi_i2d>
 800129e:	4602      	mov	r2, r0
 80012a0:	460b      	mov	r3, r1
 80012a2:	495a      	ldr	r1, [pc, #360]	; (800140c <main+0x270>)
 80012a4:	e9c1 2300 	strd	r2, r3, [r1]
	  		  PreviousEncoderValue=EncoderValue;
 80012a8:	4b54      	ldr	r3, [pc, #336]	; (80013fc <main+0x260>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a54      	ldr	r2, [pc, #336]	; (8001400 <main+0x264>)
 80012ae:	6013      	str	r3, [r2, #0]
	  		  EncoderMeasureTime= HAL_GetTick();
 80012b0:	f001 fc42 	bl	8002b38 <HAL_GetTick>
 80012b4:	4603      	mov	r3, r0
 80012b6:	461a      	mov	r2, r3
 80012b8:	4b4f      	ldr	r3, [pc, #316]	; (80013f8 <main+0x25c>)
 80012ba:	601a      	str	r2, [r3, #0]
	  }
	  //Ramp Frequency
	  if ((RequestedFrequency > Frequency) && ((HAL_GetTick()-FrequencyChangeTime)>=100 )){
 80012bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80012be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d90f      	bls.n	80012e4 <main+0x148>
 80012c4:	f001 fc38 	bl	8002b38 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	4b51      	ldr	r3, [pc, #324]	; (8001410 <main+0x274>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b63      	cmp	r3, #99	; 0x63
 80012d2:	d907      	bls.n	80012e4 <main+0x148>
		  Frequency++;
 80012d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012d6:	3301      	adds	r3, #1
 80012d8:	647b      	str	r3, [r7, #68]	; 0x44
		  FrequencyChangeTime= HAL_GetTick();
 80012da:	f001 fc2d 	bl	8002b38 <HAL_GetTick>
 80012de:	4603      	mov	r3, r0
 80012e0:	4a4b      	ldr	r2, [pc, #300]	; (8001410 <main+0x274>)
 80012e2:	6013      	str	r3, [r2, #0]
	  }
	  //Change State
	  if (Frequency != 0){
 80012e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d01e      	beq.n	8001328 <main+0x18c>
		  if ((HAL_GetTick() - StepChangeTime ) >= (1000/Frequency)){
 80012ea:	f001 fc25 	bl	8002b38 <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	4b48      	ldr	r3, [pc, #288]	; (8001414 <main+0x278>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	1ad2      	subs	r2, r2, r3
 80012f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001300:	429a      	cmp	r2, r3
 8001302:	d311      	bcc.n	8001328 <main+0x18c>
			  if(State<6){ State++; }
 8001304:	4b38      	ldr	r3, [pc, #224]	; (80013e8 <main+0x24c>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b05      	cmp	r3, #5
 800130a:	dc05      	bgt.n	8001318 <main+0x17c>
 800130c:	4b36      	ldr	r3, [pc, #216]	; (80013e8 <main+0x24c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	3301      	adds	r3, #1
 8001312:	4a35      	ldr	r2, [pc, #212]	; (80013e8 <main+0x24c>)
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	e002      	b.n	800131e <main+0x182>
			  else { State=1; }
 8001318:	4b33      	ldr	r3, [pc, #204]	; (80013e8 <main+0x24c>)
 800131a:	2201      	movs	r2, #1
 800131c:	601a      	str	r2, [r3, #0]
			  StepChangeTime= HAL_GetTick();
 800131e:	f001 fc0b 	bl	8002b38 <HAL_GetTick>
 8001322:	4603      	mov	r3, r0
 8001324:	4a3b      	ldr	r2, [pc, #236]	; (8001414 <main+0x278>)
 8001326:	6013      	str	r3, [r2, #0]
		  }
	  }

	  switch (State){
 8001328:	4b2f      	ldr	r3, [pc, #188]	; (80013e8 <main+0x24c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	3b01      	subs	r3, #1
 800132e:	2b05      	cmp	r3, #5
 8001330:	d87f      	bhi.n	8001432 <main+0x296>
 8001332:	a201      	add	r2, pc, #4	; (adr r2, 8001338 <main+0x19c>)
 8001334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001338:	08001351 	.word	0x08001351
 800133c:	0800136b 	.word	0x0800136b
 8001340:	08001385 	.word	0x08001385
 8001344:	0800139f 	.word	0x0800139f
 8001348:	080013b9 	.word	0x080013b9
 800134c:	08001419 	.word	0x08001419
	  case 1:
		  pwm[1]=pwm[4]=Voltage;
 8001350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001352:	633b      	str	r3, [r7, #48]	; 0x30
 8001354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
		  pwm[2]=pwm[3]=pwm[5]=pwm[6]=0;
 8001358:	2300      	movs	r3, #0
 800135a:	63bb      	str	r3, [r7, #56]	; 0x38
 800135c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800135e:	637b      	str	r3, [r7, #52]	; 0x34
 8001360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001362:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001366:	62bb      	str	r3, [r7, #40]	; 0x28
		  break;
 8001368:	e063      	b.n	8001432 <main+0x296>
	  case 2:
		  pwm[1]=pwm[6]=Voltage;
 800136a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800136c:	63bb      	str	r3, [r7, #56]	; 0x38
 800136e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001370:	627b      	str	r3, [r7, #36]	; 0x24
		  pwm[2]=pwm[3]=pwm[4]=pwm[5]=0;
 8001372:	2300      	movs	r3, #0
 8001374:	637b      	str	r3, [r7, #52]	; 0x34
 8001376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001378:	633b      	str	r3, [r7, #48]	; 0x30
 800137a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800137c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800137e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001380:	62bb      	str	r3, [r7, #40]	; 0x28
		  break;
 8001382:	e056      	b.n	8001432 <main+0x296>
	  case 3:
		  pwm[3]=pwm[6]=Voltage;
 8001384:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001386:	63bb      	str	r3, [r7, #56]	; 0x38
 8001388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800138a:	62fb      	str	r3, [r7, #44]	; 0x2c
		  pwm[1]=pwm[2]=pwm[4]=pwm[5]=0;
 800138c:	2300      	movs	r3, #0
 800138e:	637b      	str	r3, [r7, #52]	; 0x34
 8001390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001392:	633b      	str	r3, [r7, #48]	; 0x30
 8001394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001396:	62bb      	str	r3, [r7, #40]	; 0x28
 8001398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800139a:	627b      	str	r3, [r7, #36]	; 0x24
		  break;
 800139c:	e049      	b.n	8001432 <main+0x296>
	  case 4:
		  pwm[2]=pwm[3]=Voltage;
 800139e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013a4:	62bb      	str	r3, [r7, #40]	; 0x28
		  pwm[1]=pwm[4]=pwm[5]=pwm[6]=0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80013aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013ac:	637b      	str	r3, [r7, #52]	; 0x34
 80013ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013b0:	633b      	str	r3, [r7, #48]	; 0x30
 80013b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
		  break;
 80013b6:	e03c      	b.n	8001432 <main+0x296>
	  case 5:
		  pwm[2]=pwm[5]=Voltage;
 80013b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013ba:	637b      	str	r3, [r7, #52]	; 0x34
 80013bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013be:	62bb      	str	r3, [r7, #40]	; 0x28
		  pwm[1]=pwm[3]=pwm[4]=pwm[6]=0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80013c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013c6:	633b      	str	r3, [r7, #48]	; 0x30
 80013c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013ce:	627b      	str	r3, [r7, #36]	; 0x24
		  break;
 80013d0:	e02f      	b.n	8001432 <main+0x296>
 80013d2:	bf00      	nop
 80013d4:	200002b0 	.word	0x200002b0
 80013d8:	200002f8 	.word	0x200002f8
 80013dc:	20000340 	.word	0x20000340
 80013e0:	20000478 	.word	0x20000478
 80013e4:	20000388 	.word	0x20000388
 80013e8:	20000008 	.word	0x20000008
 80013ec:	20000000 	.word	0x20000000
 80013f0:	08009578 	.word	0x08009578
 80013f4:	08009588 	.word	0x08009588
 80013f8:	200004c8 	.word	0x200004c8
 80013fc:	200004c4 	.word	0x200004c4
 8001400:	200004cc 	.word	0x200004cc
 8001404:	0001d4c0 	.word	0x0001d4c0
 8001408:	51eb851f 	.word	0x51eb851f
 800140c:	200004d0 	.word	0x200004d0
 8001410:	200004bc 	.word	0x200004bc
 8001414:	200004b8 	.word	0x200004b8
	  case 6:
		  pwm[4]=pwm[5]=Voltage;
 8001418:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800141a:	637b      	str	r3, [r7, #52]	; 0x34
 800141c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800141e:	633b      	str	r3, [r7, #48]	; 0x30
		  pwm[1]=pwm[2]=pwm[3]=pwm[6]=0;
 8001420:	2300      	movs	r3, #0
 8001422:	63bb      	str	r3, [r7, #56]	; 0x38
 8001424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001426:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800142a:	62bb      	str	r3, [r7, #40]	; 0x28
 800142c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800142e:	627b      	str	r3, [r7, #36]	; 0x24
		  break;
 8001430:	bf00      	nop
	  }
	  pwm[1]=pwm[2]=pwm[3]=pwm[4]=pwm[5]=pwm[6]=500;
 8001432:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001436:	63bb      	str	r3, [r7, #56]	; 0x38
 8001438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800143a:	637b      	str	r3, [r7, #52]	; 0x34
 800143c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800143e:	633b      	str	r3, [r7, #48]	; 0x30
 8001440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001446:	62bb      	str	r3, [r7, #40]	; 0x28
 8001448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800144a:	627b      	str	r3, [r7, #36]	; 0x24
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm[1]);
 800144c:	4b34      	ldr	r3, [pc, #208]	; (8001520 <main+0x384>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001452:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm[3]);
 8001454:	4b32      	ldr	r3, [pc, #200]	; (8001520 <main+0x384>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800145a:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,pwm[5]);
 800145c:	4b30      	ldr	r3, [pc, #192]	; (8001520 <main+0x384>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001462:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,pwm[2]);
 8001464:	4b2f      	ldr	r3, [pc, #188]	; (8001524 <main+0x388>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800146a:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,pwm[4]);
 800146c:	4b2d      	ldr	r3, [pc, #180]	; (8001524 <main+0x388>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001472:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3,pwm[6]);
 8001474:	4b2b      	ldr	r3, [pc, #172]	; (8001524 <main+0x388>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800147a:	63da      	str	r2, [r3, #60]	; 0x3c

	  //Update Screen
	  char Message[25];
	  if ((HAL_GetTick() - ScreenUpdateTime ) >= 20){
 800147c:	f001 fb5c 	bl	8002b38 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	4b29      	ldr	r3, [pc, #164]	; (8001528 <main+0x38c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b13      	cmp	r3, #19
 800148a:	f67f aeef 	bls.w	800126c <main+0xd0>
		  SSD1306_GotoXY(0, 25);
 800148e:	2119      	movs	r1, #25
 8001490:	2000      	movs	r0, #0
 8001492:	f000 fce9 	bl	8001e68 <SSD1306_GotoXY>
		  memset(Message,32,sizeof(Message));
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	2219      	movs	r2, #25
 800149a:	2120      	movs	r1, #32
 800149c:	4618      	mov	r0, r3
 800149e:	f005 ff88 	bl	80073b2 <memset>
		  SSD1306_Puts(Message, &Font_7x10, 1);
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	2201      	movs	r2, #1
 80014a6:	4921      	ldr	r1, [pc, #132]	; (800152c <main+0x390>)
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 fd73 	bl	8001f94 <SSD1306_Puts>
		  SSD1306_GotoXY(0, 25);
 80014ae:	2119      	movs	r1, #25
 80014b0:	2000      	movs	r0, #0
 80014b2:	f000 fcd9 	bl	8001e68 <SSD1306_GotoXY>
		  sprintf(Message,"%ld Hz",Frequency);
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80014ba:	491d      	ldr	r1, [pc, #116]	; (8001530 <main+0x394>)
 80014bc:	4618      	mov	r0, r3
 80014be:	f005 ff15 	bl	80072ec <siprintf>
		  SSD1306_Puts(Message, &Font_7x10, 1);
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	2201      	movs	r2, #1
 80014c6:	4919      	ldr	r1, [pc, #100]	; (800152c <main+0x390>)
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 fd63 	bl	8001f94 <SSD1306_Puts>

		  SSD1306_GotoXY(64, 25);
 80014ce:	2119      	movs	r1, #25
 80014d0:	2040      	movs	r0, #64	; 0x40
 80014d2:	f000 fcc9 	bl	8001e68 <SSD1306_GotoXY>
		  memset(Message,32,sizeof(Message));
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	2219      	movs	r2, #25
 80014da:	2120      	movs	r1, #32
 80014dc:	4618      	mov	r0, r3
 80014de:	f005 ff68 	bl	80073b2 <memset>
		  SSD1306_Puts(Message, &Font_7x10, 1);
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	2201      	movs	r2, #1
 80014e6:	4911      	ldr	r1, [pc, #68]	; (800152c <main+0x390>)
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 fd53 	bl	8001f94 <SSD1306_Puts>
		  SSD1306_GotoXY(64, 25);
 80014ee:	2119      	movs	r1, #25
 80014f0:	2040      	movs	r0, #64	; 0x40
 80014f2:	f000 fcb9 	bl	8001e68 <SSD1306_GotoXY>
		  sprintf(Message,"%.0lf Rpm",ActualSpeed);
 80014f6:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <main+0x398>)
 80014f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fc:	1d38      	adds	r0, r7, #4
 80014fe:	490e      	ldr	r1, [pc, #56]	; (8001538 <main+0x39c>)
 8001500:	f005 fef4 	bl	80072ec <siprintf>
		  SSD1306_Puts(Message, &Font_7x10, 1);
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	2201      	movs	r2, #1
 8001508:	4908      	ldr	r1, [pc, #32]	; (800152c <main+0x390>)
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fd42 	bl	8001f94 <SSD1306_Puts>

		  SSD1306_UpdateScreen();
 8001510:	f000 fc06 	bl	8001d20 <SSD1306_UpdateScreen>
		  ScreenUpdateTime= HAL_GetTick();
 8001514:	f001 fb10 	bl	8002b38 <HAL_GetTick>
 8001518:	4603      	mov	r3, r0
 800151a:	4a03      	ldr	r2, [pc, #12]	; (8001528 <main+0x38c>)
 800151c:	6013      	str	r3, [r2, #0]
  {
 800151e:	e6a5      	b.n	800126c <main+0xd0>
 8001520:	200002b0 	.word	0x200002b0
 8001524:	200002f8 	.word	0x200002f8
 8001528:	200004c0 	.word	0x200004c0
 800152c:	20000000 	.word	0x20000000
 8001530:	08009594 	.word	0x08009594
 8001534:	200004d0 	.word	0x200004d0
 8001538:	0800959c 	.word	0x0800959c

0800153c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b094      	sub	sp, #80	; 0x50
 8001540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001542:	f107 0320 	add.w	r3, r7, #32
 8001546:	2230      	movs	r2, #48	; 0x30
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f005 ff31 	bl	80073b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001560:	2300      	movs	r3, #0
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	4b27      	ldr	r3, [pc, #156]	; (8001604 <SystemClock_Config+0xc8>)
 8001566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001568:	4a26      	ldr	r2, [pc, #152]	; (8001604 <SystemClock_Config+0xc8>)
 800156a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800156e:	6413      	str	r3, [r2, #64]	; 0x40
 8001570:	4b24      	ldr	r3, [pc, #144]	; (8001604 <SystemClock_Config+0xc8>)
 8001572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001574:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800157c:	2300      	movs	r3, #0
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	4b21      	ldr	r3, [pc, #132]	; (8001608 <SystemClock_Config+0xcc>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a20      	ldr	r2, [pc, #128]	; (8001608 <SystemClock_Config+0xcc>)
 8001586:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800158a:	6013      	str	r3, [r2, #0]
 800158c:	4b1e      	ldr	r3, [pc, #120]	; (8001608 <SystemClock_Config+0xcc>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001594:	607b      	str	r3, [r7, #4]
 8001596:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001598:	2302      	movs	r3, #2
 800159a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800159c:	2301      	movs	r3, #1
 800159e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015a0:	2310      	movs	r3, #16
 80015a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a4:	2302      	movs	r3, #2
 80015a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015a8:	2300      	movs	r3, #0
 80015aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015ac:	2308      	movs	r3, #8
 80015ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80015b0:	2364      	movs	r3, #100	; 0x64
 80015b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015b4:	2302      	movs	r3, #2
 80015b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015b8:	2304      	movs	r3, #4
 80015ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015bc:	f107 0320 	add.w	r3, r7, #32
 80015c0:	4618      	mov	r0, r3
 80015c2:	f002 fec5 	bl	8004350 <HAL_RCC_OscConfig>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015cc:	f000 fade 	bl	8001b8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015d0:	230f      	movs	r3, #15
 80015d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015d4:	2302      	movs	r3, #2
 80015d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015e6:	f107 030c 	add.w	r3, r7, #12
 80015ea:	2103      	movs	r1, #3
 80015ec:	4618      	mov	r0, r3
 80015ee:	f003 f927 	bl	8004840 <HAL_RCC_ClockConfig>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80015f8:	f000 fac8 	bl	8001b8c <Error_Handler>
  }
}
 80015fc:	bf00      	nop
 80015fe:	3750      	adds	r7, #80	; 0x50
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40023800 	.word	0x40023800
 8001608:	40007000 	.word	0x40007000

0800160c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <MX_I2C1_Init+0x50>)
 8001612:	4a13      	ldr	r2, [pc, #76]	; (8001660 <MX_I2C1_Init+0x54>)
 8001614:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_I2C1_Init+0x50>)
 8001618:	4a12      	ldr	r2, [pc, #72]	; (8001664 <MX_I2C1_Init+0x58>)
 800161a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800161c:	4b0f      	ldr	r3, [pc, #60]	; (800165c <MX_I2C1_Init+0x50>)
 800161e:	2200      	movs	r2, #0
 8001620:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_I2C1_Init+0x50>)
 8001624:	2200      	movs	r2, #0
 8001626:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_I2C1_Init+0x50>)
 800162a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800162e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001630:	4b0a      	ldr	r3, [pc, #40]	; (800165c <MX_I2C1_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001636:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_I2C1_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <MX_I2C1_Init+0x50>)
 800163e:	2200      	movs	r2, #0
 8001640:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_I2C1_Init+0x50>)
 8001644:	2200      	movs	r2, #0
 8001646:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001648:	4804      	ldr	r0, [pc, #16]	; (800165c <MX_I2C1_Init+0x50>)
 800164a:	f002 f8b7 	bl	80037bc <HAL_I2C_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001654:	f000 fa9a 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}
 800165c:	200001fc 	.word	0x200001fc
 8001660:	40005400 	.word	0x40005400
 8001664:	00061a80 	.word	0x00061a80

08001668 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b096      	sub	sp, #88	; 0x58
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800166e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001686:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
 8001694:	611a      	str	r2, [r3, #16]
 8001696:	615a      	str	r2, [r3, #20]
 8001698:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800169a:	1d3b      	adds	r3, r7, #4
 800169c:	2220      	movs	r2, #32
 800169e:	2100      	movs	r1, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f005 fe86 	bl	80073b2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016a6:	4b4a      	ldr	r3, [pc, #296]	; (80017d0 <MX_TIM1_Init+0x168>)
 80016a8:	4a4a      	ldr	r2, [pc, #296]	; (80017d4 <MX_TIM1_Init+0x16c>)
 80016aa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 5-1;
 80016ac:	4b48      	ldr	r3, [pc, #288]	; (80017d0 <MX_TIM1_Init+0x168>)
 80016ae:	2204      	movs	r2, #4
 80016b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b2:	4b47      	ldr	r3, [pc, #284]	; (80017d0 <MX_TIM1_Init+0x168>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80016b8:	4b45      	ldr	r3, [pc, #276]	; (80017d0 <MX_TIM1_Init+0x168>)
 80016ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c0:	4b43      	ldr	r3, [pc, #268]	; (80017d0 <MX_TIM1_Init+0x168>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016c6:	4b42      	ldr	r3, [pc, #264]	; (80017d0 <MX_TIM1_Init+0x168>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016cc:	4b40      	ldr	r3, [pc, #256]	; (80017d0 <MX_TIM1_Init+0x168>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016d2:	483f      	ldr	r0, [pc, #252]	; (80017d0 <MX_TIM1_Init+0x168>)
 80016d4:	f003 fad8 	bl	8004c88 <HAL_TIM_Base_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80016de:	f000 fa55 	bl	8001b8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016e8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016ec:	4619      	mov	r1, r3
 80016ee:	4838      	ldr	r0, [pc, #224]	; (80017d0 <MX_TIM1_Init+0x168>)
 80016f0:	f003 ff28 	bl	8005544 <HAL_TIM_ConfigClockSource>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80016fa:	f000 fa47 	bl	8001b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016fe:	4834      	ldr	r0, [pc, #208]	; (80017d0 <MX_TIM1_Init+0x168>)
 8001700:	f003 fb11 	bl	8004d26 <HAL_TIM_PWM_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800170a:	f000 fa3f 	bl	8001b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800170e:	2300      	movs	r3, #0
 8001710:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001712:	2300      	movs	r3, #0
 8001714:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001716:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800171a:	4619      	mov	r1, r3
 800171c:	482c      	ldr	r0, [pc, #176]	; (80017d0 <MX_TIM1_Init+0x168>)
 800171e:	f004 fac9 	bl	8005cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001728:	f000 fa30 	bl	8001b8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800172c:	2360      	movs	r3, #96	; 0x60
 800172e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001734:	2300      	movs	r3, #0
 8001736:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001738:	2300      	movs	r3, #0
 800173a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800173c:	2304      	movs	r3, #4
 800173e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001740:	2300      	movs	r3, #0
 8001742:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001744:	2300      	movs	r3, #0
 8001746:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001748:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800174c:	2200      	movs	r2, #0
 800174e:	4619      	mov	r1, r3
 8001750:	481f      	ldr	r0, [pc, #124]	; (80017d0 <MX_TIM1_Init+0x168>)
 8001752:	f003 fe35 	bl	80053c0 <HAL_TIM_PWM_ConfigChannel>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800175c:	f000 fa16 	bl	8001b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001760:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001764:	2204      	movs	r2, #4
 8001766:	4619      	mov	r1, r3
 8001768:	4819      	ldr	r0, [pc, #100]	; (80017d0 <MX_TIM1_Init+0x168>)
 800176a:	f003 fe29 	bl	80053c0 <HAL_TIM_PWM_ConfigChannel>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001774:	f000 fa0a 	bl	8001b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001778:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800177c:	2208      	movs	r2, #8
 800177e:	4619      	mov	r1, r3
 8001780:	4813      	ldr	r0, [pc, #76]	; (80017d0 <MX_TIM1_Init+0x168>)
 8001782:	f003 fe1d 	bl	80053c0 <HAL_TIM_PWM_ConfigChannel>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800178c:	f000 f9fe 	bl	8001b8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001790:	2300      	movs	r3, #0
 8001792:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001794:	2300      	movs	r3, #0
 8001796:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001798:	2300      	movs	r3, #0
 800179a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4619      	mov	r1, r3
 80017b2:	4807      	ldr	r0, [pc, #28]	; (80017d0 <MX_TIM1_Init+0x168>)
 80017b4:	f004 faea 	bl	8005d8c <HAL_TIMEx_ConfigBreakDeadTime>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 80017be:	f000 f9e5 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017c2:	4803      	ldr	r0, [pc, #12]	; (80017d0 <MX_TIM1_Init+0x168>)
 80017c4:	f000 fece 	bl	8002564 <HAL_TIM_MspPostInit>

}
 80017c8:	bf00      	nop
 80017ca:	3758      	adds	r7, #88	; 0x58
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	200002b0 	.word	0x200002b0
 80017d4:	40010000 	.word	0x40010000

080017d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08e      	sub	sp, #56	; 0x38
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ec:	f107 0320 	add.w	r3, r7, #32
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
 8001804:	615a      	str	r2, [r3, #20]
 8001806:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001808:	4b38      	ldr	r3, [pc, #224]	; (80018ec <MX_TIM2_Init+0x114>)
 800180a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800180e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 5-1;
 8001810:	4b36      	ldr	r3, [pc, #216]	; (80018ec <MX_TIM2_Init+0x114>)
 8001812:	2204      	movs	r2, #4
 8001814:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001816:	4b35      	ldr	r3, [pc, #212]	; (80018ec <MX_TIM2_Init+0x114>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 800181c:	4b33      	ldr	r3, [pc, #204]	; (80018ec <MX_TIM2_Init+0x114>)
 800181e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001822:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001824:	4b31      	ldr	r3, [pc, #196]	; (80018ec <MX_TIM2_Init+0x114>)
 8001826:	2200      	movs	r2, #0
 8001828:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182a:	4b30      	ldr	r3, [pc, #192]	; (80018ec <MX_TIM2_Init+0x114>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001830:	482e      	ldr	r0, [pc, #184]	; (80018ec <MX_TIM2_Init+0x114>)
 8001832:	f003 fa29 	bl	8004c88 <HAL_TIM_Base_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800183c:	f000 f9a6 	bl	8001b8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001840:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001844:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001846:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800184a:	4619      	mov	r1, r3
 800184c:	4827      	ldr	r0, [pc, #156]	; (80018ec <MX_TIM2_Init+0x114>)
 800184e:	f003 fe79 	bl	8005544 <HAL_TIM_ConfigClockSource>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001858:	f000 f998 	bl	8001b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800185c:	4823      	ldr	r0, [pc, #140]	; (80018ec <MX_TIM2_Init+0x114>)
 800185e:	f003 fa62 	bl	8004d26 <HAL_TIM_PWM_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001868:	f000 f990 	bl	8001b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186c:	2300      	movs	r3, #0
 800186e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001874:	f107 0320 	add.w	r3, r7, #32
 8001878:	4619      	mov	r1, r3
 800187a:	481c      	ldr	r0, [pc, #112]	; (80018ec <MX_TIM2_Init+0x114>)
 800187c:	f004 fa1a 	bl	8005cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001886:	f000 f981 	bl	8001b8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800188a:	2360      	movs	r3, #96	; 0x60
 800188c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001896:	2304      	movs	r3, #4
 8001898:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800189a:	1d3b      	adds	r3, r7, #4
 800189c:	2200      	movs	r2, #0
 800189e:	4619      	mov	r1, r3
 80018a0:	4812      	ldr	r0, [pc, #72]	; (80018ec <MX_TIM2_Init+0x114>)
 80018a2:	f003 fd8d 	bl	80053c0 <HAL_TIM_PWM_ConfigChannel>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80018ac:	f000 f96e 	bl	8001b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018b0:	1d3b      	adds	r3, r7, #4
 80018b2:	2204      	movs	r2, #4
 80018b4:	4619      	mov	r1, r3
 80018b6:	480d      	ldr	r0, [pc, #52]	; (80018ec <MX_TIM2_Init+0x114>)
 80018b8:	f003 fd82 	bl	80053c0 <HAL_TIM_PWM_ConfigChannel>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80018c2:	f000 f963 	bl	8001b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	2208      	movs	r2, #8
 80018ca:	4619      	mov	r1, r3
 80018cc:	4807      	ldr	r0, [pc, #28]	; (80018ec <MX_TIM2_Init+0x114>)
 80018ce:	f003 fd77 	bl	80053c0 <HAL_TIM_PWM_ConfigChannel>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80018d8:	f000 f958 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018dc:	4803      	ldr	r0, [pc, #12]	; (80018ec <MX_TIM2_Init+0x114>)
 80018de:	f000 fe41 	bl	8002564 <HAL_TIM_MspPostInit>

}
 80018e2:	bf00      	nop
 80018e4:	3738      	adds	r7, #56	; 0x38
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	200002f8 	.word	0x200002f8

080018f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08c      	sub	sp, #48	; 0x30
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018f6:	f107 030c 	add.w	r3, r7, #12
 80018fa:	2224      	movs	r2, #36	; 0x24
 80018fc:	2100      	movs	r1, #0
 80018fe:	4618      	mov	r0, r3
 8001900:	f005 fd57 	bl	80073b2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800190c:	4b20      	ldr	r3, [pc, #128]	; (8001990 <MX_TIM3_Init+0xa0>)
 800190e:	4a21      	ldr	r2, [pc, #132]	; (8001994 <MX_TIM3_Init+0xa4>)
 8001910:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001912:	4b1f      	ldr	r3, [pc, #124]	; (8001990 <MX_TIM3_Init+0xa0>)
 8001914:	2200      	movs	r2, #0
 8001916:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001918:	4b1d      	ldr	r3, [pc, #116]	; (8001990 <MX_TIM3_Init+0xa0>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800191e:	4b1c      	ldr	r3, [pc, #112]	; (8001990 <MX_TIM3_Init+0xa0>)
 8001920:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001924:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001926:	4b1a      	ldr	r3, [pc, #104]	; (8001990 <MX_TIM3_Init+0xa0>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192c:	4b18      	ldr	r3, [pc, #96]	; (8001990 <MX_TIM3_Init+0xa0>)
 800192e:	2200      	movs	r2, #0
 8001930:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001932:	2303      	movs	r3, #3
 8001934:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001936:	2300      	movs	r3, #0
 8001938:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800193a:	2301      	movs	r3, #1
 800193c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800193e:	2300      	movs	r3, #0
 8001940:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001946:	2300      	movs	r3, #0
 8001948:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800194a:	2301      	movs	r3, #1
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800194e:	2300      	movs	r3, #0
 8001950:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001956:	f107 030c 	add.w	r3, r7, #12
 800195a:	4619      	mov	r1, r3
 800195c:	480c      	ldr	r0, [pc, #48]	; (8001990 <MX_TIM3_Init+0xa0>)
 800195e:	f003 faeb 	bl	8004f38 <HAL_TIM_Encoder_Init>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001968:	f000 f910 	bl	8001b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800196c:	2300      	movs	r3, #0
 800196e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001970:	2300      	movs	r3, #0
 8001972:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001974:	1d3b      	adds	r3, r7, #4
 8001976:	4619      	mov	r1, r3
 8001978:	4805      	ldr	r0, [pc, #20]	; (8001990 <MX_TIM3_Init+0xa0>)
 800197a:	f004 f99b 	bl	8005cb4 <HAL_TIMEx_MasterConfigSynchronization>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001984:	f000 f902 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001988:	bf00      	nop
 800198a:	3730      	adds	r7, #48	; 0x30
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	20000340 	.word	0x20000340
 8001994:	40000400 	.word	0x40000400

08001998 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800199c:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 800199e:	4a12      	ldr	r2, [pc, #72]	; (80019e8 <MX_USART1_UART_Init+0x50>)
 80019a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 80019a2:	4b10      	ldr	r3, [pc, #64]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019a4:	4a11      	ldr	r2, [pc, #68]	; (80019ec <MX_USART1_UART_Init+0x54>)
 80019a6:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019a8:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80019ae:	4b0d      	ldr	r3, [pc, #52]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 80019b6:	4b0b      	ldr	r3, [pc, #44]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019bc:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019c0:	2204      	movs	r2, #4
 80019c2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019c4:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <MX_USART1_UART_Init+0x4c>)
 80019d2:	f004 fa3e 	bl	8005e52 <HAL_UART_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 80019dc:	f000 f8d6 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20000388 	.word	0x20000388
 80019e8:	40011000 	.word	0x40011000
 80019ec:	000186a0 	.word	0x000186a0

080019f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <MX_USART2_UART_Init+0x4c>)
 80019f6:	4a12      	ldr	r2, [pc, #72]	; (8001a40 <MX_USART2_UART_Init+0x50>)
 80019f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019fa:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <MX_USART2_UART_Init+0x4c>)
 80019fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a02:	4b0e      	ldr	r3, [pc, #56]	; (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a08:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	; (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a14:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a16:	220c      	movs	r2, #12
 8001a18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a1a:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a20:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a26:	4805      	ldr	r0, [pc, #20]	; (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a28:	f004 fa13 	bl	8005e52 <HAL_UART_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a32:	f000 f8ab 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	200003d0 	.word	0x200003d0
 8001a40:	40004400 	.word	0x40004400

08001a44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	4b17      	ldr	r3, [pc, #92]	; (8001aac <MX_DMA_Init+0x68>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	4a16      	ldr	r2, [pc, #88]	; (8001aac <MX_DMA_Init+0x68>)
 8001a54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a58:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5a:	4b14      	ldr	r3, [pc, #80]	; (8001aac <MX_DMA_Init+0x68>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	603b      	str	r3, [r7, #0]
 8001a6a:	4b10      	ldr	r3, [pc, #64]	; (8001aac <MX_DMA_Init+0x68>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	4a0f      	ldr	r2, [pc, #60]	; (8001aac <MX_DMA_Init+0x68>)
 8001a70:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a74:	6313      	str	r3, [r2, #48]	; 0x30
 8001a76:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <MX_DMA_Init+0x68>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a7e:	603b      	str	r3, [r7, #0]
 8001a80:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2100      	movs	r1, #0
 8001a86:	200c      	movs	r0, #12
 8001a88:	f001 f95b 	bl	8002d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001a8c:	200c      	movs	r0, #12
 8001a8e:	f001 f974 	bl	8002d7a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2100      	movs	r1, #0
 8001a96:	203a      	movs	r0, #58	; 0x3a
 8001a98:	f001 f953 	bl	8002d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a9c:	203a      	movs	r0, #58	; 0x3a
 8001a9e:	f001 f96c 	bl	8002d7a <HAL_NVIC_EnableIRQ>

}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40023800 	.word	0x40023800

08001ab0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	; 0x28
 8001ab4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]
 8001ac2:	60da      	str	r2, [r3, #12]
 8001ac4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	4b2d      	ldr	r3, [pc, #180]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	4a2c      	ldr	r2, [pc, #176]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001ad0:	f043 0304 	orr.w	r3, r3, #4
 8001ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad6:	4b2a      	ldr	r3, [pc, #168]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	f003 0304 	and.w	r3, r3, #4
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	4b26      	ldr	r3, [pc, #152]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	4a25      	ldr	r2, [pc, #148]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001af0:	6313      	str	r3, [r2, #48]	; 0x30
 8001af2:	4b23      	ldr	r3, [pc, #140]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	4b1f      	ldr	r3, [pc, #124]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a1e      	ldr	r2, [pc, #120]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b1c      	ldr	r3, [pc, #112]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	607b      	str	r3, [r7, #4]
 8001b1e:	4b18      	ldr	r3, [pc, #96]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a17      	ldr	r2, [pc, #92]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001b24:	f043 0302 	orr.w	r3, r3, #2
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	607b      	str	r3, [r7, #4]
 8001b34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2120      	movs	r1, #32
 8001b3a:	4812      	ldr	r0, [pc, #72]	; (8001b84 <MX_GPIO_Init+0xd4>)
 8001b3c:	f001 fe26 	bl	800378c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b46:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001b4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b50:	f107 0314 	add.w	r3, r7, #20
 8001b54:	4619      	mov	r1, r3
 8001b56:	480c      	ldr	r0, [pc, #48]	; (8001b88 <MX_GPIO_Init+0xd8>)
 8001b58:	f001 fc96 	bl	8003488 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b5c:	2320      	movs	r3, #32
 8001b5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b60:	2301      	movs	r3, #1
 8001b62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b6c:	f107 0314 	add.w	r3, r7, #20
 8001b70:	4619      	mov	r1, r3
 8001b72:	4804      	ldr	r0, [pc, #16]	; (8001b84 <MX_GPIO_Init+0xd4>)
 8001b74:	f001 fc88 	bl	8003488 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b78:	bf00      	nop
 8001b7a:	3728      	adds	r7, #40	; 0x28
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40020000 	.word	0x40020000
 8001b88:	40020800 	.word	0x40020800

08001b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b90:	b672      	cpsid	i
}
 8001b92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b94:	e7fe      	b.n	8001b94 <Error_Handler+0x8>
	...

08001b98 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001b9e:	f000 fb23 	bl	80021e8 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001ba2:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	2178      	movs	r1, #120	; 0x78
 8001baa:	485b      	ldr	r0, [pc, #364]	; (8001d18 <SSD1306_Init+0x180>)
 8001bac:	f002 f848 	bl	8003c40 <HAL_I2C_IsDeviceReady>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	e0a9      	b.n	8001d0e <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001bba:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001bbe:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001bc0:	e002      	b.n	8001bc8 <SSD1306_Init+0x30>
		p--;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1f9      	bne.n	8001bc2 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001bce:	22ae      	movs	r2, #174	; 0xae
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	2078      	movs	r0, #120	; 0x78
 8001bd4:	f000 fb82 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001bd8:	2220      	movs	r2, #32
 8001bda:	2100      	movs	r1, #0
 8001bdc:	2078      	movs	r0, #120	; 0x78
 8001bde:	f000 fb7d 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001be2:	2210      	movs	r2, #16
 8001be4:	2100      	movs	r1, #0
 8001be6:	2078      	movs	r0, #120	; 0x78
 8001be8:	f000 fb78 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001bec:	22b0      	movs	r2, #176	; 0xb0
 8001bee:	2100      	movs	r1, #0
 8001bf0:	2078      	movs	r0, #120	; 0x78
 8001bf2:	f000 fb73 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001bf6:	22c8      	movs	r2, #200	; 0xc8
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	2078      	movs	r0, #120	; 0x78
 8001bfc:	f000 fb6e 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001c00:	2200      	movs	r2, #0
 8001c02:	2100      	movs	r1, #0
 8001c04:	2078      	movs	r0, #120	; 0x78
 8001c06:	f000 fb69 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001c0a:	2210      	movs	r2, #16
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	2078      	movs	r0, #120	; 0x78
 8001c10:	f000 fb64 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001c14:	2240      	movs	r2, #64	; 0x40
 8001c16:	2100      	movs	r1, #0
 8001c18:	2078      	movs	r0, #120	; 0x78
 8001c1a:	f000 fb5f 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001c1e:	2281      	movs	r2, #129	; 0x81
 8001c20:	2100      	movs	r1, #0
 8001c22:	2078      	movs	r0, #120	; 0x78
 8001c24:	f000 fb5a 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001c28:	22ff      	movs	r2, #255	; 0xff
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	2078      	movs	r0, #120	; 0x78
 8001c2e:	f000 fb55 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001c32:	22a1      	movs	r2, #161	; 0xa1
 8001c34:	2100      	movs	r1, #0
 8001c36:	2078      	movs	r0, #120	; 0x78
 8001c38:	f000 fb50 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001c3c:	22a6      	movs	r2, #166	; 0xa6
 8001c3e:	2100      	movs	r1, #0
 8001c40:	2078      	movs	r0, #120	; 0x78
 8001c42:	f000 fb4b 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001c46:	22a8      	movs	r2, #168	; 0xa8
 8001c48:	2100      	movs	r1, #0
 8001c4a:	2078      	movs	r0, #120	; 0x78
 8001c4c:	f000 fb46 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001c50:	223f      	movs	r2, #63	; 0x3f
 8001c52:	2100      	movs	r1, #0
 8001c54:	2078      	movs	r0, #120	; 0x78
 8001c56:	f000 fb41 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001c5a:	22a4      	movs	r2, #164	; 0xa4
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	2078      	movs	r0, #120	; 0x78
 8001c60:	f000 fb3c 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001c64:	22d3      	movs	r2, #211	; 0xd3
 8001c66:	2100      	movs	r1, #0
 8001c68:	2078      	movs	r0, #120	; 0x78
 8001c6a:	f000 fb37 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2100      	movs	r1, #0
 8001c72:	2078      	movs	r0, #120	; 0x78
 8001c74:	f000 fb32 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001c78:	22d5      	movs	r2, #213	; 0xd5
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	2078      	movs	r0, #120	; 0x78
 8001c7e:	f000 fb2d 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001c82:	22f0      	movs	r2, #240	; 0xf0
 8001c84:	2100      	movs	r1, #0
 8001c86:	2078      	movs	r0, #120	; 0x78
 8001c88:	f000 fb28 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001c8c:	22d9      	movs	r2, #217	; 0xd9
 8001c8e:	2100      	movs	r1, #0
 8001c90:	2078      	movs	r0, #120	; 0x78
 8001c92:	f000 fb23 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001c96:	2222      	movs	r2, #34	; 0x22
 8001c98:	2100      	movs	r1, #0
 8001c9a:	2078      	movs	r0, #120	; 0x78
 8001c9c:	f000 fb1e 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001ca0:	22da      	movs	r2, #218	; 0xda
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	2078      	movs	r0, #120	; 0x78
 8001ca6:	f000 fb19 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001caa:	2212      	movs	r2, #18
 8001cac:	2100      	movs	r1, #0
 8001cae:	2078      	movs	r0, #120	; 0x78
 8001cb0:	f000 fb14 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001cb4:	22db      	movs	r2, #219	; 0xdb
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	2078      	movs	r0, #120	; 0x78
 8001cba:	f000 fb0f 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001cbe:	2220      	movs	r2, #32
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	2078      	movs	r0, #120	; 0x78
 8001cc4:	f000 fb0a 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001cc8:	228d      	movs	r2, #141	; 0x8d
 8001cca:	2100      	movs	r1, #0
 8001ccc:	2078      	movs	r0, #120	; 0x78
 8001cce:	f000 fb05 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001cd2:	2214      	movs	r2, #20
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	2078      	movs	r0, #120	; 0x78
 8001cd8:	f000 fb00 	bl	80022dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001cdc:	22af      	movs	r2, #175	; 0xaf
 8001cde:	2100      	movs	r1, #0
 8001ce0:	2078      	movs	r0, #120	; 0x78
 8001ce2:	f000 fafb 	bl	80022dc <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001ce6:	222e      	movs	r2, #46	; 0x2e
 8001ce8:	2100      	movs	r1, #0
 8001cea:	2078      	movs	r0, #120	; 0x78
 8001cec:	f000 faf6 	bl	80022dc <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	f000 f843 	bl	8001d7c <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001cf6:	f000 f813 	bl	8001d20 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001cfa:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <SSD1306_Init+0x184>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <SSD1306_Init+0x184>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001d06:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <SSD1306_Init+0x184>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001d0c:	2301      	movs	r3, #1
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	200001fc 	.word	0x200001fc
 8001d1c:	200008d8 	.word	0x200008d8

08001d20 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001d26:	2300      	movs	r3, #0
 8001d28:	71fb      	strb	r3, [r7, #7]
 8001d2a:	e01d      	b.n	8001d68 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	3b50      	subs	r3, #80	; 0x50
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	461a      	mov	r2, r3
 8001d34:	2100      	movs	r1, #0
 8001d36:	2078      	movs	r0, #120	; 0x78
 8001d38:	f000 fad0 	bl	80022dc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	2100      	movs	r1, #0
 8001d40:	2078      	movs	r0, #120	; 0x78
 8001d42:	f000 facb 	bl	80022dc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001d46:	2210      	movs	r2, #16
 8001d48:	2100      	movs	r1, #0
 8001d4a:	2078      	movs	r0, #120	; 0x78
 8001d4c:	f000 fac6 	bl	80022dc <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	01db      	lsls	r3, r3, #7
 8001d54:	4a08      	ldr	r2, [pc, #32]	; (8001d78 <SSD1306_UpdateScreen+0x58>)
 8001d56:	441a      	add	r2, r3
 8001d58:	2380      	movs	r3, #128	; 0x80
 8001d5a:	2140      	movs	r1, #64	; 0x40
 8001d5c:	2078      	movs	r0, #120	; 0x78
 8001d5e:	f000 fa57 	bl	8002210 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	3301      	adds	r3, #1
 8001d66:	71fb      	strb	r3, [r7, #7]
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	2b07      	cmp	r3, #7
 8001d6c:	d9de      	bls.n	8001d2c <SSD1306_UpdateScreen+0xc>
	}
}
 8001d6e:	bf00      	nop
 8001d70:	bf00      	nop
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	200004d8 	.word	0x200004d8

08001d7c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(&SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer)-1);
 8001d86:	79fb      	ldrb	r3, [r7, #7]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <SSD1306_Fill+0x14>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	e000      	b.n	8001d92 <SSD1306_Fill+0x16>
 8001d90:	23ff      	movs	r3, #255	; 0xff
 8001d92:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001d96:	4619      	mov	r1, r3
 8001d98:	4803      	ldr	r0, [pc, #12]	; (8001da8 <SSD1306_Fill+0x2c>)
 8001d9a:	f005 fb0a 	bl	80073b2 <memset>
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	200004d8 	.word	0x200004d8

08001dac <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	80fb      	strh	r3, [r7, #6]
 8001db6:	460b      	mov	r3, r1
 8001db8:	80bb      	strh	r3, [r7, #4]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	70fb      	strb	r3, [r7, #3]
	if (
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	2b7f      	cmp	r3, #127	; 0x7f
 8001dc2:	d848      	bhi.n	8001e56 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001dc4:	88bb      	ldrh	r3, [r7, #4]
 8001dc6:	2b3f      	cmp	r3, #63	; 0x3f
 8001dc8:	d845      	bhi.n	8001e56 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001dca:	4b25      	ldr	r3, [pc, #148]	; (8001e60 <SSD1306_DrawPixel+0xb4>)
 8001dcc:	791b      	ldrb	r3, [r3, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d006      	beq.n	8001de0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001dd2:	78fb      	ldrb	r3, [r7, #3]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	bf0c      	ite	eq
 8001dd8:	2301      	moveq	r3, #1
 8001dda:	2300      	movne	r3, #0
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001de0:	78fb      	ldrb	r3, [r7, #3]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d11a      	bne.n	8001e1c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001de6:	88fa      	ldrh	r2, [r7, #6]
 8001de8:	88bb      	ldrh	r3, [r7, #4]
 8001dea:	08db      	lsrs	r3, r3, #3
 8001dec:	b298      	uxth	r0, r3
 8001dee:	4603      	mov	r3, r0
 8001df0:	01db      	lsls	r3, r3, #7
 8001df2:	4413      	add	r3, r2
 8001df4:	4a1b      	ldr	r2, [pc, #108]	; (8001e64 <SSD1306_DrawPixel+0xb8>)
 8001df6:	5cd3      	ldrb	r3, [r2, r3]
 8001df8:	b25a      	sxtb	r2, r3
 8001dfa:	88bb      	ldrh	r3, [r7, #4]
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	2101      	movs	r1, #1
 8001e02:	fa01 f303 	lsl.w	r3, r1, r3
 8001e06:	b25b      	sxtb	r3, r3
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	b259      	sxtb	r1, r3
 8001e0c:	88fa      	ldrh	r2, [r7, #6]
 8001e0e:	4603      	mov	r3, r0
 8001e10:	01db      	lsls	r3, r3, #7
 8001e12:	4413      	add	r3, r2
 8001e14:	b2c9      	uxtb	r1, r1
 8001e16:	4a13      	ldr	r2, [pc, #76]	; (8001e64 <SSD1306_DrawPixel+0xb8>)
 8001e18:	54d1      	strb	r1, [r2, r3]
 8001e1a:	e01d      	b.n	8001e58 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001e1c:	88fa      	ldrh	r2, [r7, #6]
 8001e1e:	88bb      	ldrh	r3, [r7, #4]
 8001e20:	08db      	lsrs	r3, r3, #3
 8001e22:	b298      	uxth	r0, r3
 8001e24:	4603      	mov	r3, r0
 8001e26:	01db      	lsls	r3, r3, #7
 8001e28:	4413      	add	r3, r2
 8001e2a:	4a0e      	ldr	r2, [pc, #56]	; (8001e64 <SSD1306_DrawPixel+0xb8>)
 8001e2c:	5cd3      	ldrb	r3, [r2, r3]
 8001e2e:	b25a      	sxtb	r2, r3
 8001e30:	88bb      	ldrh	r3, [r7, #4]
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	2101      	movs	r1, #1
 8001e38:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3c:	b25b      	sxtb	r3, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	b25b      	sxtb	r3, r3
 8001e42:	4013      	ands	r3, r2
 8001e44:	b259      	sxtb	r1, r3
 8001e46:	88fa      	ldrh	r2, [r7, #6]
 8001e48:	4603      	mov	r3, r0
 8001e4a:	01db      	lsls	r3, r3, #7
 8001e4c:	4413      	add	r3, r2
 8001e4e:	b2c9      	uxtb	r1, r1
 8001e50:	4a04      	ldr	r2, [pc, #16]	; (8001e64 <SSD1306_DrawPixel+0xb8>)
 8001e52:	54d1      	strb	r1, [r2, r3]
 8001e54:	e000      	b.n	8001e58 <SSD1306_DrawPixel+0xac>
		return;
 8001e56:	bf00      	nop
	}
}
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr
 8001e60:	200008d8 	.word	0x200008d8
 8001e64:	200004d8 	.word	0x200004d8

08001e68 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	460a      	mov	r2, r1
 8001e72:	80fb      	strh	r3, [r7, #6]
 8001e74:	4613      	mov	r3, r2
 8001e76:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001e78:	4a05      	ldr	r2, [pc, #20]	; (8001e90 <SSD1306_GotoXY+0x28>)
 8001e7a:	88fb      	ldrh	r3, [r7, #6]
 8001e7c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001e7e:	4a04      	ldr	r2, [pc, #16]	; (8001e90 <SSD1306_GotoXY+0x28>)
 8001e80:	88bb      	ldrh	r3, [r7, #4]
 8001e82:	8053      	strh	r3, [r2, #2]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	200008d8 	.word	0x200008d8

08001e94 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	6039      	str	r1, [r7, #0]
 8001e9e:	71fb      	strb	r3, [r7, #7]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001ea4:	4b3a      	ldr	r3, [pc, #232]	; (8001f90 <SSD1306_Putc+0xfc>)
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	4413      	add	r3, r2
	if (
 8001eb0:	2b7f      	cmp	r3, #127	; 0x7f
 8001eb2:	dc07      	bgt.n	8001ec4 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001eb4:	4b36      	ldr	r3, [pc, #216]	; (8001f90 <SSD1306_Putc+0xfc>)
 8001eb6:	885b      	ldrh	r3, [r3, #2]
 8001eb8:	461a      	mov	r2, r3
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	785b      	ldrb	r3, [r3, #1]
 8001ebe:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001ec0:	2b3f      	cmp	r3, #63	; 0x3f
 8001ec2:	dd01      	ble.n	8001ec8 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e05e      	b.n	8001f86 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	e04b      	b.n	8001f66 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	3b20      	subs	r3, #32
 8001ed6:	6839      	ldr	r1, [r7, #0]
 8001ed8:	7849      	ldrb	r1, [r1, #1]
 8001eda:	fb01 f303 	mul.w	r3, r1, r3
 8001ede:	4619      	mov	r1, r3
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	440b      	add	r3, r1
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	4413      	add	r3, r2
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001eec:	2300      	movs	r3, #0
 8001eee:	613b      	str	r3, [r7, #16]
 8001ef0:	e030      	b.n	8001f54 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d010      	beq.n	8001f24 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001f02:	4b23      	ldr	r3, [pc, #140]	; (8001f90 <SSD1306_Putc+0xfc>)
 8001f04:	881a      	ldrh	r2, [r3, #0]
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	4413      	add	r3, r2
 8001f0c:	b298      	uxth	r0, r3
 8001f0e:	4b20      	ldr	r3, [pc, #128]	; (8001f90 <SSD1306_Putc+0xfc>)
 8001f10:	885a      	ldrh	r2, [r3, #2]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	4413      	add	r3, r2
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	79ba      	ldrb	r2, [r7, #6]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	f7ff ff45 	bl	8001dac <SSD1306_DrawPixel>
 8001f22:	e014      	b.n	8001f4e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001f24:	4b1a      	ldr	r3, [pc, #104]	; (8001f90 <SSD1306_Putc+0xfc>)
 8001f26:	881a      	ldrh	r2, [r3, #0]
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	b298      	uxth	r0, r3
 8001f30:	4b17      	ldr	r3, [pc, #92]	; (8001f90 <SSD1306_Putc+0xfc>)
 8001f32:	885a      	ldrh	r2, [r3, #2]
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	4413      	add	r3, r2
 8001f3a:	b299      	uxth	r1, r3
 8001f3c:	79bb      	ldrb	r3, [r7, #6]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	bf0c      	ite	eq
 8001f42:	2301      	moveq	r3, #1
 8001f44:	2300      	movne	r3, #0
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	461a      	mov	r2, r3
 8001f4a:	f7ff ff2f 	bl	8001dac <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	3301      	adds	r3, #1
 8001f52:	613b      	str	r3, [r7, #16]
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d3c8      	bcc.n	8001ef2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	3301      	adds	r3, #1
 8001f64:	617b      	str	r3, [r7, #20]
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	785b      	ldrb	r3, [r3, #1]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d3ad      	bcc.n	8001ece <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001f72:	4b07      	ldr	r3, [pc, #28]	; (8001f90 <SSD1306_Putc+0xfc>)
 8001f74:	881a      	ldrh	r2, [r3, #0]
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	4b03      	ldr	r3, [pc, #12]	; (8001f90 <SSD1306_Putc+0xfc>)
 8001f82:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001f84:	79fb      	ldrb	r3, [r7, #7]
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200008d8 	.word	0x200008d8

08001f94 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001fa2:	e012      	b.n	8001fca <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	79fa      	ldrb	r2, [r7, #7]
 8001faa:	68b9      	ldr	r1, [r7, #8]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff ff71 	bl	8001e94 <SSD1306_Putc>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d002      	beq.n	8001fc4 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	e008      	b.n	8001fd6 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1e8      	bne.n	8001fa4 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	781b      	ldrb	r3, [r3, #0]
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8001fde:	b590      	push	{r4, r7, lr}
 8001fe0:	b087      	sub	sp, #28
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	4604      	mov	r4, r0
 8001fe6:	4608      	mov	r0, r1
 8001fe8:	4611      	mov	r1, r2
 8001fea:	461a      	mov	r2, r3
 8001fec:	4623      	mov	r3, r4
 8001fee:	80fb      	strh	r3, [r7, #6]
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	80bb      	strh	r3, [r7, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	807b      	strh	r3, [r7, #2]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8001ffc:	88fb      	ldrh	r3, [r7, #6]
 8001ffe:	2b7f      	cmp	r3, #127	; 0x7f
 8002000:	d901      	bls.n	8002006 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8002002:	237f      	movs	r3, #127	; 0x7f
 8002004:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8002006:	887b      	ldrh	r3, [r7, #2]
 8002008:	2b7f      	cmp	r3, #127	; 0x7f
 800200a:	d901      	bls.n	8002010 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 800200c:	237f      	movs	r3, #127	; 0x7f
 800200e:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8002010:	88bb      	ldrh	r3, [r7, #4]
 8002012:	2b3f      	cmp	r3, #63	; 0x3f
 8002014:	d901      	bls.n	800201a <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8002016:	233f      	movs	r3, #63	; 0x3f
 8002018:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 800201a:	883b      	ldrh	r3, [r7, #0]
 800201c:	2b3f      	cmp	r3, #63	; 0x3f
 800201e:	d901      	bls.n	8002024 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8002020:	233f      	movs	r3, #63	; 0x3f
 8002022:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8002024:	88fa      	ldrh	r2, [r7, #6]
 8002026:	887b      	ldrh	r3, [r7, #2]
 8002028:	429a      	cmp	r2, r3
 800202a:	d205      	bcs.n	8002038 <SSD1306_DrawLine+0x5a>
 800202c:	887a      	ldrh	r2, [r7, #2]
 800202e:	88fb      	ldrh	r3, [r7, #6]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	b29b      	uxth	r3, r3
 8002034:	b21b      	sxth	r3, r3
 8002036:	e004      	b.n	8002042 <SSD1306_DrawLine+0x64>
 8002038:	88fa      	ldrh	r2, [r7, #6]
 800203a:	887b      	ldrh	r3, [r7, #2]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	b29b      	uxth	r3, r3
 8002040:	b21b      	sxth	r3, r3
 8002042:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8002044:	88ba      	ldrh	r2, [r7, #4]
 8002046:	883b      	ldrh	r3, [r7, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d205      	bcs.n	8002058 <SSD1306_DrawLine+0x7a>
 800204c:	883a      	ldrh	r2, [r7, #0]
 800204e:	88bb      	ldrh	r3, [r7, #4]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	b29b      	uxth	r3, r3
 8002054:	b21b      	sxth	r3, r3
 8002056:	e004      	b.n	8002062 <SSD1306_DrawLine+0x84>
 8002058:	88ba      	ldrh	r2, [r7, #4]
 800205a:	883b      	ldrh	r3, [r7, #0]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	b29b      	uxth	r3, r3
 8002060:	b21b      	sxth	r3, r3
 8002062:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8002064:	88fa      	ldrh	r2, [r7, #6]
 8002066:	887b      	ldrh	r3, [r7, #2]
 8002068:	429a      	cmp	r2, r3
 800206a:	d201      	bcs.n	8002070 <SSD1306_DrawLine+0x92>
 800206c:	2301      	movs	r3, #1
 800206e:	e001      	b.n	8002074 <SSD1306_DrawLine+0x96>
 8002070:	f04f 33ff 	mov.w	r3, #4294967295
 8002074:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8002076:	88ba      	ldrh	r2, [r7, #4]
 8002078:	883b      	ldrh	r3, [r7, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	d201      	bcs.n	8002082 <SSD1306_DrawLine+0xa4>
 800207e:	2301      	movs	r3, #1
 8002080:	e001      	b.n	8002086 <SSD1306_DrawLine+0xa8>
 8002082:	f04f 33ff 	mov.w	r3, #4294967295
 8002086:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8002088:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800208c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002090:	429a      	cmp	r2, r3
 8002092:	dd06      	ble.n	80020a2 <SSD1306_DrawLine+0xc4>
 8002094:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002098:	0fda      	lsrs	r2, r3, #31
 800209a:	4413      	add	r3, r2
 800209c:	105b      	asrs	r3, r3, #1
 800209e:	b21b      	sxth	r3, r3
 80020a0:	e006      	b.n	80020b0 <SSD1306_DrawLine+0xd2>
 80020a2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80020a6:	0fda      	lsrs	r2, r3, #31
 80020a8:	4413      	add	r3, r2
 80020aa:	105b      	asrs	r3, r3, #1
 80020ac:	425b      	negs	r3, r3
 80020ae:	b21b      	sxth	r3, r3
 80020b0:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80020b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d129      	bne.n	800210e <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 80020ba:	883a      	ldrh	r2, [r7, #0]
 80020bc:	88bb      	ldrh	r3, [r7, #4]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d205      	bcs.n	80020ce <SSD1306_DrawLine+0xf0>
			tmp = y1;
 80020c2:	883b      	ldrh	r3, [r7, #0]
 80020c4:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80020c6:	88bb      	ldrh	r3, [r7, #4]
 80020c8:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80020ca:	893b      	ldrh	r3, [r7, #8]
 80020cc:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80020ce:	887a      	ldrh	r2, [r7, #2]
 80020d0:	88fb      	ldrh	r3, [r7, #6]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d205      	bcs.n	80020e2 <SSD1306_DrawLine+0x104>
			tmp = x1;
 80020d6:	887b      	ldrh	r3, [r7, #2]
 80020d8:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80020de:	893b      	ldrh	r3, [r7, #8]
 80020e0:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80020e2:	88bb      	ldrh	r3, [r7, #4]
 80020e4:	82bb      	strh	r3, [r7, #20]
 80020e6:	e00c      	b.n	8002102 <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 80020e8:	8ab9      	ldrh	r1, [r7, #20]
 80020ea:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80020ee:	88fb      	ldrh	r3, [r7, #6]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fe5b 	bl	8001dac <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80020f6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	3301      	adds	r3, #1
 80020fe:	b29b      	uxth	r3, r3
 8002100:	82bb      	strh	r3, [r7, #20]
 8002102:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002106:	883b      	ldrh	r3, [r7, #0]
 8002108:	429a      	cmp	r2, r3
 800210a:	dded      	ble.n	80020e8 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 800210c:	e05f      	b.n	80021ce <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 800210e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d129      	bne.n	800216a <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8002116:	883a      	ldrh	r2, [r7, #0]
 8002118:	88bb      	ldrh	r3, [r7, #4]
 800211a:	429a      	cmp	r2, r3
 800211c:	d205      	bcs.n	800212a <SSD1306_DrawLine+0x14c>
			tmp = y1;
 800211e:	883b      	ldrh	r3, [r7, #0]
 8002120:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8002122:	88bb      	ldrh	r3, [r7, #4]
 8002124:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8002126:	893b      	ldrh	r3, [r7, #8]
 8002128:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 800212a:	887a      	ldrh	r2, [r7, #2]
 800212c:	88fb      	ldrh	r3, [r7, #6]
 800212e:	429a      	cmp	r2, r3
 8002130:	d205      	bcs.n	800213e <SSD1306_DrawLine+0x160>
			tmp = x1;
 8002132:	887b      	ldrh	r3, [r7, #2]
 8002134:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8002136:	88fb      	ldrh	r3, [r7, #6]
 8002138:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800213a:	893b      	ldrh	r3, [r7, #8]
 800213c:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 800213e:	88fb      	ldrh	r3, [r7, #6]
 8002140:	82bb      	strh	r3, [r7, #20]
 8002142:	e00c      	b.n	800215e <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8002144:	8abb      	ldrh	r3, [r7, #20]
 8002146:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800214a:	88b9      	ldrh	r1, [r7, #4]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fe2d 	bl	8001dac <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8002152:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002156:	b29b      	uxth	r3, r3
 8002158:	3301      	adds	r3, #1
 800215a:	b29b      	uxth	r3, r3
 800215c:	82bb      	strh	r3, [r7, #20]
 800215e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002162:	887b      	ldrh	r3, [r7, #2]
 8002164:	429a      	cmp	r2, r3
 8002166:	dded      	ble.n	8002144 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8002168:	e031      	b.n	80021ce <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 800216a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800216e:	88b9      	ldrh	r1, [r7, #4]
 8002170:	88fb      	ldrh	r3, [r7, #6]
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff fe1a 	bl	8001dac <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8002178:	88fa      	ldrh	r2, [r7, #6]
 800217a:	887b      	ldrh	r3, [r7, #2]
 800217c:	429a      	cmp	r2, r3
 800217e:	d103      	bne.n	8002188 <SSD1306_DrawLine+0x1aa>
 8002180:	88ba      	ldrh	r2, [r7, #4]
 8002182:	883b      	ldrh	r3, [r7, #0]
 8002184:	429a      	cmp	r2, r3
 8002186:	d021      	beq.n	80021cc <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8002188:	8afb      	ldrh	r3, [r7, #22]
 800218a:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 800218c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002190:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002194:	425b      	negs	r3, r3
 8002196:	429a      	cmp	r2, r3
 8002198:	dd08      	ble.n	80021ac <SSD1306_DrawLine+0x1ce>
			err -= dy;
 800219a:	8afa      	ldrh	r2, [r7, #22]
 800219c:	8a3b      	ldrh	r3, [r7, #16]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 80021a4:	89fa      	ldrh	r2, [r7, #14]
 80021a6:	88fb      	ldrh	r3, [r7, #6]
 80021a8:	4413      	add	r3, r2
 80021aa:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 80021ac:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80021b0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	dad8      	bge.n	800216a <SSD1306_DrawLine+0x18c>
			err += dx;
 80021b8:	8afa      	ldrh	r2, [r7, #22]
 80021ba:	8a7b      	ldrh	r3, [r7, #18]
 80021bc:	4413      	add	r3, r2
 80021be:	b29b      	uxth	r3, r3
 80021c0:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 80021c2:	89ba      	ldrh	r2, [r7, #12]
 80021c4:	88bb      	ldrh	r3, [r7, #4]
 80021c6:	4413      	add	r3, r2
 80021c8:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 80021ca:	e7ce      	b.n	800216a <SSD1306_DrawLine+0x18c>
			break;
 80021cc:	bf00      	nop
		} 
	}
}
 80021ce:	371c      	adds	r7, #28
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd90      	pop	{r4, r7, pc}

080021d4 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80021d8:	2000      	movs	r0, #0
 80021da:	f7ff fdcf 	bl	8001d7c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80021de:	f7ff fd9f 	bl	8001d20 <SSD1306_UpdateScreen>
}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
	...

080021e8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80021ee:	4b07      	ldr	r3, [pc, #28]	; (800220c <ssd1306_I2C_Init+0x24>)
 80021f0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80021f2:	e002      	b.n	80021fa <ssd1306_I2C_Init+0x12>
		p--;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3b01      	subs	r3, #1
 80021f8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1f9      	bne.n	80021f4 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002200:	bf00      	nop
 8002202:	bf00      	nop
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	bc80      	pop	{r7}
 800220a:	4770      	bx	lr
 800220c:	0003d090 	.word	0x0003d090

08002210 <ssd1306_I2C_WriteMulti>:
extern int I2C1_Free;
void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002210:	b590      	push	{r4, r7, lr}
 8002212:	b0c7      	sub	sp, #284	; 0x11c
 8002214:	af02      	add	r7, sp, #8
 8002216:	4604      	mov	r4, r0
 8002218:	4608      	mov	r0, r1
 800221a:	f507 7188 	add.w	r1, r7, #272	; 0x110
 800221e:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8002222:	600a      	str	r2, [r1, #0]
 8002224:	4619      	mov	r1, r3
 8002226:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800222a:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 800222e:	4622      	mov	r2, r4
 8002230:	701a      	strb	r2, [r3, #0]
 8002232:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002236:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 800223a:	4602      	mov	r2, r0
 800223c:	701a      	strb	r2, [r3, #0]
 800223e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002242:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002246:	460a      	mov	r2, r1
 8002248:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 800224a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800224e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002252:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002256:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 800225a:	7812      	ldrb	r2, [r2, #0]
 800225c:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 800225e:	2300      	movs	r3, #0
 8002260:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002264:	e015      	b.n	8002292 <ssd1306_I2C_WriteMulti+0x82>
	dt[i+1] = data[i];
 8002266:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800226a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800226e:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002272:	6812      	ldr	r2, [r2, #0]
 8002274:	441a      	add	r2, r3
 8002276:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800227a:	3301      	adds	r3, #1
 800227c:	7811      	ldrb	r1, [r2, #0]
 800227e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002282:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8002286:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8002288:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800228c:	3301      	adds	r3, #1
 800228e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002292:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002296:	b29b      	uxth	r3, r3
 8002298:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800229c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80022a0:	8812      	ldrh	r2, [r2, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d8df      	bhi.n	8002266 <ssd1306_I2C_WriteMulti+0x56>
	//HAL_I2C_Master_Transmit_DMA(&hi2c1, address, dt, count+1);
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80022a6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80022aa:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	b299      	uxth	r1, r3
 80022b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80022b6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	3301      	adds	r3, #1
 80022be:	b29b      	uxth	r3, r3
 80022c0:	f107 020c 	add.w	r2, r7, #12
 80022c4:	200a      	movs	r0, #10
 80022c6:	9000      	str	r0, [sp, #0]
 80022c8:	4803      	ldr	r0, [pc, #12]	; (80022d8 <ssd1306_I2C_WriteMulti+0xc8>)
 80022ca:	f001 fbbb 	bl	8003a44 <HAL_I2C_Master_Transmit>
}
 80022ce:	bf00      	nop
 80022d0:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd90      	pop	{r4, r7, pc}
 80022d8:	200001fc 	.word	0x200001fc

080022dc <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af02      	add	r7, sp, #8
 80022e2:	4603      	mov	r3, r0
 80022e4:	71fb      	strb	r3, [r7, #7]
 80022e6:	460b      	mov	r3, r1
 80022e8:	71bb      	strb	r3, [r7, #6]
 80022ea:	4613      	mov	r3, r2
 80022ec:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80022ee:	79bb      	ldrb	r3, [r7, #6]
 80022f0:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80022f2:	797b      	ldrb	r3, [r7, #5]
 80022f4:	737b      	strb	r3, [r7, #13]
	//HAL_I2C_Master_Transmit_DMA(&hi2c1, address, dt, sizeof(dt));
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 2);
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	b299      	uxth	r1, r3
 80022fa:	f107 020c 	add.w	r2, r7, #12
 80022fe:	2302      	movs	r3, #2
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	2302      	movs	r3, #2
 8002304:	4803      	ldr	r0, [pc, #12]	; (8002314 <ssd1306_I2C_Write+0x38>)
 8002306:	f001 fb9d 	bl	8003a44 <HAL_I2C_Master_Transmit>
}
 800230a:	bf00      	nop
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	200001fc 	.word	0x200001fc

08002318 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	607b      	str	r3, [r7, #4]
 8002322:	4b10      	ldr	r3, [pc, #64]	; (8002364 <HAL_MspInit+0x4c>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002326:	4a0f      	ldr	r2, [pc, #60]	; (8002364 <HAL_MspInit+0x4c>)
 8002328:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800232c:	6453      	str	r3, [r2, #68]	; 0x44
 800232e:	4b0d      	ldr	r3, [pc, #52]	; (8002364 <HAL_MspInit+0x4c>)
 8002330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002332:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002336:	607b      	str	r3, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	603b      	str	r3, [r7, #0]
 800233e:	4b09      	ldr	r3, [pc, #36]	; (8002364 <HAL_MspInit+0x4c>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	4a08      	ldr	r2, [pc, #32]	; (8002364 <HAL_MspInit+0x4c>)
 8002344:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002348:	6413      	str	r3, [r2, #64]	; 0x40
 800234a:	4b06      	ldr	r3, [pc, #24]	; (8002364 <HAL_MspInit+0x4c>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002352:	603b      	str	r3, [r7, #0]
 8002354:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002356:	2007      	movs	r0, #7
 8002358:	f000 fce8 	bl	8002d2c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800235c:	bf00      	nop
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40023800 	.word	0x40023800

08002368 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	; 0x28
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a30      	ldr	r2, [pc, #192]	; (8002448 <HAL_I2C_MspInit+0xe0>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d15a      	bne.n	8002440 <HAL_I2C_MspInit+0xd8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	613b      	str	r3, [r7, #16]
 800238e:	4b2f      	ldr	r3, [pc, #188]	; (800244c <HAL_I2C_MspInit+0xe4>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	4a2e      	ldr	r2, [pc, #184]	; (800244c <HAL_I2C_MspInit+0xe4>)
 8002394:	f043 0302 	orr.w	r3, r3, #2
 8002398:	6313      	str	r3, [r2, #48]	; 0x30
 800239a:	4b2c      	ldr	r3, [pc, #176]	; (800244c <HAL_I2C_MspInit+0xe4>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80023a6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80023aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023ac:	2312      	movs	r3, #18
 80023ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b0:	2300      	movs	r3, #0
 80023b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b4:	2303      	movs	r3, #3
 80023b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023b8:	2304      	movs	r3, #4
 80023ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023bc:	f107 0314 	add.w	r3, r7, #20
 80023c0:	4619      	mov	r1, r3
 80023c2:	4823      	ldr	r0, [pc, #140]	; (8002450 <HAL_I2C_MspInit+0xe8>)
 80023c4:	f001 f860 	bl	8003488 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	4b1f      	ldr	r3, [pc, #124]	; (800244c <HAL_I2C_MspInit+0xe4>)
 80023ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d0:	4a1e      	ldr	r2, [pc, #120]	; (800244c <HAL_I2C_MspInit+0xe4>)
 80023d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023d6:	6413      	str	r3, [r2, #64]	; 0x40
 80023d8:	4b1c      	ldr	r3, [pc, #112]	; (800244c <HAL_I2C_MspInit+0xe4>)
 80023da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 80023e4:	4b1b      	ldr	r3, [pc, #108]	; (8002454 <HAL_I2C_MspInit+0xec>)
 80023e6:	4a1c      	ldr	r2, [pc, #112]	; (8002458 <HAL_I2C_MspInit+0xf0>)
 80023e8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 80023ea:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <HAL_I2C_MspInit+0xec>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023f0:	4b18      	ldr	r3, [pc, #96]	; (8002454 <HAL_I2C_MspInit+0xec>)
 80023f2:	2240      	movs	r2, #64	; 0x40
 80023f4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023f6:	4b17      	ldr	r3, [pc, #92]	; (8002454 <HAL_I2C_MspInit+0xec>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023fc:	4b15      	ldr	r3, [pc, #84]	; (8002454 <HAL_I2C_MspInit+0xec>)
 80023fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002402:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002404:	4b13      	ldr	r3, [pc, #76]	; (8002454 <HAL_I2C_MspInit+0xec>)
 8002406:	2200      	movs	r2, #0
 8002408:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800240a:	4b12      	ldr	r3, [pc, #72]	; (8002454 <HAL_I2C_MspInit+0xec>)
 800240c:	2200      	movs	r2, #0
 800240e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002410:	4b10      	ldr	r3, [pc, #64]	; (8002454 <HAL_I2C_MspInit+0xec>)
 8002412:	2200      	movs	r2, #0
 8002414:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002416:	4b0f      	ldr	r3, [pc, #60]	; (8002454 <HAL_I2C_MspInit+0xec>)
 8002418:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800241c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800241e:	4b0d      	ldr	r3, [pc, #52]	; (8002454 <HAL_I2C_MspInit+0xec>)
 8002420:	2200      	movs	r2, #0
 8002422:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002424:	480b      	ldr	r0, [pc, #44]	; (8002454 <HAL_I2C_MspInit+0xec>)
 8002426:	f000 fcc3 	bl	8002db0 <HAL_DMA_Init>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8002430:	f7ff fbac 	bl	8001b8c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a07      	ldr	r2, [pc, #28]	; (8002454 <HAL_I2C_MspInit+0xec>)
 8002438:	635a      	str	r2, [r3, #52]	; 0x34
 800243a:	4a06      	ldr	r2, [pc, #24]	; (8002454 <HAL_I2C_MspInit+0xec>)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002440:	bf00      	nop
 8002442:	3728      	adds	r7, #40	; 0x28
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40005400 	.word	0x40005400
 800244c:	40023800 	.word	0x40023800
 8002450:	40020400 	.word	0x40020400
 8002454:	20000250 	.word	0x20000250
 8002458:	40026028 	.word	0x40026028

0800245c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a14      	ldr	r2, [pc, #80]	; (80024bc <HAL_TIM_Base_MspInit+0x60>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d10e      	bne.n	800248c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	4b13      	ldr	r3, [pc, #76]	; (80024c0 <HAL_TIM_Base_MspInit+0x64>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002476:	4a12      	ldr	r2, [pc, #72]	; (80024c0 <HAL_TIM_Base_MspInit+0x64>)
 8002478:	f043 0301 	orr.w	r3, r3, #1
 800247c:	6453      	str	r3, [r2, #68]	; 0x44
 800247e:	4b10      	ldr	r3, [pc, #64]	; (80024c0 <HAL_TIM_Base_MspInit+0x64>)
 8002480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800248a:	e012      	b.n	80024b2 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002494:	d10d      	bne.n	80024b2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	60bb      	str	r3, [r7, #8]
 800249a:	4b09      	ldr	r3, [pc, #36]	; (80024c0 <HAL_TIM_Base_MspInit+0x64>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249e:	4a08      	ldr	r2, [pc, #32]	; (80024c0 <HAL_TIM_Base_MspInit+0x64>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	6413      	str	r3, [r2, #64]	; 0x40
 80024a6:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <HAL_TIM_Base_MspInit+0x64>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	60bb      	str	r3, [r7, #8]
 80024b0:	68bb      	ldr	r3, [r7, #8]
}
 80024b2:	bf00      	nop
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	40010000 	.word	0x40010000
 80024c0:	40023800 	.word	0x40023800

080024c4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b08a      	sub	sp, #40	; 0x28
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024cc:	f107 0314 	add.w	r3, r7, #20
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	605a      	str	r2, [r3, #4]
 80024d6:	609a      	str	r2, [r3, #8]
 80024d8:	60da      	str	r2, [r3, #12]
 80024da:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a1d      	ldr	r2, [pc, #116]	; (8002558 <HAL_TIM_Encoder_MspInit+0x94>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d133      	bne.n	800254e <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024e6:	2300      	movs	r3, #0
 80024e8:	613b      	str	r3, [r7, #16]
 80024ea:	4b1c      	ldr	r3, [pc, #112]	; (800255c <HAL_TIM_Encoder_MspInit+0x98>)
 80024ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ee:	4a1b      	ldr	r2, [pc, #108]	; (800255c <HAL_TIM_Encoder_MspInit+0x98>)
 80024f0:	f043 0302 	orr.w	r3, r3, #2
 80024f4:	6413      	str	r3, [r2, #64]	; 0x40
 80024f6:	4b19      	ldr	r3, [pc, #100]	; (800255c <HAL_TIM_Encoder_MspInit+0x98>)
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	613b      	str	r3, [r7, #16]
 8002500:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002502:	2300      	movs	r3, #0
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	4b15      	ldr	r3, [pc, #84]	; (800255c <HAL_TIM_Encoder_MspInit+0x98>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	4a14      	ldr	r2, [pc, #80]	; (800255c <HAL_TIM_Encoder_MspInit+0x98>)
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	6313      	str	r3, [r2, #48]	; 0x30
 8002512:	4b12      	ldr	r3, [pc, #72]	; (800255c <HAL_TIM_Encoder_MspInit+0x98>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800251e:	23c0      	movs	r3, #192	; 0xc0
 8002520:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002522:	2302      	movs	r3, #2
 8002524:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002526:	2301      	movs	r3, #1
 8002528:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800252a:	2300      	movs	r3, #0
 800252c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800252e:	2302      	movs	r3, #2
 8002530:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002532:	f107 0314 	add.w	r3, r7, #20
 8002536:	4619      	mov	r1, r3
 8002538:	4809      	ldr	r0, [pc, #36]	; (8002560 <HAL_TIM_Encoder_MspInit+0x9c>)
 800253a:	f000 ffa5 	bl	8003488 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800253e:	2200      	movs	r2, #0
 8002540:	2100      	movs	r1, #0
 8002542:	201d      	movs	r0, #29
 8002544:	f000 fbfd 	bl	8002d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002548:	201d      	movs	r0, #29
 800254a:	f000 fc16 	bl	8002d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800254e:	bf00      	nop
 8002550:	3728      	adds	r7, #40	; 0x28
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40000400 	.word	0x40000400
 800255c:	40023800 	.word	0x40023800
 8002560:	40020000 	.word	0x40020000

08002564 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b08a      	sub	sp, #40	; 0x28
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a34      	ldr	r2, [pc, #208]	; (8002654 <HAL_TIM_MspPostInit+0xf0>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d11f      	bne.n	80025c6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	613b      	str	r3, [r7, #16]
 800258a:	4b33      	ldr	r3, [pc, #204]	; (8002658 <HAL_TIM_MspPostInit+0xf4>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258e:	4a32      	ldr	r2, [pc, #200]	; (8002658 <HAL_TIM_MspPostInit+0xf4>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6313      	str	r3, [r2, #48]	; 0x30
 8002596:	4b30      	ldr	r3, [pc, #192]	; (8002658 <HAL_TIM_MspPostInit+0xf4>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	613b      	str	r3, [r7, #16]
 80025a0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80025a2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80025a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a8:	2302      	movs	r3, #2
 80025aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025ac:	2301      	movs	r3, #1
 80025ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b0:	2300      	movs	r3, #0
 80025b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80025b4:	2301      	movs	r3, #1
 80025b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b8:	f107 0314 	add.w	r3, r7, #20
 80025bc:	4619      	mov	r1, r3
 80025be:	4827      	ldr	r0, [pc, #156]	; (800265c <HAL_TIM_MspPostInit+0xf8>)
 80025c0:	f000 ff62 	bl	8003488 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80025c4:	e041      	b.n	800264a <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM2)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025ce:	d13c      	bne.n	800264a <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d0:	2300      	movs	r3, #0
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	4b20      	ldr	r3, [pc, #128]	; (8002658 <HAL_TIM_MspPostInit+0xf4>)
 80025d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d8:	4a1f      	ldr	r2, [pc, #124]	; (8002658 <HAL_TIM_MspPostInit+0xf4>)
 80025da:	f043 0301 	orr.w	r3, r3, #1
 80025de:	6313      	str	r3, [r2, #48]	; 0x30
 80025e0:	4b1d      	ldr	r3, [pc, #116]	; (8002658 <HAL_TIM_MspPostInit+0xf4>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	60fb      	str	r3, [r7, #12]
 80025ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ec:	2300      	movs	r3, #0
 80025ee:	60bb      	str	r3, [r7, #8]
 80025f0:	4b19      	ldr	r3, [pc, #100]	; (8002658 <HAL_TIM_MspPostInit+0xf4>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f4:	4a18      	ldr	r2, [pc, #96]	; (8002658 <HAL_TIM_MspPostInit+0xf4>)
 80025f6:	f043 0302 	orr.w	r3, r3, #2
 80025fa:	6313      	str	r3, [r2, #48]	; 0x30
 80025fc:	4b16      	ldr	r3, [pc, #88]	; (8002658 <HAL_TIM_MspPostInit+0xf4>)
 80025fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	60bb      	str	r3, [r7, #8]
 8002606:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002608:	2303      	movs	r3, #3
 800260a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260c:	2302      	movs	r3, #2
 800260e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002610:	2301      	movs	r3, #1
 8002612:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002614:	2300      	movs	r3, #0
 8002616:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002618:	2301      	movs	r3, #1
 800261a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	4619      	mov	r1, r3
 8002622:	480e      	ldr	r0, [pc, #56]	; (800265c <HAL_TIM_MspPostInit+0xf8>)
 8002624:	f000 ff30 	bl	8003488 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002628:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800262c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262e:	2302      	movs	r3, #2
 8002630:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002632:	2301      	movs	r3, #1
 8002634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002636:	2300      	movs	r3, #0
 8002638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800263a:	2301      	movs	r3, #1
 800263c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800263e:	f107 0314 	add.w	r3, r7, #20
 8002642:	4619      	mov	r1, r3
 8002644:	4806      	ldr	r0, [pc, #24]	; (8002660 <HAL_TIM_MspPostInit+0xfc>)
 8002646:	f000 ff1f 	bl	8003488 <HAL_GPIO_Init>
}
 800264a:	bf00      	nop
 800264c:	3728      	adds	r7, #40	; 0x28
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40010000 	.word	0x40010000
 8002658:	40023800 	.word	0x40023800
 800265c:	40020000 	.word	0x40020000
 8002660:	40020400 	.word	0x40020400

08002664 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b08c      	sub	sp, #48	; 0x30
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800266c:	f107 031c 	add.w	r3, r7, #28
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	605a      	str	r2, [r3, #4]
 8002676:	609a      	str	r2, [r3, #8]
 8002678:	60da      	str	r2, [r3, #12]
 800267a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a59      	ldr	r2, [pc, #356]	; (80027e8 <HAL_UART_MspInit+0x184>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d17a      	bne.n	800277c <HAL_UART_MspInit+0x118>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002686:	2300      	movs	r3, #0
 8002688:	61bb      	str	r3, [r7, #24]
 800268a:	4b58      	ldr	r3, [pc, #352]	; (80027ec <HAL_UART_MspInit+0x188>)
 800268c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268e:	4a57      	ldr	r2, [pc, #348]	; (80027ec <HAL_UART_MspInit+0x188>)
 8002690:	f043 0310 	orr.w	r3, r3, #16
 8002694:	6453      	str	r3, [r2, #68]	; 0x44
 8002696:	4b55      	ldr	r3, [pc, #340]	; (80027ec <HAL_UART_MspInit+0x188>)
 8002698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800269a:	f003 0310 	and.w	r3, r3, #16
 800269e:	61bb      	str	r3, [r7, #24]
 80026a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	617b      	str	r3, [r7, #20]
 80026a6:	4b51      	ldr	r3, [pc, #324]	; (80027ec <HAL_UART_MspInit+0x188>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026aa:	4a50      	ldr	r2, [pc, #320]	; (80027ec <HAL_UART_MspInit+0x188>)
 80026ac:	f043 0301 	orr.w	r3, r3, #1
 80026b0:	6313      	str	r3, [r2, #48]	; 0x30
 80026b2:	4b4e      	ldr	r3, [pc, #312]	; (80027ec <HAL_UART_MspInit+0x188>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	617b      	str	r3, [r7, #20]
 80026bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	613b      	str	r3, [r7, #16]
 80026c2:	4b4a      	ldr	r3, [pc, #296]	; (80027ec <HAL_UART_MspInit+0x188>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	4a49      	ldr	r2, [pc, #292]	; (80027ec <HAL_UART_MspInit+0x188>)
 80026c8:	f043 0302 	orr.w	r3, r3, #2
 80026cc:	6313      	str	r3, [r2, #48]	; 0x30
 80026ce:	4b47      	ldr	r3, [pc, #284]	; (80027ec <HAL_UART_MspInit+0x188>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	613b      	str	r3, [r7, #16]
 80026d8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80026da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e0:	2302      	movs	r3, #2
 80026e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e8:	2303      	movs	r3, #3
 80026ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026ec:	2307      	movs	r3, #7
 80026ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f0:	f107 031c 	add.w	r3, r7, #28
 80026f4:	4619      	mov	r1, r3
 80026f6:	483e      	ldr	r0, [pc, #248]	; (80027f0 <HAL_UART_MspInit+0x18c>)
 80026f8:	f000 fec6 	bl	8003488 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80026fc:	2380      	movs	r3, #128	; 0x80
 80026fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002700:	2302      	movs	r3, #2
 8002702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002704:	2300      	movs	r3, #0
 8002706:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002708:	2303      	movs	r3, #3
 800270a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800270c:	2307      	movs	r3, #7
 800270e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002710:	f107 031c 	add.w	r3, r7, #28
 8002714:	4619      	mov	r1, r3
 8002716:	4837      	ldr	r0, [pc, #220]	; (80027f4 <HAL_UART_MspInit+0x190>)
 8002718:	f000 feb6 	bl	8003488 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800271c:	4b36      	ldr	r3, [pc, #216]	; (80027f8 <HAL_UART_MspInit+0x194>)
 800271e:	4a37      	ldr	r2, [pc, #220]	; (80027fc <HAL_UART_MspInit+0x198>)
 8002720:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002722:	4b35      	ldr	r3, [pc, #212]	; (80027f8 <HAL_UART_MspInit+0x194>)
 8002724:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002728:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800272a:	4b33      	ldr	r3, [pc, #204]	; (80027f8 <HAL_UART_MspInit+0x194>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002730:	4b31      	ldr	r3, [pc, #196]	; (80027f8 <HAL_UART_MspInit+0x194>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002736:	4b30      	ldr	r3, [pc, #192]	; (80027f8 <HAL_UART_MspInit+0x194>)
 8002738:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800273c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800273e:	4b2e      	ldr	r3, [pc, #184]	; (80027f8 <HAL_UART_MspInit+0x194>)
 8002740:	2200      	movs	r2, #0
 8002742:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002744:	4b2c      	ldr	r3, [pc, #176]	; (80027f8 <HAL_UART_MspInit+0x194>)
 8002746:	2200      	movs	r2, #0
 8002748:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800274a:	4b2b      	ldr	r3, [pc, #172]	; (80027f8 <HAL_UART_MspInit+0x194>)
 800274c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002750:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002752:	4b29      	ldr	r3, [pc, #164]	; (80027f8 <HAL_UART_MspInit+0x194>)
 8002754:	2200      	movs	r2, #0
 8002756:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002758:	4b27      	ldr	r3, [pc, #156]	; (80027f8 <HAL_UART_MspInit+0x194>)
 800275a:	2200      	movs	r2, #0
 800275c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800275e:	4826      	ldr	r0, [pc, #152]	; (80027f8 <HAL_UART_MspInit+0x194>)
 8002760:	f000 fb26 	bl	8002db0 <HAL_DMA_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 800276a:	f7ff fa0f 	bl	8001b8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a21      	ldr	r2, [pc, #132]	; (80027f8 <HAL_UART_MspInit+0x194>)
 8002772:	63da      	str	r2, [r3, #60]	; 0x3c
 8002774:	4a20      	ldr	r2, [pc, #128]	; (80027f8 <HAL_UART_MspInit+0x194>)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800277a:	e030      	b.n	80027de <HAL_UART_MspInit+0x17a>
  else if(huart->Instance==USART2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a1f      	ldr	r2, [pc, #124]	; (8002800 <HAL_UART_MspInit+0x19c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d12b      	bne.n	80027de <HAL_UART_MspInit+0x17a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	4b18      	ldr	r3, [pc, #96]	; (80027ec <HAL_UART_MspInit+0x188>)
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	4a17      	ldr	r2, [pc, #92]	; (80027ec <HAL_UART_MspInit+0x188>)
 8002790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002794:	6413      	str	r3, [r2, #64]	; 0x40
 8002796:	4b15      	ldr	r3, [pc, #84]	; (80027ec <HAL_UART_MspInit+0x188>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	60bb      	str	r3, [r7, #8]
 80027a6:	4b11      	ldr	r3, [pc, #68]	; (80027ec <HAL_UART_MspInit+0x188>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	4a10      	ldr	r2, [pc, #64]	; (80027ec <HAL_UART_MspInit+0x188>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6313      	str	r3, [r2, #48]	; 0x30
 80027b2:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <HAL_UART_MspInit+0x188>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	60bb      	str	r3, [r7, #8]
 80027bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80027be:	230c      	movs	r3, #12
 80027c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c2:	2302      	movs	r3, #2
 80027c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027ca:	2303      	movs	r3, #3
 80027cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027ce:	2307      	movs	r3, #7
 80027d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d2:	f107 031c 	add.w	r3, r7, #28
 80027d6:	4619      	mov	r1, r3
 80027d8:	4805      	ldr	r0, [pc, #20]	; (80027f0 <HAL_UART_MspInit+0x18c>)
 80027da:	f000 fe55 	bl	8003488 <HAL_GPIO_Init>
}
 80027de:	bf00      	nop
 80027e0:	3730      	adds	r7, #48	; 0x30
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40011000 	.word	0x40011000
 80027ec:	40023800 	.word	0x40023800
 80027f0:	40020000 	.word	0x40020000
 80027f4:	40020400 	.word	0x40020400
 80027f8:	20000418 	.word	0x20000418
 80027fc:	40026440 	.word	0x40026440
 8002800:	40004400 	.word	0x40004400

08002804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002808:	e7fe      	b.n	8002808 <NMI_Handler+0x4>

0800280a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800280a:	b480      	push	{r7}
 800280c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800280e:	e7fe      	b.n	800280e <HardFault_Handler+0x4>

08002810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002814:	e7fe      	b.n	8002814 <MemManage_Handler+0x4>

08002816 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002816:	b480      	push	{r7}
 8002818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800281a:	e7fe      	b.n	800281a <BusFault_Handler+0x4>

0800281c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002820:	e7fe      	b.n	8002820 <UsageFault_Handler+0x4>

08002822 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002822:	b480      	push	{r7}
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800282e:	b480      	push	{r7}
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002832:	bf00      	nop
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr

0800283a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800283a:	b480      	push	{r7}
 800283c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800283e:	bf00      	nop
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr

08002846 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800284a:	f000 f963 	bl	8002b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
	...

08002854 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002858:	4802      	ldr	r0, [pc, #8]	; (8002864 <DMA1_Stream1_IRQHandler+0x10>)
 800285a:	f000 fbaf 	bl	8002fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20000250 	.word	0x20000250

08002868 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800286c:	4802      	ldr	r0, [pc, #8]	; (8002878 <TIM3_IRQHandler+0x10>)
 800286e:	f002 fcb7 	bl	80051e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002872:	bf00      	nop
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000340 	.word	0x20000340

0800287c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002880:	4802      	ldr	r0, [pc, #8]	; (800288c <DMA2_Stream2_IRQHandler+0x10>)
 8002882:	f000 fb9b 	bl	8002fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002886:	bf00      	nop
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	20000418 	.word	0x20000418

08002890 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return 1;
 8002894:	2301      	movs	r3, #1
}
 8002896:	4618      	mov	r0, r3
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr

0800289e <_kill>:

int _kill(int pid, int sig)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b082      	sub	sp, #8
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
 80028a6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028a8:	f004 fdd6 	bl	8007458 <__errno>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2216      	movs	r2, #22
 80028b0:	601a      	str	r2, [r3, #0]
  return -1;
 80028b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <_exit>:

void _exit (int status)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b082      	sub	sp, #8
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80028c6:	f04f 31ff 	mov.w	r1, #4294967295
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7ff ffe7 	bl	800289e <_kill>
  while (1) {}    /* Make sure we hang here */
 80028d0:	e7fe      	b.n	80028d0 <_exit+0x12>

080028d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b086      	sub	sp, #24
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	60f8      	str	r0, [r7, #12]
 80028da:	60b9      	str	r1, [r7, #8]
 80028dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028de:	2300      	movs	r3, #0
 80028e0:	617b      	str	r3, [r7, #20]
 80028e2:	e00a      	b.n	80028fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80028e4:	f3af 8000 	nop.w
 80028e8:	4601      	mov	r1, r0
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	1c5a      	adds	r2, r3, #1
 80028ee:	60ba      	str	r2, [r7, #8]
 80028f0:	b2ca      	uxtb	r2, r1
 80028f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	3301      	adds	r3, #1
 80028f8:	617b      	str	r3, [r7, #20]
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	429a      	cmp	r2, r3
 8002900:	dbf0      	blt.n	80028e4 <_read+0x12>
  }

  return len;
 8002902:	687b      	ldr	r3, [r7, #4]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	e009      	b.n	8002932 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	1c5a      	adds	r2, r3, #1
 8002922:	60ba      	str	r2, [r7, #8]
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	3301      	adds	r3, #1
 8002930:	617b      	str	r3, [r7, #20]
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	429a      	cmp	r2, r3
 8002938:	dbf1      	blt.n	800291e <_write+0x12>
  }
  return len;
 800293a:	687b      	ldr	r3, [r7, #4]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <_close>:

int _close(int file)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800294c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002950:	4618      	mov	r0, r3
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	bc80      	pop	{r7}
 8002958:	4770      	bx	lr

0800295a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
 8002962:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800296a:	605a      	str	r2, [r3, #4]
  return 0;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr

08002978 <_isatty>:

int _isatty(int file)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002980:	2301      	movs	r3, #1
}
 8002982:	4618      	mov	r0, r3
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr

0800298c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr

080029a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029ac:	4a14      	ldr	r2, [pc, #80]	; (8002a00 <_sbrk+0x5c>)
 80029ae:	4b15      	ldr	r3, [pc, #84]	; (8002a04 <_sbrk+0x60>)
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029b8:	4b13      	ldr	r3, [pc, #76]	; (8002a08 <_sbrk+0x64>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d102      	bne.n	80029c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029c0:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <_sbrk+0x64>)
 80029c2:	4a12      	ldr	r2, [pc, #72]	; (8002a0c <_sbrk+0x68>)
 80029c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029c6:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <_sbrk+0x64>)
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4413      	add	r3, r2
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d207      	bcs.n	80029e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029d4:	f004 fd40 	bl	8007458 <__errno>
 80029d8:	4603      	mov	r3, r0
 80029da:	220c      	movs	r2, #12
 80029dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029de:	f04f 33ff 	mov.w	r3, #4294967295
 80029e2:	e009      	b.n	80029f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029e4:	4b08      	ldr	r3, [pc, #32]	; (8002a08 <_sbrk+0x64>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029ea:	4b07      	ldr	r3, [pc, #28]	; (8002a08 <_sbrk+0x64>)
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4413      	add	r3, r2
 80029f2:	4a05      	ldr	r2, [pc, #20]	; (8002a08 <_sbrk+0x64>)
 80029f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029f6:	68fb      	ldr	r3, [r7, #12]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3718      	adds	r7, #24
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	20020000 	.word	0x20020000
 8002a04:	00000400 	.word	0x00000400
 8002a08:	200008e0 	.word	0x200008e0
 8002a0c:	20000a38 	.word	0x20000a38

08002a10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a14:	bf00      	nop
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr

08002a1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a54 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a20:	f7ff fff6 	bl	8002a10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a24:	480c      	ldr	r0, [pc, #48]	; (8002a58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a26:	490d      	ldr	r1, [pc, #52]	; (8002a5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a28:	4a0d      	ldr	r2, [pc, #52]	; (8002a60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a2c:	e002      	b.n	8002a34 <LoopCopyDataInit>

08002a2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a32:	3304      	adds	r3, #4

08002a34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a38:	d3f9      	bcc.n	8002a2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a3a:	4a0a      	ldr	r2, [pc, #40]	; (8002a64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a3c:	4c0a      	ldr	r4, [pc, #40]	; (8002a68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a40:	e001      	b.n	8002a46 <LoopFillZerobss>

08002a42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a44:	3204      	adds	r2, #4

08002a46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a48:	d3fb      	bcc.n	8002a42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a4a:	f004 fd0b 	bl	8007464 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a4e:	f7fe fba5 	bl	800119c <main>
  bx  lr    
 8002a52:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a5c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002a60:	0800a0b4 	.word	0x0800a0b4
  ldr r2, =_sbss
 8002a64:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002a68:	20000a34 	.word	0x20000a34

08002a6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a6c:	e7fe      	b.n	8002a6c <ADC_IRQHandler>
	...

08002a70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a74:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <HAL_Init+0x40>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a0d      	ldr	r2, [pc, #52]	; (8002ab0 <HAL_Init+0x40>)
 8002a7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a80:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <HAL_Init+0x40>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a0a      	ldr	r2, [pc, #40]	; (8002ab0 <HAL_Init+0x40>)
 8002a86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a8c:	4b08      	ldr	r3, [pc, #32]	; (8002ab0 <HAL_Init+0x40>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a07      	ldr	r2, [pc, #28]	; (8002ab0 <HAL_Init+0x40>)
 8002a92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a98:	2003      	movs	r0, #3
 8002a9a:	f000 f947 	bl	8002d2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a9e:	2000      	movs	r0, #0
 8002aa0:	f000 f808 	bl	8002ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002aa4:	f7ff fc38 	bl	8002318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	40023c00 	.word	0x40023c00

08002ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002abc:	4b12      	ldr	r3, [pc, #72]	; (8002b08 <HAL_InitTick+0x54>)
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <HAL_InitTick+0x58>)
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 f95f 	bl	8002d96 <HAL_SYSTICK_Config>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e00e      	b.n	8002b00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b0f      	cmp	r3, #15
 8002ae6:	d80a      	bhi.n	8002afe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ae8:	2200      	movs	r2, #0
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	f04f 30ff 	mov.w	r0, #4294967295
 8002af0:	f000 f927 	bl	8002d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002af4:	4a06      	ldr	r2, [pc, #24]	; (8002b10 <HAL_InitTick+0x5c>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
 8002afc:	e000      	b.n	8002b00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	2000000c 	.word	0x2000000c
 8002b0c:	20000014 	.word	0x20000014
 8002b10:	20000010 	.word	0x20000010

08002b14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b18:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <HAL_IncTick+0x1c>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	4b05      	ldr	r3, [pc, #20]	; (8002b34 <HAL_IncTick+0x20>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4413      	add	r3, r2
 8002b24:	4a03      	ldr	r2, [pc, #12]	; (8002b34 <HAL_IncTick+0x20>)
 8002b26:	6013      	str	r3, [r2, #0]
}
 8002b28:	bf00      	nop
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr
 8002b30:	20000014 	.word	0x20000014
 8002b34:	200008e4 	.word	0x200008e4

08002b38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b3c:	4b02      	ldr	r3, [pc, #8]	; (8002b48 <HAL_GetTick+0x10>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr
 8002b48:	200008e4 	.word	0x200008e4

08002b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b54:	f7ff fff0 	bl	8002b38 <HAL_GetTick>
 8002b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b64:	d005      	beq.n	8002b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b66:	4b0a      	ldr	r3, [pc, #40]	; (8002b90 <HAL_Delay+0x44>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	4413      	add	r3, r2
 8002b70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b72:	bf00      	nop
 8002b74:	f7ff ffe0 	bl	8002b38 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d8f7      	bhi.n	8002b74 <HAL_Delay+0x28>
  {
  }
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20000014 	.word	0x20000014

08002b94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ba4:	4b0c      	ldr	r3, [pc, #48]	; (8002bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bc6:	4a04      	ldr	r2, [pc, #16]	; (8002bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	60d3      	str	r3, [r2, #12]
}
 8002bcc:	bf00      	nop
 8002bce:	3714      	adds	r7, #20
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bc80      	pop	{r7}
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	0a1b      	lsrs	r3, r3, #8
 8002be6:	f003 0307 	and.w	r3, r3, #7
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	e000ed00 	.word	0xe000ed00

08002bf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	4603      	mov	r3, r0
 8002c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	db0b      	blt.n	8002c22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	f003 021f 	and.w	r2, r3, #31
 8002c10:	4906      	ldr	r1, [pc, #24]	; (8002c2c <__NVIC_EnableIRQ+0x34>)
 8002c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c16:	095b      	lsrs	r3, r3, #5
 8002c18:	2001      	movs	r0, #1
 8002c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c22:	bf00      	nop
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr
 8002c2c:	e000e100 	.word	0xe000e100

08002c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	6039      	str	r1, [r7, #0]
 8002c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	db0a      	blt.n	8002c5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	b2da      	uxtb	r2, r3
 8002c48:	490c      	ldr	r1, [pc, #48]	; (8002c7c <__NVIC_SetPriority+0x4c>)
 8002c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4e:	0112      	lsls	r2, r2, #4
 8002c50:	b2d2      	uxtb	r2, r2
 8002c52:	440b      	add	r3, r1
 8002c54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c58:	e00a      	b.n	8002c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	4908      	ldr	r1, [pc, #32]	; (8002c80 <__NVIC_SetPriority+0x50>)
 8002c60:	79fb      	ldrb	r3, [r7, #7]
 8002c62:	f003 030f 	and.w	r3, r3, #15
 8002c66:	3b04      	subs	r3, #4
 8002c68:	0112      	lsls	r2, r2, #4
 8002c6a:	b2d2      	uxtb	r2, r2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	761a      	strb	r2, [r3, #24]
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000e100 	.word	0xe000e100
 8002c80:	e000ed00 	.word	0xe000ed00

08002c84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b089      	sub	sp, #36	; 0x24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	f1c3 0307 	rsb	r3, r3, #7
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	bf28      	it	cs
 8002ca2:	2304      	movcs	r3, #4
 8002ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	3304      	adds	r3, #4
 8002caa:	2b06      	cmp	r3, #6
 8002cac:	d902      	bls.n	8002cb4 <NVIC_EncodePriority+0x30>
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	3b03      	subs	r3, #3
 8002cb2:	e000      	b.n	8002cb6 <NVIC_EncodePriority+0x32>
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	43da      	mvns	r2, r3
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	401a      	ands	r2, r3
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd6:	43d9      	mvns	r1, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cdc:	4313      	orrs	r3, r2
         );
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3724      	adds	r7, #36	; 0x24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr

08002ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cf8:	d301      	bcc.n	8002cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e00f      	b.n	8002d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cfe:	4a0a      	ldr	r2, [pc, #40]	; (8002d28 <SysTick_Config+0x40>)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3b01      	subs	r3, #1
 8002d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d06:	210f      	movs	r1, #15
 8002d08:	f04f 30ff 	mov.w	r0, #4294967295
 8002d0c:	f7ff ff90 	bl	8002c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d10:	4b05      	ldr	r3, [pc, #20]	; (8002d28 <SysTick_Config+0x40>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d16:	4b04      	ldr	r3, [pc, #16]	; (8002d28 <SysTick_Config+0x40>)
 8002d18:	2207      	movs	r2, #7
 8002d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	e000e010 	.word	0xe000e010

08002d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff ff2d 	bl	8002b94 <__NVIC_SetPriorityGrouping>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b086      	sub	sp, #24
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	4603      	mov	r3, r0
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	607a      	str	r2, [r7, #4]
 8002d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d54:	f7ff ff42 	bl	8002bdc <__NVIC_GetPriorityGrouping>
 8002d58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	68b9      	ldr	r1, [r7, #8]
 8002d5e:	6978      	ldr	r0, [r7, #20]
 8002d60:	f7ff ff90 	bl	8002c84 <NVIC_EncodePriority>
 8002d64:	4602      	mov	r2, r0
 8002d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d6a:	4611      	mov	r1, r2
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff ff5f 	bl	8002c30 <__NVIC_SetPriority>
}
 8002d72:	bf00      	nop
 8002d74:	3718      	adds	r7, #24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b082      	sub	sp, #8
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	4603      	mov	r3, r0
 8002d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7ff ff35 	bl	8002bf8 <__NVIC_EnableIRQ>
}
 8002d8e:	bf00      	nop
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b082      	sub	sp, #8
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7ff ffa2 	bl	8002ce8 <SysTick_Config>
 8002da4:	4603      	mov	r3, r0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
	...

08002db0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002db8:	2300      	movs	r3, #0
 8002dba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002dbc:	f7ff febc 	bl	8002b38 <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e099      	b.n	8002f00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2202      	movs	r2, #2
 8002dd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0201 	bic.w	r2, r2, #1
 8002dea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dec:	e00f      	b.n	8002e0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dee:	f7ff fea3 	bl	8002b38 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b05      	cmp	r3, #5
 8002dfa:	d908      	bls.n	8002e0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2220      	movs	r2, #32
 8002e00:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2203      	movs	r2, #3
 8002e06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e078      	b.n	8002f00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0301 	and.w	r3, r3, #1
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d1e8      	bne.n	8002dee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	4b38      	ldr	r3, [pc, #224]	; (8002f08 <HAL_DMA_Init+0x158>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685a      	ldr	r2, [r3, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a1b      	ldr	r3, [r3, #32]
 8002e58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d107      	bne.n	8002e78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e70:	4313      	orrs	r3, r2
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	f023 0307 	bic.w	r3, r3, #7
 8002e8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e94:	697a      	ldr	r2, [r7, #20]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d117      	bne.n	8002ed2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00e      	beq.n	8002ed2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 fa6d 	bl	8003394 <DMA_CheckFifoParam>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d008      	beq.n	8002ed2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2240      	movs	r2, #64	; 0x40
 8002ec4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e016      	b.n	8002f00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 fa26 	bl	800332c <DMA_CalcBaseAndBitshift>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee8:	223f      	movs	r2, #63	; 0x3f
 8002eea:	409a      	lsls	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3718      	adds	r7, #24
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	f010803f 	.word	0xf010803f

08002f0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
 8002f18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d101      	bne.n	8002f32 <HAL_DMA_Start_IT+0x26>
 8002f2e:	2302      	movs	r3, #2
 8002f30:	e040      	b.n	8002fb4 <HAL_DMA_Start_IT+0xa8>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d12f      	bne.n	8002fa6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2202      	movs	r2, #2
 8002f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	68b9      	ldr	r1, [r7, #8]
 8002f5a:	68f8      	ldr	r0, [r7, #12]
 8002f5c:	f000 f9b8 	bl	80032d0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f64:	223f      	movs	r2, #63	; 0x3f
 8002f66:	409a      	lsls	r2, r3
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f042 0216 	orr.w	r2, r2, #22
 8002f7a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d007      	beq.n	8002f94 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f042 0208 	orr.w	r2, r2, #8
 8002f92:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0201 	orr.w	r2, r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	e005      	b.n	8002fb2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002fae:	2302      	movs	r3, #2
 8002fb0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3718      	adds	r7, #24
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fc8:	4b8e      	ldr	r3, [pc, #568]	; (8003204 <HAL_DMA_IRQHandler+0x248>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a8e      	ldr	r2, [pc, #568]	; (8003208 <HAL_DMA_IRQHandler+0x24c>)
 8002fce:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd2:	0a9b      	lsrs	r3, r3, #10
 8002fd4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fda:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe6:	2208      	movs	r2, #8
 8002fe8:	409a      	lsls	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	4013      	ands	r3, r2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d01a      	beq.n	8003028 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d013      	beq.n	8003028 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0204 	bic.w	r2, r2, #4
 800300e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003014:	2208      	movs	r2, #8
 8003016:	409a      	lsls	r2, r3
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003020:	f043 0201 	orr.w	r2, r3, #1
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800302c:	2201      	movs	r2, #1
 800302e:	409a      	lsls	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4013      	ands	r3, r2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d012      	beq.n	800305e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00b      	beq.n	800305e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800304a:	2201      	movs	r2, #1
 800304c:	409a      	lsls	r2, r3
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003056:	f043 0202 	orr.w	r2, r3, #2
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003062:	2204      	movs	r2, #4
 8003064:	409a      	lsls	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4013      	ands	r3, r2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d012      	beq.n	8003094 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00b      	beq.n	8003094 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003080:	2204      	movs	r2, #4
 8003082:	409a      	lsls	r2, r3
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800308c:	f043 0204 	orr.w	r2, r3, #4
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003098:	2210      	movs	r2, #16
 800309a:	409a      	lsls	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4013      	ands	r3, r2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d043      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d03c      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b6:	2210      	movs	r2, #16
 80030b8:	409a      	lsls	r2, r3
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d018      	beq.n	80030fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d108      	bne.n	80030ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d024      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	4798      	blx	r3
 80030ea:	e01f      	b.n	800312c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d01b      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	4798      	blx	r3
 80030fc:	e016      	b.n	800312c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003108:	2b00      	cmp	r3, #0
 800310a:	d107      	bne.n	800311c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0208 	bic.w	r2, r2, #8
 800311a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003130:	2220      	movs	r2, #32
 8003132:	409a      	lsls	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4013      	ands	r3, r2
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 808f 	beq.w	800325c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0310 	and.w	r3, r3, #16
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 8087 	beq.w	800325c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003152:	2220      	movs	r2, #32
 8003154:	409a      	lsls	r2, r3
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b05      	cmp	r3, #5
 8003164:	d136      	bne.n	80031d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 0216 	bic.w	r2, r2, #22
 8003174:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	695a      	ldr	r2, [r3, #20]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003184:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318a:	2b00      	cmp	r3, #0
 800318c:	d103      	bne.n	8003196 <HAL_DMA_IRQHandler+0x1da>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003192:	2b00      	cmp	r3, #0
 8003194:	d007      	beq.n	80031a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 0208 	bic.w	r2, r2, #8
 80031a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031aa:	223f      	movs	r2, #63	; 0x3f
 80031ac:	409a      	lsls	r2, r3
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d07e      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	4798      	blx	r3
        }
        return;
 80031d2:	e079      	b.n	80032c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d01d      	beq.n	800321e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10d      	bne.n	800320c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d031      	beq.n	800325c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	4798      	blx	r3
 8003200:	e02c      	b.n	800325c <HAL_DMA_IRQHandler+0x2a0>
 8003202:	bf00      	nop
 8003204:	2000000c 	.word	0x2000000c
 8003208:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003210:	2b00      	cmp	r3, #0
 8003212:	d023      	beq.n	800325c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	4798      	blx	r3
 800321c:	e01e      	b.n	800325c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003228:	2b00      	cmp	r3, #0
 800322a:	d10f      	bne.n	800324c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0210 	bic.w	r2, r2, #16
 800323a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003250:	2b00      	cmp	r3, #0
 8003252:	d003      	beq.n	800325c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003260:	2b00      	cmp	r3, #0
 8003262:	d032      	beq.n	80032ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b00      	cmp	r3, #0
 800326e:	d022      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2205      	movs	r2, #5
 8003274:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0201 	bic.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	3301      	adds	r3, #1
 800328c:	60bb      	str	r3, [r7, #8]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	429a      	cmp	r2, r3
 8003292:	d307      	bcc.n	80032a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1f2      	bne.n	8003288 <HAL_DMA_IRQHandler+0x2cc>
 80032a2:	e000      	b.n	80032a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d005      	beq.n	80032ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	4798      	blx	r3
 80032c6:	e000      	b.n	80032ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80032c8:	bf00      	nop
    }
  }
}
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
 80032dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80032ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	2b40      	cmp	r3, #64	; 0x40
 80032fc:	d108      	bne.n	8003310 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68ba      	ldr	r2, [r7, #8]
 800330c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800330e:	e007      	b.n	8003320 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	60da      	str	r2, [r3, #12]
}
 8003320:	bf00      	nop
 8003322:	3714      	adds	r7, #20
 8003324:	46bd      	mov	sp, r7
 8003326:	bc80      	pop	{r7}
 8003328:	4770      	bx	lr
	...

0800332c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800332c:	b480      	push	{r7}
 800332e:	b085      	sub	sp, #20
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	b2db      	uxtb	r3, r3
 800333a:	3b10      	subs	r3, #16
 800333c:	4a13      	ldr	r2, [pc, #76]	; (800338c <DMA_CalcBaseAndBitshift+0x60>)
 800333e:	fba2 2303 	umull	r2, r3, r2, r3
 8003342:	091b      	lsrs	r3, r3, #4
 8003344:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003346:	4a12      	ldr	r2, [pc, #72]	; (8003390 <DMA_CalcBaseAndBitshift+0x64>)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4413      	add	r3, r2
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2b03      	cmp	r3, #3
 8003358:	d909      	bls.n	800336e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003362:	f023 0303 	bic.w	r3, r3, #3
 8003366:	1d1a      	adds	r2, r3, #4
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	659a      	str	r2, [r3, #88]	; 0x58
 800336c:	e007      	b.n	800337e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003376:	f023 0303 	bic.w	r3, r3, #3
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003382:	4618      	mov	r0, r3
 8003384:	3714      	adds	r7, #20
 8003386:	46bd      	mov	sp, r7
 8003388:	bc80      	pop	{r7}
 800338a:	4770      	bx	lr
 800338c:	aaaaaaab 	.word	0xaaaaaaab
 8003390:	08009d2c 	.word	0x08009d2c

08003394 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800339c:	2300      	movs	r3, #0
 800339e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d11f      	bne.n	80033ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b03      	cmp	r3, #3
 80033b2:	d856      	bhi.n	8003462 <DMA_CheckFifoParam+0xce>
 80033b4:	a201      	add	r2, pc, #4	; (adr r2, 80033bc <DMA_CheckFifoParam+0x28>)
 80033b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ba:	bf00      	nop
 80033bc:	080033cd 	.word	0x080033cd
 80033c0:	080033df 	.word	0x080033df
 80033c4:	080033cd 	.word	0x080033cd
 80033c8:	08003463 	.word	0x08003463
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d046      	beq.n	8003466 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033dc:	e043      	b.n	8003466 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033e6:	d140      	bne.n	800346a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ec:	e03d      	b.n	800346a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033f6:	d121      	bne.n	800343c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	2b03      	cmp	r3, #3
 80033fc:	d837      	bhi.n	800346e <DMA_CheckFifoParam+0xda>
 80033fe:	a201      	add	r2, pc, #4	; (adr r2, 8003404 <DMA_CheckFifoParam+0x70>)
 8003400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003404:	08003415 	.word	0x08003415
 8003408:	0800341b 	.word	0x0800341b
 800340c:	08003415 	.word	0x08003415
 8003410:	0800342d 	.word	0x0800342d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	73fb      	strb	r3, [r7, #15]
      break;
 8003418:	e030      	b.n	800347c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d025      	beq.n	8003472 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800342a:	e022      	b.n	8003472 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003430:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003434:	d11f      	bne.n	8003476 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800343a:	e01c      	b.n	8003476 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	2b02      	cmp	r3, #2
 8003440:	d903      	bls.n	800344a <DMA_CheckFifoParam+0xb6>
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	2b03      	cmp	r3, #3
 8003446:	d003      	beq.n	8003450 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003448:	e018      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	73fb      	strb	r3, [r7, #15]
      break;
 800344e:	e015      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003454:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00e      	beq.n	800347a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
      break;
 8003460:	e00b      	b.n	800347a <DMA_CheckFifoParam+0xe6>
      break;
 8003462:	bf00      	nop
 8003464:	e00a      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 8003466:	bf00      	nop
 8003468:	e008      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 800346a:	bf00      	nop
 800346c:	e006      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 800346e:	bf00      	nop
 8003470:	e004      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 8003472:	bf00      	nop
 8003474:	e002      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;   
 8003476:	bf00      	nop
 8003478:	e000      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 800347a:	bf00      	nop
    }
  } 
  
  return status; 
 800347c:	7bfb      	ldrb	r3, [r7, #15]
}
 800347e:	4618      	mov	r0, r3
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	bc80      	pop	{r7}
 8003486:	4770      	bx	lr

08003488 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003488:	b480      	push	{r7}
 800348a:	b089      	sub	sp, #36	; 0x24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003492:	2300      	movs	r3, #0
 8003494:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003496:	2300      	movs	r3, #0
 8003498:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800349a:	2300      	movs	r3, #0
 800349c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800349e:	2300      	movs	r3, #0
 80034a0:	61fb      	str	r3, [r7, #28]
 80034a2:	e159      	b.n	8003758 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034a4:	2201      	movs	r2, #1
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	4013      	ands	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	429a      	cmp	r2, r3
 80034be:	f040 8148 	bne.w	8003752 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f003 0303 	and.w	r3, r3, #3
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d005      	beq.n	80034da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d130      	bne.n	800353c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	2203      	movs	r2, #3
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	43db      	mvns	r3, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4013      	ands	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	4313      	orrs	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003510:	2201      	movs	r2, #1
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4013      	ands	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	091b      	lsrs	r3, r3, #4
 8003526:	f003 0201 	and.w	r2, r3, #1
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	4313      	orrs	r3, r2
 8003534:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f003 0303 	and.w	r3, r3, #3
 8003544:	2b03      	cmp	r3, #3
 8003546:	d017      	beq.n	8003578 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	2203      	movs	r2, #3
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	43db      	mvns	r3, r3
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	4013      	ands	r3, r2
 800355e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4313      	orrs	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 0303 	and.w	r3, r3, #3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d123      	bne.n	80035cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	08da      	lsrs	r2, r3, #3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3208      	adds	r2, #8
 800358c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003590:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	220f      	movs	r2, #15
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	43db      	mvns	r3, r3
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4013      	ands	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	691a      	ldr	r2, [r3, #16]
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	f003 0307 	and.w	r3, r3, #7
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	08da      	lsrs	r2, r3, #3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	3208      	adds	r2, #8
 80035c6:	69b9      	ldr	r1, [r7, #24]
 80035c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	2203      	movs	r2, #3
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	43db      	mvns	r3, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f003 0203 	and.w	r2, r3, #3
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 80a2 	beq.w	8003752 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	4b56      	ldr	r3, [pc, #344]	; (800376c <HAL_GPIO_Init+0x2e4>)
 8003614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003616:	4a55      	ldr	r2, [pc, #340]	; (800376c <HAL_GPIO_Init+0x2e4>)
 8003618:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800361c:	6453      	str	r3, [r2, #68]	; 0x44
 800361e:	4b53      	ldr	r3, [pc, #332]	; (800376c <HAL_GPIO_Init+0x2e4>)
 8003620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003622:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800362a:	4a51      	ldr	r2, [pc, #324]	; (8003770 <HAL_GPIO_Init+0x2e8>)
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	089b      	lsrs	r3, r3, #2
 8003630:	3302      	adds	r3, #2
 8003632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003636:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	220f      	movs	r2, #15
 8003642:	fa02 f303 	lsl.w	r3, r2, r3
 8003646:	43db      	mvns	r3, r3
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4013      	ands	r3, r2
 800364c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a48      	ldr	r2, [pc, #288]	; (8003774 <HAL_GPIO_Init+0x2ec>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d019      	beq.n	800368a <HAL_GPIO_Init+0x202>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a47      	ldr	r2, [pc, #284]	; (8003778 <HAL_GPIO_Init+0x2f0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d013      	beq.n	8003686 <HAL_GPIO_Init+0x1fe>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a46      	ldr	r2, [pc, #280]	; (800377c <HAL_GPIO_Init+0x2f4>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d00d      	beq.n	8003682 <HAL_GPIO_Init+0x1fa>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a45      	ldr	r2, [pc, #276]	; (8003780 <HAL_GPIO_Init+0x2f8>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d007      	beq.n	800367e <HAL_GPIO_Init+0x1f6>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a44      	ldr	r2, [pc, #272]	; (8003784 <HAL_GPIO_Init+0x2fc>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d101      	bne.n	800367a <HAL_GPIO_Init+0x1f2>
 8003676:	2304      	movs	r3, #4
 8003678:	e008      	b.n	800368c <HAL_GPIO_Init+0x204>
 800367a:	2307      	movs	r3, #7
 800367c:	e006      	b.n	800368c <HAL_GPIO_Init+0x204>
 800367e:	2303      	movs	r3, #3
 8003680:	e004      	b.n	800368c <HAL_GPIO_Init+0x204>
 8003682:	2302      	movs	r3, #2
 8003684:	e002      	b.n	800368c <HAL_GPIO_Init+0x204>
 8003686:	2301      	movs	r3, #1
 8003688:	e000      	b.n	800368c <HAL_GPIO_Init+0x204>
 800368a:	2300      	movs	r3, #0
 800368c:	69fa      	ldr	r2, [r7, #28]
 800368e:	f002 0203 	and.w	r2, r2, #3
 8003692:	0092      	lsls	r2, r2, #2
 8003694:	4093      	lsls	r3, r2
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4313      	orrs	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800369c:	4934      	ldr	r1, [pc, #208]	; (8003770 <HAL_GPIO_Init+0x2e8>)
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	089b      	lsrs	r3, r3, #2
 80036a2:	3302      	adds	r3, #2
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036aa:	4b37      	ldr	r3, [pc, #220]	; (8003788 <HAL_GPIO_Init+0x300>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	43db      	mvns	r3, r3
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	4013      	ands	r3, r2
 80036b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d003      	beq.n	80036ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036ce:	4a2e      	ldr	r2, [pc, #184]	; (8003788 <HAL_GPIO_Init+0x300>)
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036d4:	4b2c      	ldr	r3, [pc, #176]	; (8003788 <HAL_GPIO_Init+0x300>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	43db      	mvns	r3, r3
 80036de:	69ba      	ldr	r2, [r7, #24]
 80036e0:	4013      	ands	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d003      	beq.n	80036f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036f8:	4a23      	ldr	r2, [pc, #140]	; (8003788 <HAL_GPIO_Init+0x300>)
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036fe:	4b22      	ldr	r3, [pc, #136]	; (8003788 <HAL_GPIO_Init+0x300>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	43db      	mvns	r3, r3
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	4013      	ands	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d003      	beq.n	8003722 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4313      	orrs	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003722:	4a19      	ldr	r2, [pc, #100]	; (8003788 <HAL_GPIO_Init+0x300>)
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003728:	4b17      	ldr	r3, [pc, #92]	; (8003788 <HAL_GPIO_Init+0x300>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	43db      	mvns	r3, r3
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	4013      	ands	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d003      	beq.n	800374c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800374c:	4a0e      	ldr	r2, [pc, #56]	; (8003788 <HAL_GPIO_Init+0x300>)
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	3301      	adds	r3, #1
 8003756:	61fb      	str	r3, [r7, #28]
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	2b0f      	cmp	r3, #15
 800375c:	f67f aea2 	bls.w	80034a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003760:	bf00      	nop
 8003762:	bf00      	nop
 8003764:	3724      	adds	r7, #36	; 0x24
 8003766:	46bd      	mov	sp, r7
 8003768:	bc80      	pop	{r7}
 800376a:	4770      	bx	lr
 800376c:	40023800 	.word	0x40023800
 8003770:	40013800 	.word	0x40013800
 8003774:	40020000 	.word	0x40020000
 8003778:	40020400 	.word	0x40020400
 800377c:	40020800 	.word	0x40020800
 8003780:	40020c00 	.word	0x40020c00
 8003784:	40021000 	.word	0x40021000
 8003788:	40013c00 	.word	0x40013c00

0800378c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	460b      	mov	r3, r1
 8003796:	807b      	strh	r3, [r7, #2]
 8003798:	4613      	mov	r3, r2
 800379a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800379c:	787b      	ldrb	r3, [r7, #1]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037a2:	887a      	ldrh	r2, [r7, #2]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037a8:	e003      	b.n	80037b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037aa:	887b      	ldrh	r3, [r7, #2]
 80037ac:	041a      	lsls	r2, r3, #16
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	619a      	str	r2, [r3, #24]
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e12b      	b.n	8003a26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d106      	bne.n	80037e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7fe fdc0 	bl	8002368 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2224      	movs	r2, #36	; 0x24
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f022 0201 	bic.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800380e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800381e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003820:	f001 fa0a 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 8003824:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	4a81      	ldr	r2, [pc, #516]	; (8003a30 <HAL_I2C_Init+0x274>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d807      	bhi.n	8003840 <HAL_I2C_Init+0x84>
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	4a80      	ldr	r2, [pc, #512]	; (8003a34 <HAL_I2C_Init+0x278>)
 8003834:	4293      	cmp	r3, r2
 8003836:	bf94      	ite	ls
 8003838:	2301      	movls	r3, #1
 800383a:	2300      	movhi	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	e006      	b.n	800384e <HAL_I2C_Init+0x92>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	4a7d      	ldr	r2, [pc, #500]	; (8003a38 <HAL_I2C_Init+0x27c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	bf94      	ite	ls
 8003848:	2301      	movls	r3, #1
 800384a:	2300      	movhi	r3, #0
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e0e7      	b.n	8003a26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4a78      	ldr	r2, [pc, #480]	; (8003a3c <HAL_I2C_Init+0x280>)
 800385a:	fba2 2303 	umull	r2, r3, r2, r3
 800385e:	0c9b      	lsrs	r3, r3, #18
 8003860:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	430a      	orrs	r2, r1
 8003874:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	4a6a      	ldr	r2, [pc, #424]	; (8003a30 <HAL_I2C_Init+0x274>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d802      	bhi.n	8003890 <HAL_I2C_Init+0xd4>
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	3301      	adds	r3, #1
 800388e:	e009      	b.n	80038a4 <HAL_I2C_Init+0xe8>
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003896:	fb02 f303 	mul.w	r3, r2, r3
 800389a:	4a69      	ldr	r2, [pc, #420]	; (8003a40 <HAL_I2C_Init+0x284>)
 800389c:	fba2 2303 	umull	r2, r3, r2, r3
 80038a0:	099b      	lsrs	r3, r3, #6
 80038a2:	3301      	adds	r3, #1
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6812      	ldr	r2, [r2, #0]
 80038a8:	430b      	orrs	r3, r1
 80038aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80038b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	495c      	ldr	r1, [pc, #368]	; (8003a30 <HAL_I2C_Init+0x274>)
 80038c0:	428b      	cmp	r3, r1
 80038c2:	d819      	bhi.n	80038f8 <HAL_I2C_Init+0x13c>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	1e59      	subs	r1, r3, #1
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80038d2:	1c59      	adds	r1, r3, #1
 80038d4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80038d8:	400b      	ands	r3, r1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00a      	beq.n	80038f4 <HAL_I2C_Init+0x138>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	1e59      	subs	r1, r3, #1
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80038ec:	3301      	adds	r3, #1
 80038ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038f2:	e051      	b.n	8003998 <HAL_I2C_Init+0x1dc>
 80038f4:	2304      	movs	r3, #4
 80038f6:	e04f      	b.n	8003998 <HAL_I2C_Init+0x1dc>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d111      	bne.n	8003924 <HAL_I2C_Init+0x168>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	1e58      	subs	r0, r3, #1
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6859      	ldr	r1, [r3, #4]
 8003908:	460b      	mov	r3, r1
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	440b      	add	r3, r1
 800390e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003912:	3301      	adds	r3, #1
 8003914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003918:	2b00      	cmp	r3, #0
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	e012      	b.n	800394a <HAL_I2C_Init+0x18e>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	1e58      	subs	r0, r3, #1
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6859      	ldr	r1, [r3, #4]
 800392c:	460b      	mov	r3, r1
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	440b      	add	r3, r1
 8003932:	0099      	lsls	r1, r3, #2
 8003934:	440b      	add	r3, r1
 8003936:	fbb0 f3f3 	udiv	r3, r0, r3
 800393a:	3301      	adds	r3, #1
 800393c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003940:	2b00      	cmp	r3, #0
 8003942:	bf0c      	ite	eq
 8003944:	2301      	moveq	r3, #1
 8003946:	2300      	movne	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <HAL_I2C_Init+0x196>
 800394e:	2301      	movs	r3, #1
 8003950:	e022      	b.n	8003998 <HAL_I2C_Init+0x1dc>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d10e      	bne.n	8003978 <HAL_I2C_Init+0x1bc>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	1e58      	subs	r0, r3, #1
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6859      	ldr	r1, [r3, #4]
 8003962:	460b      	mov	r3, r1
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	440b      	add	r3, r1
 8003968:	fbb0 f3f3 	udiv	r3, r0, r3
 800396c:	3301      	adds	r3, #1
 800396e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003972:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003976:	e00f      	b.n	8003998 <HAL_I2C_Init+0x1dc>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	1e58      	subs	r0, r3, #1
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6859      	ldr	r1, [r3, #4]
 8003980:	460b      	mov	r3, r1
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	0099      	lsls	r1, r3, #2
 8003988:	440b      	add	r3, r1
 800398a:	fbb0 f3f3 	udiv	r3, r0, r3
 800398e:	3301      	adds	r3, #1
 8003990:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003994:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003998:	6879      	ldr	r1, [r7, #4]
 800399a:	6809      	ldr	r1, [r1, #0]
 800399c:	4313      	orrs	r3, r2
 800399e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	69da      	ldr	r2, [r3, #28]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80039c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	6911      	ldr	r1, [r2, #16]
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	68d2      	ldr	r2, [r2, #12]
 80039d2:	4311      	orrs	r1, r2
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6812      	ldr	r2, [r2, #0]
 80039d8:	430b      	orrs	r3, r1
 80039da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	695a      	ldr	r2, [r3, #20]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	431a      	orrs	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	430a      	orrs	r2, r1
 80039f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f042 0201 	orr.w	r2, r2, #1
 8003a06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2220      	movs	r2, #32
 8003a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	000186a0 	.word	0x000186a0
 8003a34:	001e847f 	.word	0x001e847f
 8003a38:	003d08ff 	.word	0x003d08ff
 8003a3c:	431bde83 	.word	0x431bde83
 8003a40:	10624dd3 	.word	0x10624dd3

08003a44 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af02      	add	r7, sp, #8
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	607a      	str	r2, [r7, #4]
 8003a4e:	461a      	mov	r2, r3
 8003a50:	460b      	mov	r3, r1
 8003a52:	817b      	strh	r3, [r7, #10]
 8003a54:	4613      	mov	r3, r2
 8003a56:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a58:	f7ff f86e 	bl	8002b38 <HAL_GetTick>
 8003a5c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b20      	cmp	r3, #32
 8003a68:	f040 80e0 	bne.w	8003c2c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	9300      	str	r3, [sp, #0]
 8003a70:	2319      	movs	r3, #25
 8003a72:	2201      	movs	r2, #1
 8003a74:	4970      	ldr	r1, [pc, #448]	; (8003c38 <HAL_I2C_Master_Transmit+0x1f4>)
 8003a76:	68f8      	ldr	r0, [r7, #12]
 8003a78:	f000 fa92 	bl	8003fa0 <I2C_WaitOnFlagUntilTimeout>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003a82:	2302      	movs	r3, #2
 8003a84:	e0d3      	b.n	8003c2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d101      	bne.n	8003a94 <HAL_I2C_Master_Transmit+0x50>
 8003a90:	2302      	movs	r3, #2
 8003a92:	e0cc      	b.n	8003c2e <HAL_I2C_Master_Transmit+0x1ea>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d007      	beq.n	8003aba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f042 0201 	orr.w	r2, r2, #1
 8003ab8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ac8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2221      	movs	r2, #33	; 0x21
 8003ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2210      	movs	r2, #16
 8003ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	893a      	ldrh	r2, [r7, #8]
 8003aea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	4a50      	ldr	r2, [pc, #320]	; (8003c3c <HAL_I2C_Master_Transmit+0x1f8>)
 8003afa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003afc:	8979      	ldrh	r1, [r7, #10]
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	6a3a      	ldr	r2, [r7, #32]
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 f9ca 	bl	8003e9c <I2C_MasterRequestWrite>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e08d      	b.n	8003c2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b12:	2300      	movs	r3, #0
 8003b14:	613b      	str	r3, [r7, #16]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	613b      	str	r3, [r7, #16]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	613b      	str	r3, [r7, #16]
 8003b26:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003b28:	e066      	b.n	8003bf8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b2a:	697a      	ldr	r2, [r7, #20]
 8003b2c:	6a39      	ldr	r1, [r7, #32]
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f000 fb50 	bl	80041d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00d      	beq.n	8003b56 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d107      	bne.n	8003b52 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e06b      	b.n	8003c2e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5a:	781a      	ldrb	r2, [r3, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	3b01      	subs	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	d11b      	bne.n	8003bcc <HAL_I2C_Master_Transmit+0x188>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d017      	beq.n	8003bcc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba0:	781a      	ldrb	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	6a39      	ldr	r1, [r7, #32]
 8003bd0:	68f8      	ldr	r0, [r7, #12]
 8003bd2:	f000 fb47 	bl	8004264 <I2C_WaitOnBTFFlagUntilTimeout>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00d      	beq.n	8003bf8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be0:	2b04      	cmp	r3, #4
 8003be2:	d107      	bne.n	8003bf4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bf2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e01a      	b.n	8003c2e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d194      	bne.n	8003b2a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2220      	movs	r2, #32
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	e000      	b.n	8003c2e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003c2c:	2302      	movs	r3, #2
  }
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	00100002 	.word	0x00100002
 8003c3c:	ffff0000 	.word	0xffff0000

08003c40 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b08a      	sub	sp, #40	; 0x28
 8003c44:	af02      	add	r7, sp, #8
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	607a      	str	r2, [r7, #4]
 8003c4a:	603b      	str	r3, [r7, #0]
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003c50:	f7fe ff72 	bl	8002b38 <HAL_GetTick>
 8003c54:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003c56:	2300      	movs	r3, #0
 8003c58:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b20      	cmp	r3, #32
 8003c64:	f040 8111 	bne.w	8003e8a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	9300      	str	r3, [sp, #0]
 8003c6c:	2319      	movs	r3, #25
 8003c6e:	2201      	movs	r2, #1
 8003c70:	4988      	ldr	r1, [pc, #544]	; (8003e94 <HAL_I2C_IsDeviceReady+0x254>)
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f000 f994 	bl	8003fa0 <I2C_WaitOnFlagUntilTimeout>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e104      	b.n	8003e8c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_I2C_IsDeviceReady+0x50>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e0fd      	b.n	8003e8c <HAL_I2C_IsDeviceReady+0x24c>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0301 	and.w	r3, r3, #1
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d007      	beq.n	8003cb6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f042 0201 	orr.w	r2, r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2224      	movs	r2, #36	; 0x24
 8003cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4a70      	ldr	r2, [pc, #448]	; (8003e98 <HAL_I2C_IsDeviceReady+0x258>)
 8003cd8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ce8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	9300      	str	r3, [sp, #0]
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 f952 	bl	8003fa0 <I2C_WaitOnFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00d      	beq.n	8003d1e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d10:	d103      	bne.n	8003d1a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d18:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e0b6      	b.n	8003e8c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d1e:	897b      	ldrh	r3, [r7, #10]
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	461a      	mov	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d2c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003d2e:	f7fe ff03 	bl	8002b38 <HAL_GetTick>
 8003d32:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	bf0c      	ite	eq
 8003d42:	2301      	moveq	r3, #1
 8003d44:	2300      	movne	r3, #0
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d58:	bf0c      	ite	eq
 8003d5a:	2301      	moveq	r3, #1
 8003d5c:	2300      	movne	r3, #0
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003d62:	e025      	b.n	8003db0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d64:	f7fe fee8 	bl	8002b38 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	683a      	ldr	r2, [r7, #0]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d302      	bcc.n	8003d7a <HAL_I2C_IsDeviceReady+0x13a>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d103      	bne.n	8003d82 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	22a0      	movs	r2, #160	; 0xa0
 8003d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	bf0c      	ite	eq
 8003d90:	2301      	moveq	r3, #1
 8003d92:	2300      	movne	r3, #0
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003da2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003da6:	bf0c      	ite	eq
 8003da8:	2301      	moveq	r3, #1
 8003daa:	2300      	movne	r3, #0
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2ba0      	cmp	r3, #160	; 0xa0
 8003dba:	d005      	beq.n	8003dc8 <HAL_I2C_IsDeviceReady+0x188>
 8003dbc:	7dfb      	ldrb	r3, [r7, #23]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d102      	bne.n	8003dc8 <HAL_I2C_IsDeviceReady+0x188>
 8003dc2:	7dbb      	ldrb	r3, [r7, #22]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d0cd      	beq.n	8003d64 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d129      	bne.n	8003e32 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dec:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dee:	2300      	movs	r3, #0
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	613b      	str	r3, [r7, #16]
 8003e02:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	2319      	movs	r3, #25
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	4921      	ldr	r1, [pc, #132]	; (8003e94 <HAL_I2C_IsDeviceReady+0x254>)
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f8c6 	bl	8003fa0 <I2C_WaitOnFlagUntilTimeout>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e036      	b.n	8003e8c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2220      	movs	r2, #32
 8003e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	e02c      	b.n	8003e8c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e40:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e4a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	2319      	movs	r3, #25
 8003e52:	2201      	movs	r2, #1
 8003e54:	490f      	ldr	r1, [pc, #60]	; (8003e94 <HAL_I2C_IsDeviceReady+0x254>)
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 f8a2 	bl	8003fa0 <I2C_WaitOnFlagUntilTimeout>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e012      	b.n	8003e8c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	f4ff af32 	bcc.w	8003cda <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e000      	b.n	8003e8c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003e8a:	2302      	movs	r3, #2
  }
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3720      	adds	r7, #32
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	00100002 	.word	0x00100002
 8003e98:	ffff0000 	.word	0xffff0000

08003e9c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b088      	sub	sp, #32
 8003ea0:	af02      	add	r7, sp, #8
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	607a      	str	r2, [r7, #4]
 8003ea6:	603b      	str	r3, [r7, #0]
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d006      	beq.n	8003ec6 <I2C_MasterRequestWrite+0x2a>
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d003      	beq.n	8003ec6 <I2C_MasterRequestWrite+0x2a>
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ec4:	d108      	bne.n	8003ed8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	e00b      	b.n	8003ef0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003edc:	2b12      	cmp	r3, #18
 8003ede:	d107      	bne.n	8003ef0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003eee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f000 f84f 	bl	8003fa0 <I2C_WaitOnFlagUntilTimeout>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00d      	beq.n	8003f24 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f16:	d103      	bne.n	8003f20 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e035      	b.n	8003f90 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f2c:	d108      	bne.n	8003f40 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f2e:	897b      	ldrh	r3, [r7, #10]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	461a      	mov	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f3c:	611a      	str	r2, [r3, #16]
 8003f3e:	e01b      	b.n	8003f78 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f40:	897b      	ldrh	r3, [r7, #10]
 8003f42:	11db      	asrs	r3, r3, #7
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	f003 0306 	and.w	r3, r3, #6
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	f063 030f 	orn	r3, r3, #15
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	490e      	ldr	r1, [pc, #56]	; (8003f98 <I2C_MasterRequestWrite+0xfc>)
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 f898 	bl	8004094 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e010      	b.n	8003f90 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f6e:	897b      	ldrh	r3, [r7, #10]
 8003f70:	b2da      	uxtb	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	4907      	ldr	r1, [pc, #28]	; (8003f9c <I2C_MasterRequestWrite+0x100>)
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f000 f888 	bl	8004094 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d001      	beq.n	8003f8e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e000      	b.n	8003f90 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3718      	adds	r7, #24
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	00010008 	.word	0x00010008
 8003f9c:	00010002 	.word	0x00010002

08003fa0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	603b      	str	r3, [r7, #0]
 8003fac:	4613      	mov	r3, r2
 8003fae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fb0:	e048      	b.n	8004044 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb8:	d044      	beq.n	8004044 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fba:	f7fe fdbd 	bl	8002b38 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	683a      	ldr	r2, [r7, #0]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d302      	bcc.n	8003fd0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d139      	bne.n	8004044 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	0c1b      	lsrs	r3, r3, #16
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d10d      	bne.n	8003ff6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	43da      	mvns	r2, r3
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	bf0c      	ite	eq
 8003fec:	2301      	moveq	r3, #1
 8003fee:	2300      	movne	r3, #0
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	e00c      	b.n	8004010 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	43da      	mvns	r2, r3
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	4013      	ands	r3, r2
 8004002:	b29b      	uxth	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	bf0c      	ite	eq
 8004008:	2301      	moveq	r3, #1
 800400a:	2300      	movne	r3, #0
 800400c:	b2db      	uxtb	r3, r3
 800400e:	461a      	mov	r2, r3
 8004010:	79fb      	ldrb	r3, [r7, #7]
 8004012:	429a      	cmp	r2, r3
 8004014:	d116      	bne.n	8004044 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004030:	f043 0220 	orr.w	r2, r3, #32
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e023      	b.n	800408c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	0c1b      	lsrs	r3, r3, #16
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b01      	cmp	r3, #1
 800404c:	d10d      	bne.n	800406a <I2C_WaitOnFlagUntilTimeout+0xca>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	695b      	ldr	r3, [r3, #20]
 8004054:	43da      	mvns	r2, r3
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	4013      	ands	r3, r2
 800405a:	b29b      	uxth	r3, r3
 800405c:	2b00      	cmp	r3, #0
 800405e:	bf0c      	ite	eq
 8004060:	2301      	moveq	r3, #1
 8004062:	2300      	movne	r3, #0
 8004064:	b2db      	uxtb	r3, r3
 8004066:	461a      	mov	r2, r3
 8004068:	e00c      	b.n	8004084 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	43da      	mvns	r2, r3
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	4013      	ands	r3, r2
 8004076:	b29b      	uxth	r3, r3
 8004078:	2b00      	cmp	r3, #0
 800407a:	bf0c      	ite	eq
 800407c:	2301      	moveq	r3, #1
 800407e:	2300      	movne	r3, #0
 8004080:	b2db      	uxtb	r3, r3
 8004082:	461a      	mov	r2, r3
 8004084:	79fb      	ldrb	r3, [r7, #7]
 8004086:	429a      	cmp	r2, r3
 8004088:	d093      	beq.n	8003fb2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040a2:	e071      	b.n	8004188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040b2:	d123      	bne.n	80040fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80040cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2220      	movs	r2, #32
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e8:	f043 0204 	orr.w	r2, r3, #4
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e067      	b.n	80041cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004102:	d041      	beq.n	8004188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004104:	f7fe fd18 	bl	8002b38 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	429a      	cmp	r2, r3
 8004112:	d302      	bcc.n	800411a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d136      	bne.n	8004188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	0c1b      	lsrs	r3, r3, #16
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2b01      	cmp	r3, #1
 8004122:	d10c      	bne.n	800413e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	43da      	mvns	r2, r3
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4013      	ands	r3, r2
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	bf14      	ite	ne
 8004136:	2301      	movne	r3, #1
 8004138:	2300      	moveq	r3, #0
 800413a:	b2db      	uxtb	r3, r3
 800413c:	e00b      	b.n	8004156 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	43da      	mvns	r2, r3
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	4013      	ands	r3, r2
 800414a:	b29b      	uxth	r3, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	bf14      	ite	ne
 8004150:	2301      	movne	r3, #1
 8004152:	2300      	moveq	r3, #0
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d016      	beq.n	8004188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2220      	movs	r2, #32
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	f043 0220 	orr.w	r2, r3, #32
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e021      	b.n	80041cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	0c1b      	lsrs	r3, r3, #16
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b01      	cmp	r3, #1
 8004190:	d10c      	bne.n	80041ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	43da      	mvns	r2, r3
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	4013      	ands	r3, r2
 800419e:	b29b      	uxth	r3, r3
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	bf14      	ite	ne
 80041a4:	2301      	movne	r3, #1
 80041a6:	2300      	moveq	r3, #0
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	e00b      	b.n	80041c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	43da      	mvns	r2, r3
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	4013      	ands	r3, r2
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	bf14      	ite	ne
 80041be:	2301      	movne	r3, #1
 80041c0:	2300      	moveq	r3, #0
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f47f af6d 	bne.w	80040a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041e0:	e034      	b.n	800424c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f000 f886 	bl	80042f4 <I2C_IsAcknowledgeFailed>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d001      	beq.n	80041f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e034      	b.n	800425c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f8:	d028      	beq.n	800424c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041fa:	f7fe fc9d 	bl	8002b38 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	68ba      	ldr	r2, [r7, #8]
 8004206:	429a      	cmp	r2, r3
 8004208:	d302      	bcc.n	8004210 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d11d      	bne.n	800424c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800421a:	2b80      	cmp	r3, #128	; 0x80
 800421c:	d016      	beq.n	800424c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2220      	movs	r2, #32
 8004228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004238:	f043 0220 	orr.w	r2, r3, #32
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e007      	b.n	800425c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004256:	2b80      	cmp	r3, #128	; 0x80
 8004258:	d1c3      	bne.n	80041e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004270:	e034      	b.n	80042dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	f000 f83e 	bl	80042f4 <I2C_IsAcknowledgeFailed>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e034      	b.n	80042ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004288:	d028      	beq.n	80042dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800428a:	f7fe fc55 	bl	8002b38 <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	429a      	cmp	r2, r3
 8004298:	d302      	bcc.n	80042a0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d11d      	bne.n	80042dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	f003 0304 	and.w	r3, r3, #4
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	d016      	beq.n	80042dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2220      	movs	r2, #32
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c8:	f043 0220 	orr.w	r2, r3, #32
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e007      	b.n	80042ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	f003 0304 	and.w	r3, r3, #4
 80042e6:	2b04      	cmp	r3, #4
 80042e8:	d1c3      	bne.n	8004272 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004306:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800430a:	d11b      	bne.n	8004344 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004314:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2220      	movs	r2, #32
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004330:	f043 0204 	orr.w	r2, r3, #4
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e000      	b.n	8004346 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr

08004350 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b086      	sub	sp, #24
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e267      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d075      	beq.n	800445a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800436e:	4b88      	ldr	r3, [pc, #544]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 030c 	and.w	r3, r3, #12
 8004376:	2b04      	cmp	r3, #4
 8004378:	d00c      	beq.n	8004394 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800437a:	4b85      	ldr	r3, [pc, #532]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004382:	2b08      	cmp	r3, #8
 8004384:	d112      	bne.n	80043ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004386:	4b82      	ldr	r3, [pc, #520]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800438e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004392:	d10b      	bne.n	80043ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004394:	4b7e      	ldr	r3, [pc, #504]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d05b      	beq.n	8004458 <HAL_RCC_OscConfig+0x108>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d157      	bne.n	8004458 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e242      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b4:	d106      	bne.n	80043c4 <HAL_RCC_OscConfig+0x74>
 80043b6:	4b76      	ldr	r3, [pc, #472]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a75      	ldr	r2, [pc, #468]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043c0:	6013      	str	r3, [r2, #0]
 80043c2:	e01d      	b.n	8004400 <HAL_RCC_OscConfig+0xb0>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043cc:	d10c      	bne.n	80043e8 <HAL_RCC_OscConfig+0x98>
 80043ce:	4b70      	ldr	r3, [pc, #448]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a6f      	ldr	r2, [pc, #444]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	4b6d      	ldr	r3, [pc, #436]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a6c      	ldr	r2, [pc, #432]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043e4:	6013      	str	r3, [r2, #0]
 80043e6:	e00b      	b.n	8004400 <HAL_RCC_OscConfig+0xb0>
 80043e8:	4b69      	ldr	r3, [pc, #420]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a68      	ldr	r2, [pc, #416]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043f2:	6013      	str	r3, [r2, #0]
 80043f4:	4b66      	ldr	r3, [pc, #408]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a65      	ldr	r2, [pc, #404]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80043fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d013      	beq.n	8004430 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004408:	f7fe fb96 	bl	8002b38 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004410:	f7fe fb92 	bl	8002b38 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b64      	cmp	r3, #100	; 0x64
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e207      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004422:	4b5b      	ldr	r3, [pc, #364]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d0f0      	beq.n	8004410 <HAL_RCC_OscConfig+0xc0>
 800442e:	e014      	b.n	800445a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004430:	f7fe fb82 	bl	8002b38 <HAL_GetTick>
 8004434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004436:	e008      	b.n	800444a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004438:	f7fe fb7e 	bl	8002b38 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	2b64      	cmp	r3, #100	; 0x64
 8004444:	d901      	bls.n	800444a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e1f3      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800444a:	4b51      	ldr	r3, [pc, #324]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1f0      	bne.n	8004438 <HAL_RCC_OscConfig+0xe8>
 8004456:	e000      	b.n	800445a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004458:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d063      	beq.n	800452e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004466:	4b4a      	ldr	r3, [pc, #296]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	f003 030c 	and.w	r3, r3, #12
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00b      	beq.n	800448a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004472:	4b47      	ldr	r3, [pc, #284]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800447a:	2b08      	cmp	r3, #8
 800447c:	d11c      	bne.n	80044b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800447e:	4b44      	ldr	r3, [pc, #272]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d116      	bne.n	80044b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800448a:	4b41      	ldr	r3, [pc, #260]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d005      	beq.n	80044a2 <HAL_RCC_OscConfig+0x152>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d001      	beq.n	80044a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e1c7      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a2:	4b3b      	ldr	r3, [pc, #236]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	4937      	ldr	r1, [pc, #220]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044b6:	e03a      	b.n	800452e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d020      	beq.n	8004502 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044c0:	4b34      	ldr	r3, [pc, #208]	; (8004594 <HAL_RCC_OscConfig+0x244>)
 80044c2:	2201      	movs	r2, #1
 80044c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c6:	f7fe fb37 	bl	8002b38 <HAL_GetTick>
 80044ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044cc:	e008      	b.n	80044e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044ce:	f7fe fb33 	bl	8002b38 <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e1a8      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044e0:	4b2b      	ldr	r3, [pc, #172]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d0f0      	beq.n	80044ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ec:	4b28      	ldr	r3, [pc, #160]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	00db      	lsls	r3, r3, #3
 80044fa:	4925      	ldr	r1, [pc, #148]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	600b      	str	r3, [r1, #0]
 8004500:	e015      	b.n	800452e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004502:	4b24      	ldr	r3, [pc, #144]	; (8004594 <HAL_RCC_OscConfig+0x244>)
 8004504:	2200      	movs	r2, #0
 8004506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004508:	f7fe fb16 	bl	8002b38 <HAL_GetTick>
 800450c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004510:	f7fe fb12 	bl	8002b38 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e187      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004522:	4b1b      	ldr	r3, [pc, #108]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1f0      	bne.n	8004510 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0308 	and.w	r3, r3, #8
 8004536:	2b00      	cmp	r3, #0
 8004538:	d036      	beq.n	80045a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d016      	beq.n	8004570 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004542:	4b15      	ldr	r3, [pc, #84]	; (8004598 <HAL_RCC_OscConfig+0x248>)
 8004544:	2201      	movs	r2, #1
 8004546:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004548:	f7fe faf6 	bl	8002b38 <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004550:	f7fe faf2 	bl	8002b38 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b02      	cmp	r3, #2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e167      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004562:	4b0b      	ldr	r3, [pc, #44]	; (8004590 <HAL_RCC_OscConfig+0x240>)
 8004564:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d0f0      	beq.n	8004550 <HAL_RCC_OscConfig+0x200>
 800456e:	e01b      	b.n	80045a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004570:	4b09      	ldr	r3, [pc, #36]	; (8004598 <HAL_RCC_OscConfig+0x248>)
 8004572:	2200      	movs	r2, #0
 8004574:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004576:	f7fe fadf 	bl	8002b38 <HAL_GetTick>
 800457a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800457c:	e00e      	b.n	800459c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800457e:	f7fe fadb 	bl	8002b38 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d907      	bls.n	800459c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e150      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
 8004590:	40023800 	.word	0x40023800
 8004594:	42470000 	.word	0x42470000
 8004598:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800459c:	4b88      	ldr	r3, [pc, #544]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 800459e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1ea      	bne.n	800457e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0304 	and.w	r3, r3, #4
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f000 8097 	beq.w	80046e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045b6:	2300      	movs	r3, #0
 80045b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045ba:	4b81      	ldr	r3, [pc, #516]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 80045bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10f      	bne.n	80045e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045c6:	2300      	movs	r3, #0
 80045c8:	60bb      	str	r3, [r7, #8]
 80045ca:	4b7d      	ldr	r3, [pc, #500]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 80045cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ce:	4a7c      	ldr	r2, [pc, #496]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 80045d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045d4:	6413      	str	r3, [r2, #64]	; 0x40
 80045d6:	4b7a      	ldr	r3, [pc, #488]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 80045d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045de:	60bb      	str	r3, [r7, #8]
 80045e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045e2:	2301      	movs	r3, #1
 80045e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045e6:	4b77      	ldr	r3, [pc, #476]	; (80047c4 <HAL_RCC_OscConfig+0x474>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d118      	bne.n	8004624 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045f2:	4b74      	ldr	r3, [pc, #464]	; (80047c4 <HAL_RCC_OscConfig+0x474>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a73      	ldr	r2, [pc, #460]	; (80047c4 <HAL_RCC_OscConfig+0x474>)
 80045f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045fe:	f7fe fa9b 	bl	8002b38 <HAL_GetTick>
 8004602:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004604:	e008      	b.n	8004618 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004606:	f7fe fa97 	bl	8002b38 <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	2b02      	cmp	r3, #2
 8004612:	d901      	bls.n	8004618 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e10c      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004618:	4b6a      	ldr	r3, [pc, #424]	; (80047c4 <HAL_RCC_OscConfig+0x474>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0f0      	beq.n	8004606 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d106      	bne.n	800463a <HAL_RCC_OscConfig+0x2ea>
 800462c:	4b64      	ldr	r3, [pc, #400]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 800462e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004630:	4a63      	ldr	r2, [pc, #396]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 8004632:	f043 0301 	orr.w	r3, r3, #1
 8004636:	6713      	str	r3, [r2, #112]	; 0x70
 8004638:	e01c      	b.n	8004674 <HAL_RCC_OscConfig+0x324>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	2b05      	cmp	r3, #5
 8004640:	d10c      	bne.n	800465c <HAL_RCC_OscConfig+0x30c>
 8004642:	4b5f      	ldr	r3, [pc, #380]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 8004644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004646:	4a5e      	ldr	r2, [pc, #376]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 8004648:	f043 0304 	orr.w	r3, r3, #4
 800464c:	6713      	str	r3, [r2, #112]	; 0x70
 800464e:	4b5c      	ldr	r3, [pc, #368]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 8004650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004652:	4a5b      	ldr	r2, [pc, #364]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 8004654:	f043 0301 	orr.w	r3, r3, #1
 8004658:	6713      	str	r3, [r2, #112]	; 0x70
 800465a:	e00b      	b.n	8004674 <HAL_RCC_OscConfig+0x324>
 800465c:	4b58      	ldr	r3, [pc, #352]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 800465e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004660:	4a57      	ldr	r2, [pc, #348]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 8004662:	f023 0301 	bic.w	r3, r3, #1
 8004666:	6713      	str	r3, [r2, #112]	; 0x70
 8004668:	4b55      	ldr	r3, [pc, #340]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 800466a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800466c:	4a54      	ldr	r2, [pc, #336]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 800466e:	f023 0304 	bic.w	r3, r3, #4
 8004672:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d015      	beq.n	80046a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800467c:	f7fe fa5c 	bl	8002b38 <HAL_GetTick>
 8004680:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004682:	e00a      	b.n	800469a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004684:	f7fe fa58 	bl	8002b38 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004692:	4293      	cmp	r3, r2
 8004694:	d901      	bls.n	800469a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e0cb      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800469a:	4b49      	ldr	r3, [pc, #292]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 800469c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d0ee      	beq.n	8004684 <HAL_RCC_OscConfig+0x334>
 80046a6:	e014      	b.n	80046d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046a8:	f7fe fa46 	bl	8002b38 <HAL_GetTick>
 80046ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ae:	e00a      	b.n	80046c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046b0:	f7fe fa42 	bl	8002b38 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80046be:	4293      	cmp	r3, r2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e0b5      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046c6:	4b3e      	ldr	r3, [pc, #248]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 80046c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1ee      	bne.n	80046b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046d2:	7dfb      	ldrb	r3, [r7, #23]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d105      	bne.n	80046e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046d8:	4b39      	ldr	r3, [pc, #228]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 80046da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046dc:	4a38      	ldr	r2, [pc, #224]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 80046de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 80a1 	beq.w	8004830 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046ee:	4b34      	ldr	r3, [pc, #208]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 030c 	and.w	r3, r3, #12
 80046f6:	2b08      	cmp	r3, #8
 80046f8:	d05c      	beq.n	80047b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d141      	bne.n	8004786 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004702:	4b31      	ldr	r3, [pc, #196]	; (80047c8 <HAL_RCC_OscConfig+0x478>)
 8004704:	2200      	movs	r2, #0
 8004706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004708:	f7fe fa16 	bl	8002b38 <HAL_GetTick>
 800470c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800470e:	e008      	b.n	8004722 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004710:	f7fe fa12 	bl	8002b38 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b02      	cmp	r3, #2
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e087      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004722:	4b27      	ldr	r3, [pc, #156]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1f0      	bne.n	8004710 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	69da      	ldr	r2, [r3, #28]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	431a      	orrs	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473c:	019b      	lsls	r3, r3, #6
 800473e:	431a      	orrs	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004744:	085b      	lsrs	r3, r3, #1
 8004746:	3b01      	subs	r3, #1
 8004748:	041b      	lsls	r3, r3, #16
 800474a:	431a      	orrs	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004750:	061b      	lsls	r3, r3, #24
 8004752:	491b      	ldr	r1, [pc, #108]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 8004754:	4313      	orrs	r3, r2
 8004756:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004758:	4b1b      	ldr	r3, [pc, #108]	; (80047c8 <HAL_RCC_OscConfig+0x478>)
 800475a:	2201      	movs	r2, #1
 800475c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800475e:	f7fe f9eb 	bl	8002b38 <HAL_GetTick>
 8004762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004764:	e008      	b.n	8004778 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004766:	f7fe f9e7 	bl	8002b38 <HAL_GetTick>
 800476a:	4602      	mov	r2, r0
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	2b02      	cmp	r3, #2
 8004772:	d901      	bls.n	8004778 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	e05c      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004778:	4b11      	ldr	r3, [pc, #68]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0f0      	beq.n	8004766 <HAL_RCC_OscConfig+0x416>
 8004784:	e054      	b.n	8004830 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004786:	4b10      	ldr	r3, [pc, #64]	; (80047c8 <HAL_RCC_OscConfig+0x478>)
 8004788:	2200      	movs	r2, #0
 800478a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800478c:	f7fe f9d4 	bl	8002b38 <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004794:	f7fe f9d0 	bl	8002b38 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e045      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a6:	4b06      	ldr	r3, [pc, #24]	; (80047c0 <HAL_RCC_OscConfig+0x470>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1f0      	bne.n	8004794 <HAL_RCC_OscConfig+0x444>
 80047b2:	e03d      	b.n	8004830 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d107      	bne.n	80047cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e038      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
 80047c0:	40023800 	.word	0x40023800
 80047c4:	40007000 	.word	0x40007000
 80047c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047cc:	4b1b      	ldr	r3, [pc, #108]	; (800483c <HAL_RCC_OscConfig+0x4ec>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	699b      	ldr	r3, [r3, #24]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d028      	beq.n	800482c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d121      	bne.n	800482c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d11a      	bne.n	800482c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047f6:	68fa      	ldr	r2, [r7, #12]
 80047f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80047fc:	4013      	ands	r3, r2
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004802:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004804:	4293      	cmp	r3, r2
 8004806:	d111      	bne.n	800482c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004812:	085b      	lsrs	r3, r3, #1
 8004814:	3b01      	subs	r3, #1
 8004816:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004818:	429a      	cmp	r2, r3
 800481a:	d107      	bne.n	800482c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004826:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004828:	429a      	cmp	r2, r3
 800482a:	d001      	beq.n	8004830 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e000      	b.n	8004832 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3718      	adds	r7, #24
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40023800 	.word	0x40023800

08004840 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d101      	bne.n	8004854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e0cc      	b.n	80049ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004854:	4b68      	ldr	r3, [pc, #416]	; (80049f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0307 	and.w	r3, r3, #7
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	429a      	cmp	r2, r3
 8004860:	d90c      	bls.n	800487c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004862:	4b65      	ldr	r3, [pc, #404]	; (80049f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004864:	683a      	ldr	r2, [r7, #0]
 8004866:	b2d2      	uxtb	r2, r2
 8004868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800486a:	4b63      	ldr	r3, [pc, #396]	; (80049f8 <HAL_RCC_ClockConfig+0x1b8>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0307 	and.w	r3, r3, #7
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	429a      	cmp	r2, r3
 8004876:	d001      	beq.n	800487c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e0b8      	b.n	80049ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d020      	beq.n	80048ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0304 	and.w	r3, r3, #4
 8004890:	2b00      	cmp	r3, #0
 8004892:	d005      	beq.n	80048a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004894:	4b59      	ldr	r3, [pc, #356]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	4a58      	ldr	r2, [pc, #352]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 800489a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800489e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0308 	and.w	r3, r3, #8
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d005      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048ac:	4b53      	ldr	r3, [pc, #332]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	4a52      	ldr	r2, [pc, #328]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 80048b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80048b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048b8:	4b50      	ldr	r3, [pc, #320]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	494d      	ldr	r1, [pc, #308]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d044      	beq.n	8004960 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d107      	bne.n	80048ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048de:	4b47      	ldr	r3, [pc, #284]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d119      	bne.n	800491e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e07f      	b.n	80049ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d003      	beq.n	80048fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048fa:	2b03      	cmp	r3, #3
 80048fc:	d107      	bne.n	800490e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048fe:	4b3f      	ldr	r3, [pc, #252]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d109      	bne.n	800491e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e06f      	b.n	80049ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800490e:	4b3b      	ldr	r3, [pc, #236]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0302 	and.w	r3, r3, #2
 8004916:	2b00      	cmp	r3, #0
 8004918:	d101      	bne.n	800491e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e067      	b.n	80049ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800491e:	4b37      	ldr	r3, [pc, #220]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f023 0203 	bic.w	r2, r3, #3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	4934      	ldr	r1, [pc, #208]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 800492c:	4313      	orrs	r3, r2
 800492e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004930:	f7fe f902 	bl	8002b38 <HAL_GetTick>
 8004934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004936:	e00a      	b.n	800494e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004938:	f7fe f8fe 	bl	8002b38 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	f241 3288 	movw	r2, #5000	; 0x1388
 8004946:	4293      	cmp	r3, r2
 8004948:	d901      	bls.n	800494e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e04f      	b.n	80049ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494e:	4b2b      	ldr	r3, [pc, #172]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 020c 	and.w	r2, r3, #12
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	429a      	cmp	r2, r3
 800495e:	d1eb      	bne.n	8004938 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004960:	4b25      	ldr	r3, [pc, #148]	; (80049f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	429a      	cmp	r2, r3
 800496c:	d20c      	bcs.n	8004988 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496e:	4b22      	ldr	r3, [pc, #136]	; (80049f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004976:	4b20      	ldr	r3, [pc, #128]	; (80049f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	429a      	cmp	r2, r3
 8004982:	d001      	beq.n	8004988 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e032      	b.n	80049ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0304 	and.w	r3, r3, #4
 8004990:	2b00      	cmp	r3, #0
 8004992:	d008      	beq.n	80049a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004994:	4b19      	ldr	r3, [pc, #100]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	4916      	ldr	r1, [pc, #88]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0308 	and.w	r3, r3, #8
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d009      	beq.n	80049c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049b2:	4b12      	ldr	r3, [pc, #72]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	00db      	lsls	r3, r3, #3
 80049c0:	490e      	ldr	r1, [pc, #56]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049c6:	f000 f821 	bl	8004a0c <HAL_RCC_GetSysClockFreq>
 80049ca:	4602      	mov	r2, r0
 80049cc:	4b0b      	ldr	r3, [pc, #44]	; (80049fc <HAL_RCC_ClockConfig+0x1bc>)
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	091b      	lsrs	r3, r3, #4
 80049d2:	f003 030f 	and.w	r3, r3, #15
 80049d6:	490a      	ldr	r1, [pc, #40]	; (8004a00 <HAL_RCC_ClockConfig+0x1c0>)
 80049d8:	5ccb      	ldrb	r3, [r1, r3]
 80049da:	fa22 f303 	lsr.w	r3, r2, r3
 80049de:	4a09      	ldr	r2, [pc, #36]	; (8004a04 <HAL_RCC_ClockConfig+0x1c4>)
 80049e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80049e2:	4b09      	ldr	r3, [pc, #36]	; (8004a08 <HAL_RCC_ClockConfig+0x1c8>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7fe f864 	bl	8002ab4 <HAL_InitTick>

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	40023c00 	.word	0x40023c00
 80049fc:	40023800 	.word	0x40023800
 8004a00:	08009d14 	.word	0x08009d14
 8004a04:	2000000c 	.word	0x2000000c
 8004a08:	20000010 	.word	0x20000010

08004a0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a10:	b094      	sub	sp, #80	; 0x50
 8004a12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	647b      	str	r3, [r7, #68]	; 0x44
 8004a18:	2300      	movs	r3, #0
 8004a1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004a20:	2300      	movs	r3, #0
 8004a22:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a24:	4b7c      	ldr	r3, [pc, #496]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f003 030c 	and.w	r3, r3, #12
 8004a2c:	2b08      	cmp	r3, #8
 8004a2e:	d00d      	beq.n	8004a4c <HAL_RCC_GetSysClockFreq+0x40>
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	f200 80e7 	bhi.w	8004c04 <HAL_RCC_GetSysClockFreq+0x1f8>
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d002      	beq.n	8004a40 <HAL_RCC_GetSysClockFreq+0x34>
 8004a3a:	2b04      	cmp	r3, #4
 8004a3c:	d003      	beq.n	8004a46 <HAL_RCC_GetSysClockFreq+0x3a>
 8004a3e:	e0e1      	b.n	8004c04 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a40:	4b76      	ldr	r3, [pc, #472]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x210>)
 8004a42:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004a44:	e0e1      	b.n	8004c0a <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a46:	4b76      	ldr	r3, [pc, #472]	; (8004c20 <HAL_RCC_GetSysClockFreq+0x214>)
 8004a48:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a4a:	e0de      	b.n	8004c0a <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a4c:	4b72      	ldr	r3, [pc, #456]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a54:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a56:	4b70      	ldr	r3, [pc, #448]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d065      	beq.n	8004b2e <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a62:	4b6d      	ldr	r3, [pc, #436]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	099b      	lsrs	r3, r3, #6
 8004a68:	2200      	movs	r2, #0
 8004a6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a6c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a74:	633b      	str	r3, [r7, #48]	; 0x30
 8004a76:	2300      	movs	r3, #0
 8004a78:	637b      	str	r3, [r7, #52]	; 0x34
 8004a7a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004a7e:	4622      	mov	r2, r4
 8004a80:	462b      	mov	r3, r5
 8004a82:	f04f 0000 	mov.w	r0, #0
 8004a86:	f04f 0100 	mov.w	r1, #0
 8004a8a:	0159      	lsls	r1, r3, #5
 8004a8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a90:	0150      	lsls	r0, r2, #5
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	4621      	mov	r1, r4
 8004a98:	1a51      	subs	r1, r2, r1
 8004a9a:	6139      	str	r1, [r7, #16]
 8004a9c:	4629      	mov	r1, r5
 8004a9e:	eb63 0301 	sbc.w	r3, r3, r1
 8004aa2:	617b      	str	r3, [r7, #20]
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	f04f 0300 	mov.w	r3, #0
 8004aac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ab0:	4659      	mov	r1, fp
 8004ab2:	018b      	lsls	r3, r1, #6
 8004ab4:	4651      	mov	r1, sl
 8004ab6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004aba:	4651      	mov	r1, sl
 8004abc:	018a      	lsls	r2, r1, #6
 8004abe:	46d4      	mov	ip, sl
 8004ac0:	ebb2 080c 	subs.w	r8, r2, ip
 8004ac4:	4659      	mov	r1, fp
 8004ac6:	eb63 0901 	sbc.w	r9, r3, r1
 8004aca:	f04f 0200 	mov.w	r2, #0
 8004ace:	f04f 0300 	mov.w	r3, #0
 8004ad2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ad6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ada:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ade:	4690      	mov	r8, r2
 8004ae0:	4699      	mov	r9, r3
 8004ae2:	4623      	mov	r3, r4
 8004ae4:	eb18 0303 	adds.w	r3, r8, r3
 8004ae8:	60bb      	str	r3, [r7, #8]
 8004aea:	462b      	mov	r3, r5
 8004aec:	eb49 0303 	adc.w	r3, r9, r3
 8004af0:	60fb      	str	r3, [r7, #12]
 8004af2:	f04f 0200 	mov.w	r2, #0
 8004af6:	f04f 0300 	mov.w	r3, #0
 8004afa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004afe:	4629      	mov	r1, r5
 8004b00:	024b      	lsls	r3, r1, #9
 8004b02:	4620      	mov	r0, r4
 8004b04:	4629      	mov	r1, r5
 8004b06:	4604      	mov	r4, r0
 8004b08:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8004b0c:	4601      	mov	r1, r0
 8004b0e:	024a      	lsls	r2, r1, #9
 8004b10:	4610      	mov	r0, r2
 8004b12:	4619      	mov	r1, r3
 8004b14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b16:	2200      	movs	r2, #0
 8004b18:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b1a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b20:	f7fc f84a 	bl	8000bb8 <__aeabi_uldivmod>
 8004b24:	4602      	mov	r2, r0
 8004b26:	460b      	mov	r3, r1
 8004b28:	4613      	mov	r3, r2
 8004b2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b2c:	e05c      	b.n	8004be8 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b2e:	4b3a      	ldr	r3, [pc, #232]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	099b      	lsrs	r3, r3, #6
 8004b34:	2200      	movs	r2, #0
 8004b36:	4618      	mov	r0, r3
 8004b38:	4611      	mov	r1, r2
 8004b3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b3e:	623b      	str	r3, [r7, #32]
 8004b40:	2300      	movs	r3, #0
 8004b42:	627b      	str	r3, [r7, #36]	; 0x24
 8004b44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b48:	4642      	mov	r2, r8
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	f04f 0000 	mov.w	r0, #0
 8004b50:	f04f 0100 	mov.w	r1, #0
 8004b54:	0159      	lsls	r1, r3, #5
 8004b56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b5a:	0150      	lsls	r0, r2, #5
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	460b      	mov	r3, r1
 8004b60:	46c4      	mov	ip, r8
 8004b62:	ebb2 0a0c 	subs.w	sl, r2, ip
 8004b66:	4640      	mov	r0, r8
 8004b68:	4649      	mov	r1, r9
 8004b6a:	468c      	mov	ip, r1
 8004b6c:	eb63 0b0c 	sbc.w	fp, r3, ip
 8004b70:	f04f 0200 	mov.w	r2, #0
 8004b74:	f04f 0300 	mov.w	r3, #0
 8004b78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b84:	ebb2 040a 	subs.w	r4, r2, sl
 8004b88:	eb63 050b 	sbc.w	r5, r3, fp
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	00eb      	lsls	r3, r5, #3
 8004b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b9a:	00e2      	lsls	r2, r4, #3
 8004b9c:	4614      	mov	r4, r2
 8004b9e:	461d      	mov	r5, r3
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	18e3      	adds	r3, r4, r3
 8004ba4:	603b      	str	r3, [r7, #0]
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	eb45 0303 	adc.w	r3, r5, r3
 8004bac:	607b      	str	r3, [r7, #4]
 8004bae:	f04f 0200 	mov.w	r2, #0
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bba:	4629      	mov	r1, r5
 8004bbc:	028b      	lsls	r3, r1, #10
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	4629      	mov	r1, r5
 8004bc2:	4604      	mov	r4, r0
 8004bc4:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004bc8:	4601      	mov	r1, r0
 8004bca:	028a      	lsls	r2, r1, #10
 8004bcc:	4610      	mov	r0, r2
 8004bce:	4619      	mov	r1, r3
 8004bd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	61bb      	str	r3, [r7, #24]
 8004bd6:	61fa      	str	r2, [r7, #28]
 8004bd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bdc:	f7fb ffec 	bl	8000bb8 <__aeabi_uldivmod>
 8004be0:	4602      	mov	r2, r0
 8004be2:	460b      	mov	r3, r1
 8004be4:	4613      	mov	r3, r2
 8004be6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004be8:	4b0b      	ldr	r3, [pc, #44]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	0c1b      	lsrs	r3, r3, #16
 8004bee:	f003 0303 	and.w	r3, r3, #3
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	005b      	lsls	r3, r3, #1
 8004bf6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004bf8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c02:	e002      	b.n	8004c0a <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c04:	4b05      	ldr	r3, [pc, #20]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x210>)
 8004c06:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3750      	adds	r7, #80	; 0x50
 8004c10:	46bd      	mov	sp, r7
 8004c12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c16:	bf00      	nop
 8004c18:	40023800 	.word	0x40023800
 8004c1c:	00f42400 	.word	0x00f42400
 8004c20:	007a1200 	.word	0x007a1200

08004c24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c24:	b480      	push	{r7}
 8004c26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c28:	4b02      	ldr	r3, [pc, #8]	; (8004c34 <HAL_RCC_GetHCLKFreq+0x10>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr
 8004c34:	2000000c 	.word	0x2000000c

08004c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c3c:	f7ff fff2 	bl	8004c24 <HAL_RCC_GetHCLKFreq>
 8004c40:	4602      	mov	r2, r0
 8004c42:	4b05      	ldr	r3, [pc, #20]	; (8004c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	0a9b      	lsrs	r3, r3, #10
 8004c48:	f003 0307 	and.w	r3, r3, #7
 8004c4c:	4903      	ldr	r1, [pc, #12]	; (8004c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c4e:	5ccb      	ldrb	r3, [r1, r3]
 8004c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	08009d24 	.word	0x08009d24

08004c60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c64:	f7ff ffde 	bl	8004c24 <HAL_RCC_GetHCLKFreq>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	4b05      	ldr	r3, [pc, #20]	; (8004c80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	0b5b      	lsrs	r3, r3, #13
 8004c70:	f003 0307 	and.w	r3, r3, #7
 8004c74:	4903      	ldr	r1, [pc, #12]	; (8004c84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c76:	5ccb      	ldrb	r3, [r1, r3]
 8004c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	40023800 	.word	0x40023800
 8004c84:	08009d24 	.word	0x08009d24

08004c88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e041      	b.n	8004d1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d106      	bne.n	8004cb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f7fd fbd4 	bl	800245c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	3304      	adds	r3, #4
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	4610      	mov	r0, r2
 8004cc8:	f000 fd28 	bl	800571c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b082      	sub	sp, #8
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d101      	bne.n	8004d38 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e041      	b.n	8004dbc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d106      	bne.n	8004d52 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f839 	bl	8004dc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2202      	movs	r2, #2
 8004d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	3304      	adds	r3, #4
 8004d62:	4619      	mov	r1, r3
 8004d64:	4610      	mov	r0, r2
 8004d66:	f000 fcd9 	bl	800571c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3708      	adds	r7, #8
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bc80      	pop	{r7}
 8004dd4:	4770      	bx	lr
	...

08004dd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d109      	bne.n	8004dfc <HAL_TIM_PWM_Start+0x24>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	bf14      	ite	ne
 8004df4:	2301      	movne	r3, #1
 8004df6:	2300      	moveq	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	e022      	b.n	8004e42 <HAL_TIM_PWM_Start+0x6a>
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	2b04      	cmp	r3, #4
 8004e00:	d109      	bne.n	8004e16 <HAL_TIM_PWM_Start+0x3e>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	bf14      	ite	ne
 8004e0e:	2301      	movne	r3, #1
 8004e10:	2300      	moveq	r3, #0
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	e015      	b.n	8004e42 <HAL_TIM_PWM_Start+0x6a>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	d109      	bne.n	8004e30 <HAL_TIM_PWM_Start+0x58>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	bf14      	ite	ne
 8004e28:	2301      	movne	r3, #1
 8004e2a:	2300      	moveq	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	e008      	b.n	8004e42 <HAL_TIM_PWM_Start+0x6a>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	bf14      	ite	ne
 8004e3c:	2301      	movne	r3, #1
 8004e3e:	2300      	moveq	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e068      	b.n	8004f1c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d104      	bne.n	8004e5a <HAL_TIM_PWM_Start+0x82>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e58:	e013      	b.n	8004e82 <HAL_TIM_PWM_Start+0xaa>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	d104      	bne.n	8004e6a <HAL_TIM_PWM_Start+0x92>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e68:	e00b      	b.n	8004e82 <HAL_TIM_PWM_Start+0xaa>
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	d104      	bne.n	8004e7a <HAL_TIM_PWM_Start+0xa2>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2202      	movs	r2, #2
 8004e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e78:	e003      	b.n	8004e82 <HAL_TIM_PWM_Start+0xaa>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2202      	movs	r2, #2
 8004e7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	2201      	movs	r2, #1
 8004e88:	6839      	ldr	r1, [r7, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f000 feee 	bl	8005c6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a23      	ldr	r2, [pc, #140]	; (8004f24 <HAL_TIM_PWM_Start+0x14c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d107      	bne.n	8004eaa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ea8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a1d      	ldr	r2, [pc, #116]	; (8004f24 <HAL_TIM_PWM_Start+0x14c>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d018      	beq.n	8004ee6 <HAL_TIM_PWM_Start+0x10e>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ebc:	d013      	beq.n	8004ee6 <HAL_TIM_PWM_Start+0x10e>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a19      	ldr	r2, [pc, #100]	; (8004f28 <HAL_TIM_PWM_Start+0x150>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d00e      	beq.n	8004ee6 <HAL_TIM_PWM_Start+0x10e>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a17      	ldr	r2, [pc, #92]	; (8004f2c <HAL_TIM_PWM_Start+0x154>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d009      	beq.n	8004ee6 <HAL_TIM_PWM_Start+0x10e>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a16      	ldr	r2, [pc, #88]	; (8004f30 <HAL_TIM_PWM_Start+0x158>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d004      	beq.n	8004ee6 <HAL_TIM_PWM_Start+0x10e>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a14      	ldr	r2, [pc, #80]	; (8004f34 <HAL_TIM_PWM_Start+0x15c>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d111      	bne.n	8004f0a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f003 0307 	and.w	r3, r3, #7
 8004ef0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2b06      	cmp	r3, #6
 8004ef6:	d010      	beq.n	8004f1a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f042 0201 	orr.w	r2, r2, #1
 8004f06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f08:	e007      	b.n	8004f1a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f042 0201 	orr.w	r2, r2, #1
 8004f18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	40010000 	.word	0x40010000
 8004f28:	40000400 	.word	0x40000400
 8004f2c:	40000800 	.word	0x40000800
 8004f30:	40000c00 	.word	0x40000c00
 8004f34:	40014000 	.word	0x40014000

08004f38 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b086      	sub	sp, #24
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d101      	bne.n	8004f4c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e097      	b.n	800507c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d106      	bne.n	8004f66 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f7fd faaf 	bl	80024c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2202      	movs	r2, #2
 8004f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	6812      	ldr	r2, [r2, #0]
 8004f78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f7c:	f023 0307 	bic.w	r3, r3, #7
 8004f80:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	3304      	adds	r3, #4
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	4610      	mov	r0, r2
 8004f8e:	f000 fbc5 	bl	800571c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fba:	f023 0303 	bic.w	r3, r3, #3
 8004fbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	689a      	ldr	r2, [r3, #8]
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	021b      	lsls	r3, r3, #8
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004fd8:	f023 030c 	bic.w	r3, r3, #12
 8004fdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fe4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fe8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	68da      	ldr	r2, [r3, #12]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	69db      	ldr	r3, [r3, #28]
 8004ff2:	021b      	lsls	r3, r3, #8
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	011a      	lsls	r2, r3, #4
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	6a1b      	ldr	r3, [r3, #32]
 8005006:	031b      	lsls	r3, r3, #12
 8005008:	4313      	orrs	r3, r2
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	4313      	orrs	r3, r2
 800500e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005016:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800501e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	011b      	lsls	r3, r3, #4
 800502a:	4313      	orrs	r3, r2
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	4313      	orrs	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3718      	adds	r7, #24
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005094:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800509c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80050a4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80050ac:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d110      	bne.n	80050d6 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80050b4:	7bfb      	ldrb	r3, [r7, #15]
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d102      	bne.n	80050c0 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80050ba:	7b7b      	ldrb	r3, [r7, #13]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d001      	beq.n	80050c4 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e089      	b.n	80051d8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2202      	movs	r2, #2
 80050c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2202      	movs	r2, #2
 80050d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050d4:	e031      	b.n	800513a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	2b04      	cmp	r3, #4
 80050da:	d110      	bne.n	80050fe <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80050dc:	7bbb      	ldrb	r3, [r7, #14]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d102      	bne.n	80050e8 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80050e2:	7b3b      	ldrb	r3, [r7, #12]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d001      	beq.n	80050ec <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e075      	b.n	80051d8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2202      	movs	r2, #2
 80050f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050fc:	e01d      	b.n	800513a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80050fe:	7bfb      	ldrb	r3, [r7, #15]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d108      	bne.n	8005116 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005104:	7bbb      	ldrb	r3, [r7, #14]
 8005106:	2b01      	cmp	r3, #1
 8005108:	d105      	bne.n	8005116 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800510a:	7b7b      	ldrb	r3, [r7, #13]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d102      	bne.n	8005116 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005110:	7b3b      	ldrb	r3, [r7, #12]
 8005112:	2b01      	cmp	r3, #1
 8005114:	d001      	beq.n	800511a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e05e      	b.n	80051d8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2202      	movs	r2, #2
 800511e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2202      	movs	r2, #2
 8005126:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2202      	movs	r2, #2
 800512e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2202      	movs	r2, #2
 8005136:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d003      	beq.n	8005148 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	2b04      	cmp	r3, #4
 8005144:	d010      	beq.n	8005168 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005146:	e01f      	b.n	8005188 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2201      	movs	r2, #1
 800514e:	2100      	movs	r1, #0
 8005150:	4618      	mov	r0, r3
 8005152:	f000 fd8b 	bl	8005c6c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68da      	ldr	r2, [r3, #12]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f042 0202 	orr.w	r2, r2, #2
 8005164:	60da      	str	r2, [r3, #12]
      break;
 8005166:	e02e      	b.n	80051c6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2201      	movs	r2, #1
 800516e:	2104      	movs	r1, #4
 8005170:	4618      	mov	r0, r3
 8005172:	f000 fd7b 	bl	8005c6c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	68da      	ldr	r2, [r3, #12]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f042 0204 	orr.w	r2, r2, #4
 8005184:	60da      	str	r2, [r3, #12]
      break;
 8005186:	e01e      	b.n	80051c6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2201      	movs	r2, #1
 800518e:	2100      	movs	r1, #0
 8005190:	4618      	mov	r0, r3
 8005192:	f000 fd6b 	bl	8005c6c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2201      	movs	r2, #1
 800519c:	2104      	movs	r1, #4
 800519e:	4618      	mov	r0, r3
 80051a0:	f000 fd64 	bl	8005c6c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68da      	ldr	r2, [r3, #12]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f042 0202 	orr.w	r2, r2, #2
 80051b2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68da      	ldr	r2, [r3, #12]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f042 0204 	orr.w	r2, r2, #4
 80051c2:	60da      	str	r2, [r3, #12]
      break;
 80051c4:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f042 0201 	orr.w	r2, r2, #1
 80051d4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80051d6:	2300      	movs	r3, #0
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3710      	adds	r7, #16
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d020      	beq.n	8005244 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f003 0302 	and.w	r3, r3, #2
 8005208:	2b00      	cmp	r3, #0
 800520a:	d01b      	beq.n	8005244 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f06f 0202 	mvn.w	r2, #2
 8005214:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2201      	movs	r2, #1
 800521a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	f003 0303 	and.w	r3, r3, #3
 8005226:	2b00      	cmp	r3, #0
 8005228:	d003      	beq.n	8005232 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f7fb ff8a 	bl	8001144 <HAL_TIM_IC_CaptureCallback>
 8005230:	e005      	b.n	800523e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 fa56 	bl	80056e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 fa5c 	bl	80056f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	f003 0304 	and.w	r3, r3, #4
 800524a:	2b00      	cmp	r3, #0
 800524c:	d020      	beq.n	8005290 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f003 0304 	and.w	r3, r3, #4
 8005254:	2b00      	cmp	r3, #0
 8005256:	d01b      	beq.n	8005290 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f06f 0204 	mvn.w	r2, #4
 8005260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2202      	movs	r2, #2
 8005266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005272:	2b00      	cmp	r3, #0
 8005274:	d003      	beq.n	800527e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f7fb ff64 	bl	8001144 <HAL_TIM_IC_CaptureCallback>
 800527c:	e005      	b.n	800528a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 fa30 	bl	80056e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 fa36 	bl	80056f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	f003 0308 	and.w	r3, r3, #8
 8005296:	2b00      	cmp	r3, #0
 8005298:	d020      	beq.n	80052dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f003 0308 	and.w	r3, r3, #8
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d01b      	beq.n	80052dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f06f 0208 	mvn.w	r2, #8
 80052ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2204      	movs	r2, #4
 80052b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	69db      	ldr	r3, [r3, #28]
 80052ba:	f003 0303 	and.w	r3, r3, #3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d003      	beq.n	80052ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7fb ff3e 	bl	8001144 <HAL_TIM_IC_CaptureCallback>
 80052c8:	e005      	b.n	80052d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 fa0a 	bl	80056e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f000 fa10 	bl	80056f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	f003 0310 	and.w	r3, r3, #16
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d020      	beq.n	8005328 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f003 0310 	and.w	r3, r3, #16
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d01b      	beq.n	8005328 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f06f 0210 	mvn.w	r2, #16
 80052f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2208      	movs	r2, #8
 80052fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	69db      	ldr	r3, [r3, #28]
 8005306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800530a:	2b00      	cmp	r3, #0
 800530c:	d003      	beq.n	8005316 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f7fb ff18 	bl	8001144 <HAL_TIM_IC_CaptureCallback>
 8005314:	e005      	b.n	8005322 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f9e4 	bl	80056e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 f9ea 	bl	80056f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00c      	beq.n	800534c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f003 0301 	and.w	r3, r3, #1
 8005338:	2b00      	cmp	r3, #0
 800533a:	d007      	beq.n	800534c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f06f 0201 	mvn.w	r2, #1
 8005344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f9c3 	bl	80056d2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00c      	beq.n	8005370 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800535c:	2b00      	cmp	r3, #0
 800535e:	d007      	beq.n	8005370 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 fd68 	bl	8005e40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00c      	beq.n	8005394 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005380:	2b00      	cmp	r3, #0
 8005382:	d007      	beq.n	8005394 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800538c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f9ba 	bl	8005708 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	f003 0320 	and.w	r3, r3, #32
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00c      	beq.n	80053b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f003 0320 	and.w	r3, r3, #32
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d007      	beq.n	80053b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f06f 0220 	mvn.w	r2, #32
 80053b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 fd3b 	bl	8005e2e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053b8:	bf00      	nop
 80053ba:	3710      	adds	r7, #16
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053cc:	2300      	movs	r3, #0
 80053ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d101      	bne.n	80053de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80053da:	2302      	movs	r3, #2
 80053dc:	e0ae      	b.n	800553c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b0c      	cmp	r3, #12
 80053ea:	f200 809f 	bhi.w	800552c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80053ee:	a201      	add	r2, pc, #4	; (adr r2, 80053f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80053f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f4:	08005429 	.word	0x08005429
 80053f8:	0800552d 	.word	0x0800552d
 80053fc:	0800552d 	.word	0x0800552d
 8005400:	0800552d 	.word	0x0800552d
 8005404:	08005469 	.word	0x08005469
 8005408:	0800552d 	.word	0x0800552d
 800540c:	0800552d 	.word	0x0800552d
 8005410:	0800552d 	.word	0x0800552d
 8005414:	080054ab 	.word	0x080054ab
 8005418:	0800552d 	.word	0x0800552d
 800541c:	0800552d 	.word	0x0800552d
 8005420:	0800552d 	.word	0x0800552d
 8005424:	080054eb 	.word	0x080054eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68b9      	ldr	r1, [r7, #8]
 800542e:	4618      	mov	r0, r3
 8005430:	f000 f9fe 	bl	8005830 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699a      	ldr	r2, [r3, #24]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f042 0208 	orr.w	r2, r2, #8
 8005442:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	699a      	ldr	r2, [r3, #24]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 0204 	bic.w	r2, r2, #4
 8005452:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	6999      	ldr	r1, [r3, #24]
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	691a      	ldr	r2, [r3, #16]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	430a      	orrs	r2, r1
 8005464:	619a      	str	r2, [r3, #24]
      break;
 8005466:	e064      	b.n	8005532 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68b9      	ldr	r1, [r7, #8]
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fa44 	bl	80058fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	699a      	ldr	r2, [r3, #24]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699a      	ldr	r2, [r3, #24]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6999      	ldr	r1, [r3, #24]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	021a      	lsls	r2, r3, #8
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	619a      	str	r2, [r3, #24]
      break;
 80054a8:	e043      	b.n	8005532 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	68b9      	ldr	r1, [r7, #8]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f000 fa8d 	bl	80059d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	69da      	ldr	r2, [r3, #28]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f042 0208 	orr.w	r2, r2, #8
 80054c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	69da      	ldr	r2, [r3, #28]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 0204 	bic.w	r2, r2, #4
 80054d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	69d9      	ldr	r1, [r3, #28]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	691a      	ldr	r2, [r3, #16]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	430a      	orrs	r2, r1
 80054e6:	61da      	str	r2, [r3, #28]
      break;
 80054e8:	e023      	b.n	8005532 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68b9      	ldr	r1, [r7, #8]
 80054f0:	4618      	mov	r0, r3
 80054f2:	f000 fad7 	bl	8005aa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	69da      	ldr	r2, [r3, #28]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005504:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	69da      	ldr	r2, [r3, #28]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005514:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	69d9      	ldr	r1, [r3, #28]
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	021a      	lsls	r2, r3, #8
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	430a      	orrs	r2, r1
 8005528:	61da      	str	r2, [r3, #28]
      break;
 800552a:	e002      	b.n	8005532 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	75fb      	strb	r3, [r7, #23]
      break;
 8005530:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800553a:	7dfb      	ldrb	r3, [r7, #23]
}
 800553c:	4618      	mov	r0, r3
 800553e:	3718      	adds	r7, #24
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_TIM_ConfigClockSource+0x1c>
 800555c:	2302      	movs	r3, #2
 800555e:	e0b4      	b.n	80056ca <HAL_TIM_ConfigClockSource+0x186>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800557e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005586:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005598:	d03e      	beq.n	8005618 <HAL_TIM_ConfigClockSource+0xd4>
 800559a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800559e:	f200 8087 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055a6:	f000 8086 	beq.w	80056b6 <HAL_TIM_ConfigClockSource+0x172>
 80055aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055ae:	d87f      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055b0:	2b70      	cmp	r3, #112	; 0x70
 80055b2:	d01a      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0xa6>
 80055b4:	2b70      	cmp	r3, #112	; 0x70
 80055b6:	d87b      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055b8:	2b60      	cmp	r3, #96	; 0x60
 80055ba:	d050      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x11a>
 80055bc:	2b60      	cmp	r3, #96	; 0x60
 80055be:	d877      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055c0:	2b50      	cmp	r3, #80	; 0x50
 80055c2:	d03c      	beq.n	800563e <HAL_TIM_ConfigClockSource+0xfa>
 80055c4:	2b50      	cmp	r3, #80	; 0x50
 80055c6:	d873      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055c8:	2b40      	cmp	r3, #64	; 0x40
 80055ca:	d058      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x13a>
 80055cc:	2b40      	cmp	r3, #64	; 0x40
 80055ce:	d86f      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055d0:	2b30      	cmp	r3, #48	; 0x30
 80055d2:	d064      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x15a>
 80055d4:	2b30      	cmp	r3, #48	; 0x30
 80055d6:	d86b      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055d8:	2b20      	cmp	r3, #32
 80055da:	d060      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x15a>
 80055dc:	2b20      	cmp	r3, #32
 80055de:	d867      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d05c      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x15a>
 80055e4:	2b10      	cmp	r3, #16
 80055e6:	d05a      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x15a>
 80055e8:	e062      	b.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055fa:	f000 fb18 	bl	8005c2e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800560c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	609a      	str	r2, [r3, #8]
      break;
 8005616:	e04f      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005628:	f000 fb01 	bl	8005c2e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689a      	ldr	r2, [r3, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800563a:	609a      	str	r2, [r3, #8]
      break;
 800563c:	e03c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800564a:	461a      	mov	r2, r3
 800564c:	f000 fa78 	bl	8005b40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2150      	movs	r1, #80	; 0x50
 8005656:	4618      	mov	r0, r3
 8005658:	f000 facf 	bl	8005bfa <TIM_ITRx_SetConfig>
      break;
 800565c:	e02c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800566a:	461a      	mov	r2, r3
 800566c:	f000 fa96 	bl	8005b9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2160      	movs	r1, #96	; 0x60
 8005676:	4618      	mov	r0, r3
 8005678:	f000 fabf 	bl	8005bfa <TIM_ITRx_SetConfig>
      break;
 800567c:	e01c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800568a:	461a      	mov	r2, r3
 800568c:	f000 fa58 	bl	8005b40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2140      	movs	r1, #64	; 0x40
 8005696:	4618      	mov	r0, r3
 8005698:	f000 faaf 	bl	8005bfa <TIM_ITRx_SetConfig>
      break;
 800569c:	e00c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4619      	mov	r1, r3
 80056a8:	4610      	mov	r0, r2
 80056aa:	f000 faa6 	bl	8005bfa <TIM_ITRx_SetConfig>
      break;
 80056ae:	e003      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	73fb      	strb	r3, [r7, #15]
      break;
 80056b4:	e000      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80056b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80056c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b083      	sub	sp, #12
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80056da:	bf00      	nop
 80056dc:	370c      	adds	r7, #12
 80056de:	46bd      	mov	sp, r7
 80056e0:	bc80      	pop	{r7}
 80056e2:	4770      	bx	lr

080056e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bc80      	pop	{r7}
 80056f4:	4770      	bx	lr

080056f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b083      	sub	sp, #12
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056fe:	bf00      	nop
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	bc80      	pop	{r7}
 8005706:	4770      	bx	lr

08005708 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	bc80      	pop	{r7}
 8005718:	4770      	bx	lr
	...

0800571c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a39      	ldr	r2, [pc, #228]	; (8005814 <TIM_Base_SetConfig+0xf8>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d00f      	beq.n	8005754 <TIM_Base_SetConfig+0x38>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800573a:	d00b      	beq.n	8005754 <TIM_Base_SetConfig+0x38>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a36      	ldr	r2, [pc, #216]	; (8005818 <TIM_Base_SetConfig+0xfc>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d007      	beq.n	8005754 <TIM_Base_SetConfig+0x38>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a35      	ldr	r2, [pc, #212]	; (800581c <TIM_Base_SetConfig+0x100>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d003      	beq.n	8005754 <TIM_Base_SetConfig+0x38>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a34      	ldr	r2, [pc, #208]	; (8005820 <TIM_Base_SetConfig+0x104>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d108      	bne.n	8005766 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800575a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	4313      	orrs	r3, r2
 8005764:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a2a      	ldr	r2, [pc, #168]	; (8005814 <TIM_Base_SetConfig+0xf8>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d01b      	beq.n	80057a6 <TIM_Base_SetConfig+0x8a>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005774:	d017      	beq.n	80057a6 <TIM_Base_SetConfig+0x8a>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a27      	ldr	r2, [pc, #156]	; (8005818 <TIM_Base_SetConfig+0xfc>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d013      	beq.n	80057a6 <TIM_Base_SetConfig+0x8a>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a26      	ldr	r2, [pc, #152]	; (800581c <TIM_Base_SetConfig+0x100>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d00f      	beq.n	80057a6 <TIM_Base_SetConfig+0x8a>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a25      	ldr	r2, [pc, #148]	; (8005820 <TIM_Base_SetConfig+0x104>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d00b      	beq.n	80057a6 <TIM_Base_SetConfig+0x8a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a24      	ldr	r2, [pc, #144]	; (8005824 <TIM_Base_SetConfig+0x108>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d007      	beq.n	80057a6 <TIM_Base_SetConfig+0x8a>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a23      	ldr	r2, [pc, #140]	; (8005828 <TIM_Base_SetConfig+0x10c>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d003      	beq.n	80057a6 <TIM_Base_SetConfig+0x8a>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a22      	ldr	r2, [pc, #136]	; (800582c <TIM_Base_SetConfig+0x110>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d108      	bne.n	80057b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	68fa      	ldr	r2, [r7, #12]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	689a      	ldr	r2, [r3, #8]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a0d      	ldr	r2, [pc, #52]	; (8005814 <TIM_Base_SetConfig+0xf8>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d103      	bne.n	80057ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	691a      	ldr	r2, [r3, #16]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d105      	bne.n	800580a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	f023 0201 	bic.w	r2, r3, #1
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	611a      	str	r2, [r3, #16]
  }
}
 800580a:	bf00      	nop
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	bc80      	pop	{r7}
 8005812:	4770      	bx	lr
 8005814:	40010000 	.word	0x40010000
 8005818:	40000400 	.word	0x40000400
 800581c:	40000800 	.word	0x40000800
 8005820:	40000c00 	.word	0x40000c00
 8005824:	40014000 	.word	0x40014000
 8005828:	40014400 	.word	0x40014400
 800582c:	40014800 	.word	0x40014800

08005830 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005830:	b480      	push	{r7}
 8005832:	b087      	sub	sp, #28
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a1b      	ldr	r3, [r3, #32]
 800583e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a1b      	ldr	r3, [r3, #32]
 8005844:	f023 0201 	bic.w	r2, r3, #1
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800585e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f023 0303 	bic.w	r3, r3, #3
 8005866:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	4313      	orrs	r3, r2
 8005870:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f023 0302 	bic.w	r3, r3, #2
 8005878:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	4313      	orrs	r3, r2
 8005882:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a1c      	ldr	r2, [pc, #112]	; (80058f8 <TIM_OC1_SetConfig+0xc8>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d10c      	bne.n	80058a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	f023 0308 	bic.w	r3, r3, #8
 8005892:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	697a      	ldr	r2, [r7, #20]
 800589a:	4313      	orrs	r3, r2
 800589c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	f023 0304 	bic.w	r3, r3, #4
 80058a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a13      	ldr	r2, [pc, #76]	; (80058f8 <TIM_OC1_SetConfig+0xc8>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d111      	bne.n	80058d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	693a      	ldr	r2, [r7, #16]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	621a      	str	r2, [r3, #32]
}
 80058ec:	bf00      	nop
 80058ee:	371c      	adds	r7, #28
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bc80      	pop	{r7}
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	40010000 	.word	0x40010000

080058fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a1b      	ldr	r3, [r3, #32]
 8005910:	f023 0210 	bic.w	r2, r3, #16
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800592a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005932:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	021b      	lsls	r3, r3, #8
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	4313      	orrs	r3, r2
 800593e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	f023 0320 	bic.w	r3, r3, #32
 8005946:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	011b      	lsls	r3, r3, #4
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	4313      	orrs	r3, r2
 8005952:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a1d      	ldr	r2, [pc, #116]	; (80059cc <TIM_OC2_SetConfig+0xd0>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d10d      	bne.n	8005978 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005962:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	4313      	orrs	r3, r2
 800596e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005976:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a14      	ldr	r2, [pc, #80]	; (80059cc <TIM_OC2_SetConfig+0xd0>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d113      	bne.n	80059a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005986:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800598e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	693a      	ldr	r2, [r7, #16]
 8005998:	4313      	orrs	r3, r2
 800599a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	693a      	ldr	r2, [r7, #16]
 80059ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	685a      	ldr	r2, [r3, #4]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	697a      	ldr	r2, [r7, #20]
 80059c0:	621a      	str	r2, [r3, #32]
}
 80059c2:	bf00      	nop
 80059c4:	371c      	adds	r7, #28
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bc80      	pop	{r7}
 80059ca:	4770      	bx	lr
 80059cc:	40010000 	.word	0x40010000

080059d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b087      	sub	sp, #28
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a1b      	ldr	r3, [r3, #32]
 80059e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	69db      	ldr	r3, [r3, #28]
 80059f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f023 0303 	bic.w	r3, r3, #3
 8005a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	021b      	lsls	r3, r3, #8
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a1d      	ldr	r2, [pc, #116]	; (8005aa0 <TIM_OC3_SetConfig+0xd0>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d10d      	bne.n	8005a4a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	021b      	lsls	r3, r3, #8
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a14      	ldr	r2, [pc, #80]	; (8005aa0 <TIM_OC3_SetConfig+0xd0>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d113      	bne.n	8005a7a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	011b      	lsls	r3, r3, #4
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	011b      	lsls	r3, r3, #4
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	693a      	ldr	r2, [r7, #16]
 8005a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	685a      	ldr	r2, [r3, #4]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	697a      	ldr	r2, [r7, #20]
 8005a92:	621a      	str	r2, [r3, #32]
}
 8005a94:	bf00      	nop
 8005a96:	371c      	adds	r7, #28
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bc80      	pop	{r7}
 8005a9c:	4770      	bx	lr
 8005a9e:	bf00      	nop
 8005aa0:	40010000 	.word	0x40010000

08005aa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b087      	sub	sp, #28
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	69db      	ldr	r3, [r3, #28]
 8005aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	021b      	lsls	r3, r3, #8
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005aee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	031b      	lsls	r3, r3, #12
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a0f      	ldr	r2, [pc, #60]	; (8005b3c <TIM_OC4_SetConfig+0x98>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d109      	bne.n	8005b18 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	695b      	ldr	r3, [r3, #20]
 8005b10:	019b      	lsls	r3, r3, #6
 8005b12:	697a      	ldr	r2, [r7, #20]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	685a      	ldr	r2, [r3, #4]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	621a      	str	r2, [r3, #32]
}
 8005b32:	bf00      	nop
 8005b34:	371c      	adds	r7, #28
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bc80      	pop	{r7}
 8005b3a:	4770      	bx	lr
 8005b3c:	40010000 	.word	0x40010000

08005b40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b087      	sub	sp, #28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	f023 0201 	bic.w	r2, r3, #1
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	011b      	lsls	r3, r3, #4
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f023 030a 	bic.w	r3, r3, #10
 8005b7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	621a      	str	r2, [r3, #32]
}
 8005b92:	bf00      	nop
 8005b94:	371c      	adds	r7, #28
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bc80      	pop	{r7}
 8005b9a:	4770      	bx	lr

08005b9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b087      	sub	sp, #28
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	f023 0210 	bic.w	r2, r3, #16
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	699b      	ldr	r3, [r3, #24]
 8005bbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005bc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	031b      	lsls	r3, r3, #12
 8005bcc:	693a      	ldr	r2, [r7, #16]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005bd8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	011b      	lsls	r3, r3, #4
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	697a      	ldr	r2, [r7, #20]
 8005bee:	621a      	str	r2, [r3, #32]
}
 8005bf0:	bf00      	nop
 8005bf2:	371c      	adds	r7, #28
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bc80      	pop	{r7}
 8005bf8:	4770      	bx	lr

08005bfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b085      	sub	sp, #20
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
 8005c02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c12:	683a      	ldr	r2, [r7, #0]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	f043 0307 	orr.w	r3, r3, #7
 8005c1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	609a      	str	r2, [r3, #8]
}
 8005c24:	bf00      	nop
 8005c26:	3714      	adds	r7, #20
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bc80      	pop	{r7}
 8005c2c:	4770      	bx	lr

08005c2e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c2e:	b480      	push	{r7}
 8005c30:	b087      	sub	sp, #28
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	60f8      	str	r0, [r7, #12]
 8005c36:	60b9      	str	r1, [r7, #8]
 8005c38:	607a      	str	r2, [r7, #4]
 8005c3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c48:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	021a      	lsls	r2, r3, #8
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	431a      	orrs	r2, r3
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	697a      	ldr	r2, [r7, #20]
 8005c60:	609a      	str	r2, [r3, #8]
}
 8005c62:	bf00      	nop
 8005c64:	371c      	adds	r7, #28
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bc80      	pop	{r7}
 8005c6a:	4770      	bx	lr

08005c6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b087      	sub	sp, #28
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	f003 031f 	and.w	r3, r3, #31
 8005c7e:	2201      	movs	r2, #1
 8005c80:	fa02 f303 	lsl.w	r3, r2, r3
 8005c84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6a1a      	ldr	r2, [r3, #32]
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	43db      	mvns	r3, r3
 8005c8e:	401a      	ands	r2, r3
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6a1a      	ldr	r2, [r3, #32]
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	f003 031f 	and.w	r3, r3, #31
 8005c9e:	6879      	ldr	r1, [r7, #4]
 8005ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ca4:	431a      	orrs	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	621a      	str	r2, [r3, #32]
}
 8005caa:	bf00      	nop
 8005cac:	371c      	adds	r7, #28
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bc80      	pop	{r7}
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d101      	bne.n	8005ccc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cc8:	2302      	movs	r3, #2
 8005cca:	e050      	b.n	8005d6e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a1b      	ldr	r2, [pc, #108]	; (8005d78 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d018      	beq.n	8005d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d18:	d013      	beq.n	8005d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a17      	ldr	r2, [pc, #92]	; (8005d7c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d00e      	beq.n	8005d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a15      	ldr	r2, [pc, #84]	; (8005d80 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d009      	beq.n	8005d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a14      	ldr	r2, [pc, #80]	; (8005d84 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d004      	beq.n	8005d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a12      	ldr	r2, [pc, #72]	; (8005d88 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d10c      	bne.n	8005d5c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68ba      	ldr	r2, [r7, #8]
 8005d5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3714      	adds	r7, #20
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bc80      	pop	{r7}
 8005d76:	4770      	bx	lr
 8005d78:	40010000 	.word	0x40010000
 8005d7c:	40000400 	.word	0x40000400
 8005d80:	40000800 	.word	0x40000800
 8005d84:	40000c00 	.word	0x40000c00
 8005d88:	40014000 	.word	0x40014000

08005d8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d96:	2300      	movs	r3, #0
 8005d98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d101      	bne.n	8005da8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e03d      	b.n	8005e24 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	695b      	ldr	r3, [r3, #20]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	69db      	ldr	r3, [r3, #28]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3714      	adds	r7, #20
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bc80      	pop	{r7}
 8005e2c:	4770      	bx	lr

08005e2e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e2e:	b480      	push	{r7}
 8005e30:	b083      	sub	sp, #12
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e36:	bf00      	nop
 8005e38:	370c      	adds	r7, #12
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bc80      	pop	{r7}
 8005e3e:	4770      	bx	lr

08005e40 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bc80      	pop	{r7}
 8005e50:	4770      	bx	lr

08005e52 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b082      	sub	sp, #8
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d101      	bne.n	8005e64 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e042      	b.n	8005eea <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d106      	bne.n	8005e7e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f7fc fbf3 	bl	8002664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2224      	movs	r2, #36	; 0x24
 8005e82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68da      	ldr	r2, [r3, #12]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e94:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 fa90 	bl	80063bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	691a      	ldr	r2, [r3, #16]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005eaa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	695a      	ldr	r2, [r3, #20]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005eba:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68da      	ldr	r2, [r3, #12]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005eca:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2220      	movs	r2, #32
 8005ede:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3708      	adds	r7, #8
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b084      	sub	sp, #16
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	60f8      	str	r0, [r7, #12]
 8005efa:	60b9      	str	r1, [r7, #8]
 8005efc:	4613      	mov	r3, r2
 8005efe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	2b20      	cmp	r3, #32
 8005f0a:	d112      	bne.n	8005f32 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d002      	beq.n	8005f18 <HAL_UART_Receive_DMA+0x26>
 8005f12:	88fb      	ldrh	r3, [r7, #6]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d101      	bne.n	8005f1c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e00b      	b.n	8005f34 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005f22:	88fb      	ldrh	r3, [r7, #6]
 8005f24:	461a      	mov	r2, r3
 8005f26:	68b9      	ldr	r1, [r7, #8]
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f000 f923 	bl	8006174 <UART_Start_Receive_DMA>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	e000      	b.n	8005f34 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005f32:	2302      	movs	r3, #2
  }
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3710      	adds	r7, #16
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bc80      	pop	{r7}
 8005f4c:	4770      	bx	lr

08005f4e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b083      	sub	sp, #12
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f56:	bf00      	nop
 8005f58:	370c      	adds	r7, #12
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bc80      	pop	{r7}
 8005f5e:	4770      	bx	lr

08005f60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	460b      	mov	r3, r1
 8005f6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bc80      	pop	{r7}
 8005f74:	4770      	bx	lr

08005f76 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f76:	b580      	push	{r7, lr}
 8005f78:	b09c      	sub	sp, #112	; 0x70
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f82:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d172      	bne.n	8006078 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f94:	2200      	movs	r2, #0
 8005f96:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	330c      	adds	r3, #12
 8005f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fa2:	e853 3f00 	ldrex	r3, [r3]
 8005fa6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005fa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005faa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fae:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	330c      	adds	r3, #12
 8005fb6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005fb8:	65ba      	str	r2, [r7, #88]	; 0x58
 8005fba:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fbc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005fbe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005fc0:	e841 2300 	strex	r3, r2, [r1]
 8005fc4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005fc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1e5      	bne.n	8005f98 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	3314      	adds	r3, #20
 8005fd2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fd6:	e853 3f00 	ldrex	r3, [r3]
 8005fda:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005fdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fde:	f023 0301 	bic.w	r3, r3, #1
 8005fe2:	667b      	str	r3, [r7, #100]	; 0x64
 8005fe4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	3314      	adds	r3, #20
 8005fea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005fec:	647a      	str	r2, [r7, #68]	; 0x44
 8005fee:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ff2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ff4:	e841 2300 	strex	r3, r2, [r1]
 8005ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1e5      	bne.n	8005fcc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	3314      	adds	r3, #20
 8006006:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600a:	e853 3f00 	ldrex	r3, [r3]
 800600e:	623b      	str	r3, [r7, #32]
   return(result);
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006016:	663b      	str	r3, [r7, #96]	; 0x60
 8006018:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	3314      	adds	r3, #20
 800601e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006020:	633a      	str	r2, [r7, #48]	; 0x30
 8006022:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006024:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006026:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006028:	e841 2300 	strex	r3, r2, [r1]
 800602c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800602e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1e5      	bne.n	8006000 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006034:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006036:	2220      	movs	r2, #32
 8006038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800603c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800603e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006040:	2b01      	cmp	r3, #1
 8006042:	d119      	bne.n	8006078 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006044:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	330c      	adds	r3, #12
 800604a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	e853 3f00 	ldrex	r3, [r3]
 8006052:	60fb      	str	r3, [r7, #12]
   return(result);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f023 0310 	bic.w	r3, r3, #16
 800605a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800605c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	330c      	adds	r3, #12
 8006062:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006064:	61fa      	str	r2, [r7, #28]
 8006066:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006068:	69b9      	ldr	r1, [r7, #24]
 800606a:	69fa      	ldr	r2, [r7, #28]
 800606c:	e841 2300 	strex	r3, r2, [r1]
 8006070:	617b      	str	r3, [r7, #20]
   return(result);
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1e5      	bne.n	8006044 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006078:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800607a:	2200      	movs	r2, #0
 800607c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800607e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006082:	2b01      	cmp	r3, #1
 8006084:	d106      	bne.n	8006094 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006086:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006088:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800608a:	4619      	mov	r1, r3
 800608c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800608e:	f7ff ff67 	bl	8005f60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006092:	e002      	b.n	800609a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006094:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006096:	f7fb f86d 	bl	8001174 <HAL_UART_RxCpltCallback>
}
 800609a:	bf00      	nop
 800609c:	3770      	adds	r7, #112	; 0x70
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}

080060a2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b084      	sub	sp, #16
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ae:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2201      	movs	r2, #1
 80060b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d108      	bne.n	80060d0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80060c2:	085b      	lsrs	r3, r3, #1
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	4619      	mov	r1, r3
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f7ff ff49 	bl	8005f60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80060ce:	e002      	b.n	80060d6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f7ff ff33 	bl	8005f3c <HAL_UART_RxHalfCpltCallback>
}
 80060d6:	bf00      	nop
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80060de:	b580      	push	{r7, lr}
 80060e0:	b084      	sub	sp, #16
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80060e6:	2300      	movs	r3, #0
 80060e8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ee:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060fa:	2b80      	cmp	r3, #128	; 0x80
 80060fc:	bf0c      	ite	eq
 80060fe:	2301      	moveq	r3, #1
 8006100:	2300      	movne	r3, #0
 8006102:	b2db      	uxtb	r3, r3
 8006104:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b21      	cmp	r3, #33	; 0x21
 8006110:	d108      	bne.n	8006124 <UART_DMAError+0x46>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d005      	beq.n	8006124 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	2200      	movs	r2, #0
 800611c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800611e:	68b8      	ldr	r0, [r7, #8]
 8006120:	f000 f8c2 	bl	80062a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800612e:	2b40      	cmp	r3, #64	; 0x40
 8006130:	bf0c      	ite	eq
 8006132:	2301      	moveq	r3, #1
 8006134:	2300      	movne	r3, #0
 8006136:	b2db      	uxtb	r3, r3
 8006138:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b22      	cmp	r3, #34	; 0x22
 8006144:	d108      	bne.n	8006158 <UART_DMAError+0x7a>
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d005      	beq.n	8006158 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	2200      	movs	r2, #0
 8006150:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006152:	68b8      	ldr	r0, [r7, #8]
 8006154:	f000 f8cf 	bl	80062f6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800615c:	f043 0210 	orr.w	r2, r3, #16
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006164:	68b8      	ldr	r0, [r7, #8]
 8006166:	f7ff fef2 	bl	8005f4e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800616a:	bf00      	nop
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
	...

08006174 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b098      	sub	sp, #96	; 0x60
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	4613      	mov	r3, r2
 8006180:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	88fa      	ldrh	r2, [r7, #6]
 800618c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2222      	movs	r2, #34	; 0x22
 8006198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a0:	4a3e      	ldr	r2, [pc, #248]	; (800629c <UART_Start_Receive_DMA+0x128>)
 80061a2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a8:	4a3d      	ldr	r2, [pc, #244]	; (80062a0 <UART_Start_Receive_DMA+0x12c>)
 80061aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061b0:	4a3c      	ldr	r2, [pc, #240]	; (80062a4 <UART_Start_Receive_DMA+0x130>)
 80061b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061b8:	2200      	movs	r2, #0
 80061ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80061bc:	f107 0308 	add.w	r3, r7, #8
 80061c0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	3304      	adds	r3, #4
 80061cc:	4619      	mov	r1, r3
 80061ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	88fb      	ldrh	r3, [r7, #6]
 80061d4:	f7fc fe9a 	bl	8002f0c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80061d8:	2300      	movs	r3, #0
 80061da:	613b      	str	r3, [r7, #16]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	613b      	str	r3, [r7, #16]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	613b      	str	r3, [r7, #16]
 80061ec:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d019      	beq.n	800622a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	330c      	adds	r3, #12
 80061fc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006200:	e853 3f00 	ldrex	r3, [r3]
 8006204:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006208:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800620c:	65bb      	str	r3, [r7, #88]	; 0x58
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	330c      	adds	r3, #12
 8006214:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006216:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006218:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800621c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800621e:	e841 2300 	strex	r3, r2, [r1]
 8006222:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006224:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006226:	2b00      	cmp	r3, #0
 8006228:	d1e5      	bne.n	80061f6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	3314      	adds	r3, #20
 8006230:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006234:	e853 3f00 	ldrex	r3, [r3]
 8006238:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800623a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800623c:	f043 0301 	orr.w	r3, r3, #1
 8006240:	657b      	str	r3, [r7, #84]	; 0x54
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	3314      	adds	r3, #20
 8006248:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800624a:	63ba      	str	r2, [r7, #56]	; 0x38
 800624c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006250:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006252:	e841 2300 	strex	r3, r2, [r1]
 8006256:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625a:	2b00      	cmp	r3, #0
 800625c:	d1e5      	bne.n	800622a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	3314      	adds	r3, #20
 8006264:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	e853 3f00 	ldrex	r3, [r3]
 800626c:	617b      	str	r3, [r7, #20]
   return(result);
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006274:	653b      	str	r3, [r7, #80]	; 0x50
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	3314      	adds	r3, #20
 800627c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800627e:	627a      	str	r2, [r7, #36]	; 0x24
 8006280:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006282:	6a39      	ldr	r1, [r7, #32]
 8006284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006286:	e841 2300 	strex	r3, r2, [r1]
 800628a:	61fb      	str	r3, [r7, #28]
   return(result);
 800628c:	69fb      	ldr	r3, [r7, #28]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d1e5      	bne.n	800625e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	3760      	adds	r7, #96	; 0x60
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	08005f77 	.word	0x08005f77
 80062a0:	080060a3 	.word	0x080060a3
 80062a4:	080060df 	.word	0x080060df

080062a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b089      	sub	sp, #36	; 0x24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	330c      	adds	r3, #12
 80062b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	e853 3f00 	ldrex	r3, [r3]
 80062be:	60bb      	str	r3, [r7, #8]
   return(result);
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80062c6:	61fb      	str	r3, [r7, #28]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	330c      	adds	r3, #12
 80062ce:	69fa      	ldr	r2, [r7, #28]
 80062d0:	61ba      	str	r2, [r7, #24]
 80062d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d4:	6979      	ldr	r1, [r7, #20]
 80062d6:	69ba      	ldr	r2, [r7, #24]
 80062d8:	e841 2300 	strex	r3, r2, [r1]
 80062dc:	613b      	str	r3, [r7, #16]
   return(result);
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1e5      	bne.n	80062b0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2220      	movs	r2, #32
 80062e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80062ec:	bf00      	nop
 80062ee:	3724      	adds	r7, #36	; 0x24
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bc80      	pop	{r7}
 80062f4:	4770      	bx	lr

080062f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b095      	sub	sp, #84	; 0x54
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	330c      	adds	r3, #12
 8006304:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006308:	e853 3f00 	ldrex	r3, [r3]
 800630c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800630e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006310:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006314:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	330c      	adds	r3, #12
 800631c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800631e:	643a      	str	r2, [r7, #64]	; 0x40
 8006320:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006322:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006324:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006326:	e841 2300 	strex	r3, r2, [r1]
 800632a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800632c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800632e:	2b00      	cmp	r3, #0
 8006330:	d1e5      	bne.n	80062fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	3314      	adds	r3, #20
 8006338:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	e853 3f00 	ldrex	r3, [r3]
 8006340:	61fb      	str	r3, [r7, #28]
   return(result);
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	f023 0301 	bic.w	r3, r3, #1
 8006348:	64bb      	str	r3, [r7, #72]	; 0x48
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	3314      	adds	r3, #20
 8006350:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006352:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006354:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006356:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006358:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800635a:	e841 2300 	strex	r3, r2, [r1]
 800635e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1e5      	bne.n	8006332 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800636a:	2b01      	cmp	r3, #1
 800636c:	d119      	bne.n	80063a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	330c      	adds	r3, #12
 8006374:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	e853 3f00 	ldrex	r3, [r3]
 800637c:	60bb      	str	r3, [r7, #8]
   return(result);
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	f023 0310 	bic.w	r3, r3, #16
 8006384:	647b      	str	r3, [r7, #68]	; 0x44
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	330c      	adds	r3, #12
 800638c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800638e:	61ba      	str	r2, [r7, #24]
 8006390:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006392:	6979      	ldr	r1, [r7, #20]
 8006394:	69ba      	ldr	r2, [r7, #24]
 8006396:	e841 2300 	strex	r3, r2, [r1]
 800639a:	613b      	str	r3, [r7, #16]
   return(result);
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1e5      	bne.n	800636e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2220      	movs	r2, #32
 80063a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	631a      	str	r2, [r3, #48]	; 0x30
}
 80063b0:	bf00      	nop
 80063b2:	3754      	adds	r7, #84	; 0x54
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bc80      	pop	{r7}
 80063b8:	4770      	bx	lr
	...

080063bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063c0:	b0c0      	sub	sp, #256	; 0x100
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80063d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063d8:	68d9      	ldr	r1, [r3, #12]
 80063da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	ea40 0301 	orr.w	r3, r0, r1
 80063e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ea:	689a      	ldr	r2, [r3, #8]
 80063ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	431a      	orrs	r2, r3
 80063f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	431a      	orrs	r2, r3
 80063fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006400:	69db      	ldr	r3, [r3, #28]
 8006402:	4313      	orrs	r3, r2
 8006404:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006414:	f021 010c 	bic.w	r1, r1, #12
 8006418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006422:	430b      	orrs	r3, r1
 8006424:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006436:	6999      	ldr	r1, [r3, #24]
 8006438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	ea40 0301 	orr.w	r3, r0, r1
 8006442:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	4b91      	ldr	r3, [pc, #580]	; (8006690 <UART_SetConfig+0x2d4>)
 800644c:	429a      	cmp	r2, r3
 800644e:	d005      	beq.n	800645c <UART_SetConfig+0xa0>
 8006450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	4b8f      	ldr	r3, [pc, #572]	; (8006694 <UART_SetConfig+0x2d8>)
 8006458:	429a      	cmp	r2, r3
 800645a:	d104      	bne.n	8006466 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800645c:	f7fe fc00 	bl	8004c60 <HAL_RCC_GetPCLK2Freq>
 8006460:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006464:	e003      	b.n	800646e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006466:	f7fe fbe7 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 800646a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800646e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006472:	69db      	ldr	r3, [r3, #28]
 8006474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006478:	f040 8110 	bne.w	800669c <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800647c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006480:	2200      	movs	r2, #0
 8006482:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006486:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800648a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800648e:	4622      	mov	r2, r4
 8006490:	462b      	mov	r3, r5
 8006492:	1891      	adds	r1, r2, r2
 8006494:	65b9      	str	r1, [r7, #88]	; 0x58
 8006496:	415b      	adcs	r3, r3
 8006498:	65fb      	str	r3, [r7, #92]	; 0x5c
 800649a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800649e:	4620      	mov	r0, r4
 80064a0:	4629      	mov	r1, r5
 80064a2:	4604      	mov	r4, r0
 80064a4:	eb12 0804 	adds.w	r8, r2, r4
 80064a8:	460c      	mov	r4, r1
 80064aa:	eb43 0904 	adc.w	r9, r3, r4
 80064ae:	f04f 0200 	mov.w	r2, #0
 80064b2:	f04f 0300 	mov.w	r3, #0
 80064b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064c2:	4690      	mov	r8, r2
 80064c4:	4699      	mov	r9, r3
 80064c6:	4603      	mov	r3, r0
 80064c8:	eb18 0303 	adds.w	r3, r8, r3
 80064cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80064d0:	460b      	mov	r3, r1
 80064d2:	eb49 0303 	adc.w	r3, r9, r3
 80064d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80064da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80064e6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80064ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80064ee:	460b      	mov	r3, r1
 80064f0:	18db      	adds	r3, r3, r3
 80064f2:	653b      	str	r3, [r7, #80]	; 0x50
 80064f4:	4613      	mov	r3, r2
 80064f6:	eb42 0303 	adc.w	r3, r2, r3
 80064fa:	657b      	str	r3, [r7, #84]	; 0x54
 80064fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006500:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006504:	f7fa fb58 	bl	8000bb8 <__aeabi_uldivmod>
 8006508:	4602      	mov	r2, r0
 800650a:	460b      	mov	r3, r1
 800650c:	4b62      	ldr	r3, [pc, #392]	; (8006698 <UART_SetConfig+0x2dc>)
 800650e:	fba3 2302 	umull	r2, r3, r3, r2
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	011c      	lsls	r4, r3, #4
 8006516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800651a:	2200      	movs	r2, #0
 800651c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006520:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006524:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006528:	4642      	mov	r2, r8
 800652a:	464b      	mov	r3, r9
 800652c:	1891      	adds	r1, r2, r2
 800652e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006530:	415b      	adcs	r3, r3
 8006532:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006534:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006538:	4645      	mov	r5, r8
 800653a:	eb12 0a05 	adds.w	sl, r2, r5
 800653e:	4640      	mov	r0, r8
 8006540:	4649      	mov	r1, r9
 8006542:	460d      	mov	r5, r1
 8006544:	eb43 0b05 	adc.w	fp, r3, r5
 8006548:	f04f 0200 	mov.w	r2, #0
 800654c:	f04f 0300 	mov.w	r3, #0
 8006550:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006554:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006558:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800655c:	4692      	mov	sl, r2
 800655e:	469b      	mov	fp, r3
 8006560:	4603      	mov	r3, r0
 8006562:	eb1a 0303 	adds.w	r3, sl, r3
 8006566:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800656a:	460b      	mov	r3, r1
 800656c:	eb4b 0303 	adc.w	r3, fp, r3
 8006570:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006580:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006584:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006588:	460b      	mov	r3, r1
 800658a:	18db      	adds	r3, r3, r3
 800658c:	643b      	str	r3, [r7, #64]	; 0x40
 800658e:	4613      	mov	r3, r2
 8006590:	eb42 0303 	adc.w	r3, r2, r3
 8006594:	647b      	str	r3, [r7, #68]	; 0x44
 8006596:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800659a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800659e:	f7fa fb0b 	bl	8000bb8 <__aeabi_uldivmod>
 80065a2:	4602      	mov	r2, r0
 80065a4:	460b      	mov	r3, r1
 80065a6:	4611      	mov	r1, r2
 80065a8:	4b3b      	ldr	r3, [pc, #236]	; (8006698 <UART_SetConfig+0x2dc>)
 80065aa:	fba3 2301 	umull	r2, r3, r3, r1
 80065ae:	095b      	lsrs	r3, r3, #5
 80065b0:	2264      	movs	r2, #100	; 0x64
 80065b2:	fb02 f303 	mul.w	r3, r2, r3
 80065b6:	1acb      	subs	r3, r1, r3
 80065b8:	00db      	lsls	r3, r3, #3
 80065ba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80065be:	4b36      	ldr	r3, [pc, #216]	; (8006698 <UART_SetConfig+0x2dc>)
 80065c0:	fba3 2302 	umull	r2, r3, r3, r2
 80065c4:	095b      	lsrs	r3, r3, #5
 80065c6:	005b      	lsls	r3, r3, #1
 80065c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80065cc:	441c      	add	r4, r3
 80065ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065d2:	2200      	movs	r2, #0
 80065d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80065d8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80065dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80065e0:	4642      	mov	r2, r8
 80065e2:	464b      	mov	r3, r9
 80065e4:	1891      	adds	r1, r2, r2
 80065e6:	63b9      	str	r1, [r7, #56]	; 0x38
 80065e8:	415b      	adcs	r3, r3
 80065ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80065f0:	4641      	mov	r1, r8
 80065f2:	1851      	adds	r1, r2, r1
 80065f4:	6339      	str	r1, [r7, #48]	; 0x30
 80065f6:	4649      	mov	r1, r9
 80065f8:	414b      	adcs	r3, r1
 80065fa:	637b      	str	r3, [r7, #52]	; 0x34
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	f04f 0300 	mov.w	r3, #0
 8006604:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006608:	4659      	mov	r1, fp
 800660a:	00cb      	lsls	r3, r1, #3
 800660c:	4655      	mov	r5, sl
 800660e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8006612:	4651      	mov	r1, sl
 8006614:	00ca      	lsls	r2, r1, #3
 8006616:	4610      	mov	r0, r2
 8006618:	4619      	mov	r1, r3
 800661a:	4603      	mov	r3, r0
 800661c:	4642      	mov	r2, r8
 800661e:	189b      	adds	r3, r3, r2
 8006620:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006624:	464b      	mov	r3, r9
 8006626:	460a      	mov	r2, r1
 8006628:	eb42 0303 	adc.w	r3, r2, r3
 800662c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800663c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006640:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006644:	460b      	mov	r3, r1
 8006646:	18db      	adds	r3, r3, r3
 8006648:	62bb      	str	r3, [r7, #40]	; 0x28
 800664a:	4613      	mov	r3, r2
 800664c:	eb42 0303 	adc.w	r3, r2, r3
 8006650:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006652:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006656:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800665a:	f7fa faad 	bl	8000bb8 <__aeabi_uldivmod>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	4b0d      	ldr	r3, [pc, #52]	; (8006698 <UART_SetConfig+0x2dc>)
 8006664:	fba3 1302 	umull	r1, r3, r3, r2
 8006668:	095b      	lsrs	r3, r3, #5
 800666a:	2164      	movs	r1, #100	; 0x64
 800666c:	fb01 f303 	mul.w	r3, r1, r3
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	00db      	lsls	r3, r3, #3
 8006674:	3332      	adds	r3, #50	; 0x32
 8006676:	4a08      	ldr	r2, [pc, #32]	; (8006698 <UART_SetConfig+0x2dc>)
 8006678:	fba2 2303 	umull	r2, r3, r2, r3
 800667c:	095b      	lsrs	r3, r3, #5
 800667e:	f003 0207 	and.w	r2, r3, #7
 8006682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4422      	add	r2, r4
 800668a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800668c:	e10a      	b.n	80068a4 <UART_SetConfig+0x4e8>
 800668e:	bf00      	nop
 8006690:	40011000 	.word	0x40011000
 8006694:	40011400 	.word	0x40011400
 8006698:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800669c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80066a0:	2200      	movs	r2, #0
 80066a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80066a6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80066aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80066ae:	4642      	mov	r2, r8
 80066b0:	464b      	mov	r3, r9
 80066b2:	1891      	adds	r1, r2, r2
 80066b4:	6239      	str	r1, [r7, #32]
 80066b6:	415b      	adcs	r3, r3
 80066b8:	627b      	str	r3, [r7, #36]	; 0x24
 80066ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80066be:	4641      	mov	r1, r8
 80066c0:	1854      	adds	r4, r2, r1
 80066c2:	46cc      	mov	ip, r9
 80066c4:	eb43 050c 	adc.w	r5, r3, ip
 80066c8:	f04f 0200 	mov.w	r2, #0
 80066cc:	f04f 0300 	mov.w	r3, #0
 80066d0:	00eb      	lsls	r3, r5, #3
 80066d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066d6:	00e2      	lsls	r2, r4, #3
 80066d8:	4614      	mov	r4, r2
 80066da:	461d      	mov	r5, r3
 80066dc:	4640      	mov	r0, r8
 80066de:	4649      	mov	r1, r9
 80066e0:	4603      	mov	r3, r0
 80066e2:	18e3      	adds	r3, r4, r3
 80066e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80066e8:	460b      	mov	r3, r1
 80066ea:	eb45 0303 	adc.w	r3, r5, r3
 80066ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80066f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80066fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006702:	f04f 0200 	mov.w	r2, #0
 8006706:	f04f 0300 	mov.w	r3, #0
 800670a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800670e:	4629      	mov	r1, r5
 8006710:	008b      	lsls	r3, r1, #2
 8006712:	4620      	mov	r0, r4
 8006714:	4629      	mov	r1, r5
 8006716:	4604      	mov	r4, r0
 8006718:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800671c:	4601      	mov	r1, r0
 800671e:	008a      	lsls	r2, r1, #2
 8006720:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006724:	f7fa fa48 	bl	8000bb8 <__aeabi_uldivmod>
 8006728:	4602      	mov	r2, r0
 800672a:	460b      	mov	r3, r1
 800672c:	4b60      	ldr	r3, [pc, #384]	; (80068b0 <UART_SetConfig+0x4f4>)
 800672e:	fba3 2302 	umull	r2, r3, r3, r2
 8006732:	095b      	lsrs	r3, r3, #5
 8006734:	011c      	lsls	r4, r3, #4
 8006736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800673a:	2200      	movs	r2, #0
 800673c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006740:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006744:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006748:	4642      	mov	r2, r8
 800674a:	464b      	mov	r3, r9
 800674c:	1891      	adds	r1, r2, r2
 800674e:	61b9      	str	r1, [r7, #24]
 8006750:	415b      	adcs	r3, r3
 8006752:	61fb      	str	r3, [r7, #28]
 8006754:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006758:	4641      	mov	r1, r8
 800675a:	1851      	adds	r1, r2, r1
 800675c:	6139      	str	r1, [r7, #16]
 800675e:	4649      	mov	r1, r9
 8006760:	414b      	adcs	r3, r1
 8006762:	617b      	str	r3, [r7, #20]
 8006764:	f04f 0200 	mov.w	r2, #0
 8006768:	f04f 0300 	mov.w	r3, #0
 800676c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006770:	4659      	mov	r1, fp
 8006772:	00cb      	lsls	r3, r1, #3
 8006774:	4655      	mov	r5, sl
 8006776:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800677a:	4651      	mov	r1, sl
 800677c:	00ca      	lsls	r2, r1, #3
 800677e:	4610      	mov	r0, r2
 8006780:	4619      	mov	r1, r3
 8006782:	4603      	mov	r3, r0
 8006784:	4642      	mov	r2, r8
 8006786:	189b      	adds	r3, r3, r2
 8006788:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800678c:	464b      	mov	r3, r9
 800678e:	460a      	mov	r2, r1
 8006790:	eb42 0303 	adc.w	r3, r2, r3
 8006794:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80067a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80067a4:	f04f 0200 	mov.w	r2, #0
 80067a8:	f04f 0300 	mov.w	r3, #0
 80067ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80067b0:	4649      	mov	r1, r9
 80067b2:	008b      	lsls	r3, r1, #2
 80067b4:	4645      	mov	r5, r8
 80067b6:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 80067ba:	4641      	mov	r1, r8
 80067bc:	008a      	lsls	r2, r1, #2
 80067be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80067c2:	f7fa f9f9 	bl	8000bb8 <__aeabi_uldivmod>
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
 80067ca:	4611      	mov	r1, r2
 80067cc:	4b38      	ldr	r3, [pc, #224]	; (80068b0 <UART_SetConfig+0x4f4>)
 80067ce:	fba3 2301 	umull	r2, r3, r3, r1
 80067d2:	095b      	lsrs	r3, r3, #5
 80067d4:	2264      	movs	r2, #100	; 0x64
 80067d6:	fb02 f303 	mul.w	r3, r2, r3
 80067da:	1acb      	subs	r3, r1, r3
 80067dc:	011b      	lsls	r3, r3, #4
 80067de:	3332      	adds	r3, #50	; 0x32
 80067e0:	4a33      	ldr	r2, [pc, #204]	; (80068b0 <UART_SetConfig+0x4f4>)
 80067e2:	fba2 2303 	umull	r2, r3, r2, r3
 80067e6:	095b      	lsrs	r3, r3, #5
 80067e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067ec:	441c      	add	r4, r3
 80067ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067f2:	2200      	movs	r2, #0
 80067f4:	673b      	str	r3, [r7, #112]	; 0x70
 80067f6:	677a      	str	r2, [r7, #116]	; 0x74
 80067f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80067fc:	4642      	mov	r2, r8
 80067fe:	464b      	mov	r3, r9
 8006800:	1891      	adds	r1, r2, r2
 8006802:	60b9      	str	r1, [r7, #8]
 8006804:	415b      	adcs	r3, r3
 8006806:	60fb      	str	r3, [r7, #12]
 8006808:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800680c:	4641      	mov	r1, r8
 800680e:	1851      	adds	r1, r2, r1
 8006810:	6039      	str	r1, [r7, #0]
 8006812:	4649      	mov	r1, r9
 8006814:	414b      	adcs	r3, r1
 8006816:	607b      	str	r3, [r7, #4]
 8006818:	f04f 0200 	mov.w	r2, #0
 800681c:	f04f 0300 	mov.w	r3, #0
 8006820:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006824:	4659      	mov	r1, fp
 8006826:	00cb      	lsls	r3, r1, #3
 8006828:	4655      	mov	r5, sl
 800682a:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800682e:	4651      	mov	r1, sl
 8006830:	00ca      	lsls	r2, r1, #3
 8006832:	4610      	mov	r0, r2
 8006834:	4619      	mov	r1, r3
 8006836:	4603      	mov	r3, r0
 8006838:	4642      	mov	r2, r8
 800683a:	189b      	adds	r3, r3, r2
 800683c:	66bb      	str	r3, [r7, #104]	; 0x68
 800683e:	464b      	mov	r3, r9
 8006840:	460a      	mov	r2, r1
 8006842:	eb42 0303 	adc.w	r3, r2, r3
 8006846:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	663b      	str	r3, [r7, #96]	; 0x60
 8006852:	667a      	str	r2, [r7, #100]	; 0x64
 8006854:	f04f 0200 	mov.w	r2, #0
 8006858:	f04f 0300 	mov.w	r3, #0
 800685c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006860:	4649      	mov	r1, r9
 8006862:	008b      	lsls	r3, r1, #2
 8006864:	4645      	mov	r5, r8
 8006866:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800686a:	4641      	mov	r1, r8
 800686c:	008a      	lsls	r2, r1, #2
 800686e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006872:	f7fa f9a1 	bl	8000bb8 <__aeabi_uldivmod>
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	4b0d      	ldr	r3, [pc, #52]	; (80068b0 <UART_SetConfig+0x4f4>)
 800687c:	fba3 1302 	umull	r1, r3, r3, r2
 8006880:	095b      	lsrs	r3, r3, #5
 8006882:	2164      	movs	r1, #100	; 0x64
 8006884:	fb01 f303 	mul.w	r3, r1, r3
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	011b      	lsls	r3, r3, #4
 800688c:	3332      	adds	r3, #50	; 0x32
 800688e:	4a08      	ldr	r2, [pc, #32]	; (80068b0 <UART_SetConfig+0x4f4>)
 8006890:	fba2 2303 	umull	r2, r3, r2, r3
 8006894:	095b      	lsrs	r3, r3, #5
 8006896:	f003 020f 	and.w	r2, r3, #15
 800689a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4422      	add	r2, r4
 80068a2:	609a      	str	r2, [r3, #8]
}
 80068a4:	bf00      	nop
 80068a6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80068aa:	46bd      	mov	sp, r7
 80068ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068b0:	51eb851f 	.word	0x51eb851f

080068b4 <__cvt>:
 80068b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068b8:	b088      	sub	sp, #32
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	461f      	mov	r7, r3
 80068be:	4614      	mov	r4, r2
 80068c0:	bfb8      	it	lt
 80068c2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80068c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068c8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80068ca:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80068ce:	bfb6      	itet	lt
 80068d0:	461f      	movlt	r7, r3
 80068d2:	2300      	movge	r3, #0
 80068d4:	232d      	movlt	r3, #45	; 0x2d
 80068d6:	7013      	strb	r3, [r2, #0]
 80068d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80068da:	f023 0820 	bic.w	r8, r3, #32
 80068de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068e2:	d005      	beq.n	80068f0 <__cvt+0x3c>
 80068e4:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80068e8:	d100      	bne.n	80068ec <__cvt+0x38>
 80068ea:	3501      	adds	r5, #1
 80068ec:	2302      	movs	r3, #2
 80068ee:	e000      	b.n	80068f2 <__cvt+0x3e>
 80068f0:	2303      	movs	r3, #3
 80068f2:	aa07      	add	r2, sp, #28
 80068f4:	9204      	str	r2, [sp, #16]
 80068f6:	aa06      	add	r2, sp, #24
 80068f8:	e9cd a202 	strd	sl, r2, [sp, #8]
 80068fc:	e9cd 3500 	strd	r3, r5, [sp]
 8006900:	4622      	mov	r2, r4
 8006902:	463b      	mov	r3, r7
 8006904:	f000 fe5c 	bl	80075c0 <_dtoa_r>
 8006908:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800690c:	4606      	mov	r6, r0
 800690e:	d102      	bne.n	8006916 <__cvt+0x62>
 8006910:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006912:	07db      	lsls	r3, r3, #31
 8006914:	d522      	bpl.n	800695c <__cvt+0xa8>
 8006916:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800691a:	eb06 0905 	add.w	r9, r6, r5
 800691e:	d110      	bne.n	8006942 <__cvt+0x8e>
 8006920:	7833      	ldrb	r3, [r6, #0]
 8006922:	2b30      	cmp	r3, #48	; 0x30
 8006924:	d10a      	bne.n	800693c <__cvt+0x88>
 8006926:	2200      	movs	r2, #0
 8006928:	2300      	movs	r3, #0
 800692a:	4620      	mov	r0, r4
 800692c:	4639      	mov	r1, r7
 800692e:	f7fa f8d3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006932:	b918      	cbnz	r0, 800693c <__cvt+0x88>
 8006934:	f1c5 0501 	rsb	r5, r5, #1
 8006938:	f8ca 5000 	str.w	r5, [sl]
 800693c:	f8da 3000 	ldr.w	r3, [sl]
 8006940:	4499      	add	r9, r3
 8006942:	2200      	movs	r2, #0
 8006944:	2300      	movs	r3, #0
 8006946:	4620      	mov	r0, r4
 8006948:	4639      	mov	r1, r7
 800694a:	f7fa f8c5 	bl	8000ad8 <__aeabi_dcmpeq>
 800694e:	b108      	cbz	r0, 8006954 <__cvt+0xa0>
 8006950:	f8cd 901c 	str.w	r9, [sp, #28]
 8006954:	2230      	movs	r2, #48	; 0x30
 8006956:	9b07      	ldr	r3, [sp, #28]
 8006958:	454b      	cmp	r3, r9
 800695a:	d307      	bcc.n	800696c <__cvt+0xb8>
 800695c:	9b07      	ldr	r3, [sp, #28]
 800695e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006960:	1b9b      	subs	r3, r3, r6
 8006962:	4630      	mov	r0, r6
 8006964:	6013      	str	r3, [r2, #0]
 8006966:	b008      	add	sp, #32
 8006968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800696c:	1c59      	adds	r1, r3, #1
 800696e:	9107      	str	r1, [sp, #28]
 8006970:	701a      	strb	r2, [r3, #0]
 8006972:	e7f0      	b.n	8006956 <__cvt+0xa2>

08006974 <__exponent>:
 8006974:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006976:	4603      	mov	r3, r0
 8006978:	2900      	cmp	r1, #0
 800697a:	bfb8      	it	lt
 800697c:	4249      	neglt	r1, r1
 800697e:	f803 2b02 	strb.w	r2, [r3], #2
 8006982:	bfb4      	ite	lt
 8006984:	222d      	movlt	r2, #45	; 0x2d
 8006986:	222b      	movge	r2, #43	; 0x2b
 8006988:	2909      	cmp	r1, #9
 800698a:	7042      	strb	r2, [r0, #1]
 800698c:	dd2a      	ble.n	80069e4 <__exponent+0x70>
 800698e:	f10d 0207 	add.w	r2, sp, #7
 8006992:	4617      	mov	r7, r2
 8006994:	260a      	movs	r6, #10
 8006996:	4694      	mov	ip, r2
 8006998:	fb91 f5f6 	sdiv	r5, r1, r6
 800699c:	fb06 1415 	mls	r4, r6, r5, r1
 80069a0:	3430      	adds	r4, #48	; 0x30
 80069a2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80069a6:	460c      	mov	r4, r1
 80069a8:	2c63      	cmp	r4, #99	; 0x63
 80069aa:	f102 32ff 	add.w	r2, r2, #4294967295
 80069ae:	4629      	mov	r1, r5
 80069b0:	dcf1      	bgt.n	8006996 <__exponent+0x22>
 80069b2:	3130      	adds	r1, #48	; 0x30
 80069b4:	f1ac 0402 	sub.w	r4, ip, #2
 80069b8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80069bc:	1c41      	adds	r1, r0, #1
 80069be:	4622      	mov	r2, r4
 80069c0:	42ba      	cmp	r2, r7
 80069c2:	d30a      	bcc.n	80069da <__exponent+0x66>
 80069c4:	f10d 0209 	add.w	r2, sp, #9
 80069c8:	eba2 020c 	sub.w	r2, r2, ip
 80069cc:	42bc      	cmp	r4, r7
 80069ce:	bf88      	it	hi
 80069d0:	2200      	movhi	r2, #0
 80069d2:	4413      	add	r3, r2
 80069d4:	1a18      	subs	r0, r3, r0
 80069d6:	b003      	add	sp, #12
 80069d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069da:	f812 5b01 	ldrb.w	r5, [r2], #1
 80069de:	f801 5f01 	strb.w	r5, [r1, #1]!
 80069e2:	e7ed      	b.n	80069c0 <__exponent+0x4c>
 80069e4:	2330      	movs	r3, #48	; 0x30
 80069e6:	3130      	adds	r1, #48	; 0x30
 80069e8:	7083      	strb	r3, [r0, #2]
 80069ea:	70c1      	strb	r1, [r0, #3]
 80069ec:	1d03      	adds	r3, r0, #4
 80069ee:	e7f1      	b.n	80069d4 <__exponent+0x60>

080069f0 <_printf_float>:
 80069f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f4:	b091      	sub	sp, #68	; 0x44
 80069f6:	460c      	mov	r4, r1
 80069f8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80069fc:	4616      	mov	r6, r2
 80069fe:	461f      	mov	r7, r3
 8006a00:	4605      	mov	r5, r0
 8006a02:	f000 fcdf 	bl	80073c4 <_localeconv_r>
 8006a06:	6803      	ldr	r3, [r0, #0]
 8006a08:	9309      	str	r3, [sp, #36]	; 0x24
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f7f9 fc38 	bl	8000280 <strlen>
 8006a10:	2300      	movs	r3, #0
 8006a12:	930e      	str	r3, [sp, #56]	; 0x38
 8006a14:	f8d8 3000 	ldr.w	r3, [r8]
 8006a18:	900a      	str	r0, [sp, #40]	; 0x28
 8006a1a:	3307      	adds	r3, #7
 8006a1c:	f023 0307 	bic.w	r3, r3, #7
 8006a20:	f103 0208 	add.w	r2, r3, #8
 8006a24:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006a28:	f8d4 b000 	ldr.w	fp, [r4]
 8006a2c:	f8c8 2000 	str.w	r2, [r8]
 8006a30:	e9d3 a800 	ldrd	sl, r8, [r3]
 8006a34:	4652      	mov	r2, sl
 8006a36:	4643      	mov	r3, r8
 8006a38:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a3c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006a40:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a44:	4b9c      	ldr	r3, [pc, #624]	; (8006cb8 <_printf_float+0x2c8>)
 8006a46:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4a:	4650      	mov	r0, sl
 8006a4c:	f7fa f876 	bl	8000b3c <__aeabi_dcmpun>
 8006a50:	bb70      	cbnz	r0, 8006ab0 <_printf_float+0xc0>
 8006a52:	4b99      	ldr	r3, [pc, #612]	; (8006cb8 <_printf_float+0x2c8>)
 8006a54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a56:	f04f 32ff 	mov.w	r2, #4294967295
 8006a5a:	4650      	mov	r0, sl
 8006a5c:	f7fa f850 	bl	8000b00 <__aeabi_dcmple>
 8006a60:	bb30      	cbnz	r0, 8006ab0 <_printf_float+0xc0>
 8006a62:	2200      	movs	r2, #0
 8006a64:	2300      	movs	r3, #0
 8006a66:	4650      	mov	r0, sl
 8006a68:	4641      	mov	r1, r8
 8006a6a:	f7fa f83f 	bl	8000aec <__aeabi_dcmplt>
 8006a6e:	b110      	cbz	r0, 8006a76 <_printf_float+0x86>
 8006a70:	232d      	movs	r3, #45	; 0x2d
 8006a72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a76:	4a91      	ldr	r2, [pc, #580]	; (8006cbc <_printf_float+0x2cc>)
 8006a78:	4b91      	ldr	r3, [pc, #580]	; (8006cc0 <_printf_float+0x2d0>)
 8006a7a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006a7e:	bf94      	ite	ls
 8006a80:	4690      	movls	r8, r2
 8006a82:	4698      	movhi	r8, r3
 8006a84:	2303      	movs	r3, #3
 8006a86:	6123      	str	r3, [r4, #16]
 8006a88:	f02b 0304 	bic.w	r3, fp, #4
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	f04f 0a00 	mov.w	sl, #0
 8006a92:	9700      	str	r7, [sp, #0]
 8006a94:	4633      	mov	r3, r6
 8006a96:	aa0f      	add	r2, sp, #60	; 0x3c
 8006a98:	4621      	mov	r1, r4
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	f000 f9d4 	bl	8006e48 <_printf_common>
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	f040 808f 	bne.w	8006bc4 <_printf_float+0x1d4>
 8006aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aaa:	b011      	add	sp, #68	; 0x44
 8006aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab0:	4652      	mov	r2, sl
 8006ab2:	4643      	mov	r3, r8
 8006ab4:	4650      	mov	r0, sl
 8006ab6:	4641      	mov	r1, r8
 8006ab8:	f7fa f840 	bl	8000b3c <__aeabi_dcmpun>
 8006abc:	b140      	cbz	r0, 8006ad0 <_printf_float+0xe0>
 8006abe:	f1b8 0f00 	cmp.w	r8, #0
 8006ac2:	bfbc      	itt	lt
 8006ac4:	232d      	movlt	r3, #45	; 0x2d
 8006ac6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006aca:	4a7e      	ldr	r2, [pc, #504]	; (8006cc4 <_printf_float+0x2d4>)
 8006acc:	4b7e      	ldr	r3, [pc, #504]	; (8006cc8 <_printf_float+0x2d8>)
 8006ace:	e7d4      	b.n	8006a7a <_printf_float+0x8a>
 8006ad0:	6863      	ldr	r3, [r4, #4]
 8006ad2:	1c5a      	adds	r2, r3, #1
 8006ad4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006ad8:	d142      	bne.n	8006b60 <_printf_float+0x170>
 8006ada:	2306      	movs	r3, #6
 8006adc:	6063      	str	r3, [r4, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	9206      	str	r2, [sp, #24]
 8006ae2:	aa0e      	add	r2, sp, #56	; 0x38
 8006ae4:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006ae8:	aa0d      	add	r2, sp, #52	; 0x34
 8006aea:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006aee:	9203      	str	r2, [sp, #12]
 8006af0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006af4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	6863      	ldr	r3, [r4, #4]
 8006afc:	9300      	str	r3, [sp, #0]
 8006afe:	4652      	mov	r2, sl
 8006b00:	4643      	mov	r3, r8
 8006b02:	4628      	mov	r0, r5
 8006b04:	910b      	str	r1, [sp, #44]	; 0x2c
 8006b06:	f7ff fed5 	bl	80068b4 <__cvt>
 8006b0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b0c:	2947      	cmp	r1, #71	; 0x47
 8006b0e:	4680      	mov	r8, r0
 8006b10:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b12:	d108      	bne.n	8006b26 <_printf_float+0x136>
 8006b14:	1cc8      	adds	r0, r1, #3
 8006b16:	db02      	blt.n	8006b1e <_printf_float+0x12e>
 8006b18:	6863      	ldr	r3, [r4, #4]
 8006b1a:	4299      	cmp	r1, r3
 8006b1c:	dd40      	ble.n	8006ba0 <_printf_float+0x1b0>
 8006b1e:	f1a9 0902 	sub.w	r9, r9, #2
 8006b22:	fa5f f989 	uxtb.w	r9, r9
 8006b26:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006b2a:	d81f      	bhi.n	8006b6c <_printf_float+0x17c>
 8006b2c:	3901      	subs	r1, #1
 8006b2e:	464a      	mov	r2, r9
 8006b30:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b34:	910d      	str	r1, [sp, #52]	; 0x34
 8006b36:	f7ff ff1d 	bl	8006974 <__exponent>
 8006b3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b3c:	1813      	adds	r3, r2, r0
 8006b3e:	2a01      	cmp	r2, #1
 8006b40:	4682      	mov	sl, r0
 8006b42:	6123      	str	r3, [r4, #16]
 8006b44:	dc02      	bgt.n	8006b4c <_printf_float+0x15c>
 8006b46:	6822      	ldr	r2, [r4, #0]
 8006b48:	07d2      	lsls	r2, r2, #31
 8006b4a:	d501      	bpl.n	8006b50 <_printf_float+0x160>
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	6123      	str	r3, [r4, #16]
 8006b50:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d09c      	beq.n	8006a92 <_printf_float+0xa2>
 8006b58:	232d      	movs	r3, #45	; 0x2d
 8006b5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b5e:	e798      	b.n	8006a92 <_printf_float+0xa2>
 8006b60:	2947      	cmp	r1, #71	; 0x47
 8006b62:	d1bc      	bne.n	8006ade <_printf_float+0xee>
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1ba      	bne.n	8006ade <_printf_float+0xee>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e7b7      	b.n	8006adc <_printf_float+0xec>
 8006b6c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006b70:	d118      	bne.n	8006ba4 <_printf_float+0x1b4>
 8006b72:	2900      	cmp	r1, #0
 8006b74:	6863      	ldr	r3, [r4, #4]
 8006b76:	dd0b      	ble.n	8006b90 <_printf_float+0x1a0>
 8006b78:	6121      	str	r1, [r4, #16]
 8006b7a:	b913      	cbnz	r3, 8006b82 <_printf_float+0x192>
 8006b7c:	6822      	ldr	r2, [r4, #0]
 8006b7e:	07d0      	lsls	r0, r2, #31
 8006b80:	d502      	bpl.n	8006b88 <_printf_float+0x198>
 8006b82:	3301      	adds	r3, #1
 8006b84:	440b      	add	r3, r1
 8006b86:	6123      	str	r3, [r4, #16]
 8006b88:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b8a:	f04f 0a00 	mov.w	sl, #0
 8006b8e:	e7df      	b.n	8006b50 <_printf_float+0x160>
 8006b90:	b913      	cbnz	r3, 8006b98 <_printf_float+0x1a8>
 8006b92:	6822      	ldr	r2, [r4, #0]
 8006b94:	07d2      	lsls	r2, r2, #31
 8006b96:	d501      	bpl.n	8006b9c <_printf_float+0x1ac>
 8006b98:	3302      	adds	r3, #2
 8006b9a:	e7f4      	b.n	8006b86 <_printf_float+0x196>
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e7f2      	b.n	8006b86 <_printf_float+0x196>
 8006ba0:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006ba4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ba6:	4299      	cmp	r1, r3
 8006ba8:	db05      	blt.n	8006bb6 <_printf_float+0x1c6>
 8006baa:	6823      	ldr	r3, [r4, #0]
 8006bac:	6121      	str	r1, [r4, #16]
 8006bae:	07d8      	lsls	r0, r3, #31
 8006bb0:	d5ea      	bpl.n	8006b88 <_printf_float+0x198>
 8006bb2:	1c4b      	adds	r3, r1, #1
 8006bb4:	e7e7      	b.n	8006b86 <_printf_float+0x196>
 8006bb6:	2900      	cmp	r1, #0
 8006bb8:	bfd4      	ite	le
 8006bba:	f1c1 0202 	rsble	r2, r1, #2
 8006bbe:	2201      	movgt	r2, #1
 8006bc0:	4413      	add	r3, r2
 8006bc2:	e7e0      	b.n	8006b86 <_printf_float+0x196>
 8006bc4:	6823      	ldr	r3, [r4, #0]
 8006bc6:	055a      	lsls	r2, r3, #21
 8006bc8:	d407      	bmi.n	8006bda <_printf_float+0x1ea>
 8006bca:	6923      	ldr	r3, [r4, #16]
 8006bcc:	4642      	mov	r2, r8
 8006bce:	4631      	mov	r1, r6
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	47b8      	blx	r7
 8006bd4:	3001      	adds	r0, #1
 8006bd6:	d12b      	bne.n	8006c30 <_printf_float+0x240>
 8006bd8:	e765      	b.n	8006aa6 <_printf_float+0xb6>
 8006bda:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006bde:	f240 80dc 	bls.w	8006d9a <_printf_float+0x3aa>
 8006be2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006be6:	2200      	movs	r2, #0
 8006be8:	2300      	movs	r3, #0
 8006bea:	f7f9 ff75 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bee:	2800      	cmp	r0, #0
 8006bf0:	d033      	beq.n	8006c5a <_printf_float+0x26a>
 8006bf2:	4a36      	ldr	r2, [pc, #216]	; (8006ccc <_printf_float+0x2dc>)
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	4631      	mov	r1, r6
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	47b8      	blx	r7
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	f43f af52 	beq.w	8006aa6 <_printf_float+0xb6>
 8006c02:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006c06:	429a      	cmp	r2, r3
 8006c08:	db02      	blt.n	8006c10 <_printf_float+0x220>
 8006c0a:	6823      	ldr	r3, [r4, #0]
 8006c0c:	07d8      	lsls	r0, r3, #31
 8006c0e:	d50f      	bpl.n	8006c30 <_printf_float+0x240>
 8006c10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c14:	4631      	mov	r1, r6
 8006c16:	4628      	mov	r0, r5
 8006c18:	47b8      	blx	r7
 8006c1a:	3001      	adds	r0, #1
 8006c1c:	f43f af43 	beq.w	8006aa6 <_printf_float+0xb6>
 8006c20:	f04f 0800 	mov.w	r8, #0
 8006c24:	f104 091a 	add.w	r9, r4, #26
 8006c28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	4543      	cmp	r3, r8
 8006c2e:	dc09      	bgt.n	8006c44 <_printf_float+0x254>
 8006c30:	6823      	ldr	r3, [r4, #0]
 8006c32:	079b      	lsls	r3, r3, #30
 8006c34:	f100 8103 	bmi.w	8006e3e <_printf_float+0x44e>
 8006c38:	68e0      	ldr	r0, [r4, #12]
 8006c3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c3c:	4298      	cmp	r0, r3
 8006c3e:	bfb8      	it	lt
 8006c40:	4618      	movlt	r0, r3
 8006c42:	e732      	b.n	8006aaa <_printf_float+0xba>
 8006c44:	2301      	movs	r3, #1
 8006c46:	464a      	mov	r2, r9
 8006c48:	4631      	mov	r1, r6
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	47b8      	blx	r7
 8006c4e:	3001      	adds	r0, #1
 8006c50:	f43f af29 	beq.w	8006aa6 <_printf_float+0xb6>
 8006c54:	f108 0801 	add.w	r8, r8, #1
 8006c58:	e7e6      	b.n	8006c28 <_printf_float+0x238>
 8006c5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	dc37      	bgt.n	8006cd0 <_printf_float+0x2e0>
 8006c60:	4a1a      	ldr	r2, [pc, #104]	; (8006ccc <_printf_float+0x2dc>)
 8006c62:	2301      	movs	r3, #1
 8006c64:	4631      	mov	r1, r6
 8006c66:	4628      	mov	r0, r5
 8006c68:	47b8      	blx	r7
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	f43f af1b 	beq.w	8006aa6 <_printf_float+0xb6>
 8006c70:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006c74:	4313      	orrs	r3, r2
 8006c76:	d102      	bne.n	8006c7e <_printf_float+0x28e>
 8006c78:	6823      	ldr	r3, [r4, #0]
 8006c7a:	07d9      	lsls	r1, r3, #31
 8006c7c:	d5d8      	bpl.n	8006c30 <_printf_float+0x240>
 8006c7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c82:	4631      	mov	r1, r6
 8006c84:	4628      	mov	r0, r5
 8006c86:	47b8      	blx	r7
 8006c88:	3001      	adds	r0, #1
 8006c8a:	f43f af0c 	beq.w	8006aa6 <_printf_float+0xb6>
 8006c8e:	f04f 0900 	mov.w	r9, #0
 8006c92:	f104 0a1a 	add.w	sl, r4, #26
 8006c96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c98:	425b      	negs	r3, r3
 8006c9a:	454b      	cmp	r3, r9
 8006c9c:	dc01      	bgt.n	8006ca2 <_printf_float+0x2b2>
 8006c9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ca0:	e794      	b.n	8006bcc <_printf_float+0x1dc>
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	4652      	mov	r2, sl
 8006ca6:	4631      	mov	r1, r6
 8006ca8:	4628      	mov	r0, r5
 8006caa:	47b8      	blx	r7
 8006cac:	3001      	adds	r0, #1
 8006cae:	f43f aefa 	beq.w	8006aa6 <_printf_float+0xb6>
 8006cb2:	f109 0901 	add.w	r9, r9, #1
 8006cb6:	e7ee      	b.n	8006c96 <_printf_float+0x2a6>
 8006cb8:	7fefffff 	.word	0x7fefffff
 8006cbc:	08009d34 	.word	0x08009d34
 8006cc0:	08009d38 	.word	0x08009d38
 8006cc4:	08009d3c 	.word	0x08009d3c
 8006cc8:	08009d40 	.word	0x08009d40
 8006ccc:	08009d44 	.word	0x08009d44
 8006cd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	bfa8      	it	ge
 8006cd8:	461a      	movge	r2, r3
 8006cda:	2a00      	cmp	r2, #0
 8006cdc:	4691      	mov	r9, r2
 8006cde:	dc37      	bgt.n	8006d50 <_printf_float+0x360>
 8006ce0:	f04f 0b00 	mov.w	fp, #0
 8006ce4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ce8:	f104 021a 	add.w	r2, r4, #26
 8006cec:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006cf0:	ebaa 0309 	sub.w	r3, sl, r9
 8006cf4:	455b      	cmp	r3, fp
 8006cf6:	dc33      	bgt.n	8006d60 <_printf_float+0x370>
 8006cf8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	db3b      	blt.n	8006d78 <_printf_float+0x388>
 8006d00:	6823      	ldr	r3, [r4, #0]
 8006d02:	07da      	lsls	r2, r3, #31
 8006d04:	d438      	bmi.n	8006d78 <_printf_float+0x388>
 8006d06:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006d0a:	eba2 0903 	sub.w	r9, r2, r3
 8006d0e:	eba2 020a 	sub.w	r2, r2, sl
 8006d12:	4591      	cmp	r9, r2
 8006d14:	bfa8      	it	ge
 8006d16:	4691      	movge	r9, r2
 8006d18:	f1b9 0f00 	cmp.w	r9, #0
 8006d1c:	dc34      	bgt.n	8006d88 <_printf_float+0x398>
 8006d1e:	f04f 0800 	mov.w	r8, #0
 8006d22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d26:	f104 0a1a 	add.w	sl, r4, #26
 8006d2a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d2e:	1a9b      	subs	r3, r3, r2
 8006d30:	eba3 0309 	sub.w	r3, r3, r9
 8006d34:	4543      	cmp	r3, r8
 8006d36:	f77f af7b 	ble.w	8006c30 <_printf_float+0x240>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	4652      	mov	r2, sl
 8006d3e:	4631      	mov	r1, r6
 8006d40:	4628      	mov	r0, r5
 8006d42:	47b8      	blx	r7
 8006d44:	3001      	adds	r0, #1
 8006d46:	f43f aeae 	beq.w	8006aa6 <_printf_float+0xb6>
 8006d4a:	f108 0801 	add.w	r8, r8, #1
 8006d4e:	e7ec      	b.n	8006d2a <_printf_float+0x33a>
 8006d50:	4613      	mov	r3, r2
 8006d52:	4631      	mov	r1, r6
 8006d54:	4642      	mov	r2, r8
 8006d56:	4628      	mov	r0, r5
 8006d58:	47b8      	blx	r7
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	d1c0      	bne.n	8006ce0 <_printf_float+0x2f0>
 8006d5e:	e6a2      	b.n	8006aa6 <_printf_float+0xb6>
 8006d60:	2301      	movs	r3, #1
 8006d62:	4631      	mov	r1, r6
 8006d64:	4628      	mov	r0, r5
 8006d66:	920b      	str	r2, [sp, #44]	; 0x2c
 8006d68:	47b8      	blx	r7
 8006d6a:	3001      	adds	r0, #1
 8006d6c:	f43f ae9b 	beq.w	8006aa6 <_printf_float+0xb6>
 8006d70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d72:	f10b 0b01 	add.w	fp, fp, #1
 8006d76:	e7b9      	b.n	8006cec <_printf_float+0x2fc>
 8006d78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d7c:	4631      	mov	r1, r6
 8006d7e:	4628      	mov	r0, r5
 8006d80:	47b8      	blx	r7
 8006d82:	3001      	adds	r0, #1
 8006d84:	d1bf      	bne.n	8006d06 <_printf_float+0x316>
 8006d86:	e68e      	b.n	8006aa6 <_printf_float+0xb6>
 8006d88:	464b      	mov	r3, r9
 8006d8a:	eb08 020a 	add.w	r2, r8, sl
 8006d8e:	4631      	mov	r1, r6
 8006d90:	4628      	mov	r0, r5
 8006d92:	47b8      	blx	r7
 8006d94:	3001      	adds	r0, #1
 8006d96:	d1c2      	bne.n	8006d1e <_printf_float+0x32e>
 8006d98:	e685      	b.n	8006aa6 <_printf_float+0xb6>
 8006d9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d9c:	2a01      	cmp	r2, #1
 8006d9e:	dc01      	bgt.n	8006da4 <_printf_float+0x3b4>
 8006da0:	07db      	lsls	r3, r3, #31
 8006da2:	d539      	bpl.n	8006e18 <_printf_float+0x428>
 8006da4:	2301      	movs	r3, #1
 8006da6:	4642      	mov	r2, r8
 8006da8:	4631      	mov	r1, r6
 8006daa:	4628      	mov	r0, r5
 8006dac:	47b8      	blx	r7
 8006dae:	3001      	adds	r0, #1
 8006db0:	f43f ae79 	beq.w	8006aa6 <_printf_float+0xb6>
 8006db4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006db8:	4631      	mov	r1, r6
 8006dba:	4628      	mov	r0, r5
 8006dbc:	47b8      	blx	r7
 8006dbe:	3001      	adds	r0, #1
 8006dc0:	f43f ae71 	beq.w	8006aa6 <_printf_float+0xb6>
 8006dc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dc8:	2200      	movs	r2, #0
 8006dca:	2300      	movs	r3, #0
 8006dcc:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8006dd0:	f7f9 fe82 	bl	8000ad8 <__aeabi_dcmpeq>
 8006dd4:	b9d8      	cbnz	r0, 8006e0e <_printf_float+0x41e>
 8006dd6:	f109 33ff 	add.w	r3, r9, #4294967295
 8006dda:	f108 0201 	add.w	r2, r8, #1
 8006dde:	4631      	mov	r1, r6
 8006de0:	4628      	mov	r0, r5
 8006de2:	47b8      	blx	r7
 8006de4:	3001      	adds	r0, #1
 8006de6:	d10e      	bne.n	8006e06 <_printf_float+0x416>
 8006de8:	e65d      	b.n	8006aa6 <_printf_float+0xb6>
 8006dea:	2301      	movs	r3, #1
 8006dec:	464a      	mov	r2, r9
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	47b8      	blx	r7
 8006df4:	3001      	adds	r0, #1
 8006df6:	f43f ae56 	beq.w	8006aa6 <_printf_float+0xb6>
 8006dfa:	f108 0801 	add.w	r8, r8, #1
 8006dfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e00:	3b01      	subs	r3, #1
 8006e02:	4543      	cmp	r3, r8
 8006e04:	dcf1      	bgt.n	8006dea <_printf_float+0x3fa>
 8006e06:	4653      	mov	r3, sl
 8006e08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e0c:	e6df      	b.n	8006bce <_printf_float+0x1de>
 8006e0e:	f04f 0800 	mov.w	r8, #0
 8006e12:	f104 091a 	add.w	r9, r4, #26
 8006e16:	e7f2      	b.n	8006dfe <_printf_float+0x40e>
 8006e18:	2301      	movs	r3, #1
 8006e1a:	4642      	mov	r2, r8
 8006e1c:	e7df      	b.n	8006dde <_printf_float+0x3ee>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	464a      	mov	r2, r9
 8006e22:	4631      	mov	r1, r6
 8006e24:	4628      	mov	r0, r5
 8006e26:	47b8      	blx	r7
 8006e28:	3001      	adds	r0, #1
 8006e2a:	f43f ae3c 	beq.w	8006aa6 <_printf_float+0xb6>
 8006e2e:	f108 0801 	add.w	r8, r8, #1
 8006e32:	68e3      	ldr	r3, [r4, #12]
 8006e34:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006e36:	1a5b      	subs	r3, r3, r1
 8006e38:	4543      	cmp	r3, r8
 8006e3a:	dcf0      	bgt.n	8006e1e <_printf_float+0x42e>
 8006e3c:	e6fc      	b.n	8006c38 <_printf_float+0x248>
 8006e3e:	f04f 0800 	mov.w	r8, #0
 8006e42:	f104 0919 	add.w	r9, r4, #25
 8006e46:	e7f4      	b.n	8006e32 <_printf_float+0x442>

08006e48 <_printf_common>:
 8006e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e4c:	4616      	mov	r6, r2
 8006e4e:	4699      	mov	r9, r3
 8006e50:	688a      	ldr	r2, [r1, #8]
 8006e52:	690b      	ldr	r3, [r1, #16]
 8006e54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	bfb8      	it	lt
 8006e5c:	4613      	movlt	r3, r2
 8006e5e:	6033      	str	r3, [r6, #0]
 8006e60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e64:	4607      	mov	r7, r0
 8006e66:	460c      	mov	r4, r1
 8006e68:	b10a      	cbz	r2, 8006e6e <_printf_common+0x26>
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	6033      	str	r3, [r6, #0]
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	0699      	lsls	r1, r3, #26
 8006e72:	bf42      	ittt	mi
 8006e74:	6833      	ldrmi	r3, [r6, #0]
 8006e76:	3302      	addmi	r3, #2
 8006e78:	6033      	strmi	r3, [r6, #0]
 8006e7a:	6825      	ldr	r5, [r4, #0]
 8006e7c:	f015 0506 	ands.w	r5, r5, #6
 8006e80:	d106      	bne.n	8006e90 <_printf_common+0x48>
 8006e82:	f104 0a19 	add.w	sl, r4, #25
 8006e86:	68e3      	ldr	r3, [r4, #12]
 8006e88:	6832      	ldr	r2, [r6, #0]
 8006e8a:	1a9b      	subs	r3, r3, r2
 8006e8c:	42ab      	cmp	r3, r5
 8006e8e:	dc26      	bgt.n	8006ede <_printf_common+0x96>
 8006e90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e94:	1e13      	subs	r3, r2, #0
 8006e96:	6822      	ldr	r2, [r4, #0]
 8006e98:	bf18      	it	ne
 8006e9a:	2301      	movne	r3, #1
 8006e9c:	0692      	lsls	r2, r2, #26
 8006e9e:	d42b      	bmi.n	8006ef8 <_printf_common+0xb0>
 8006ea0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ea4:	4649      	mov	r1, r9
 8006ea6:	4638      	mov	r0, r7
 8006ea8:	47c0      	blx	r8
 8006eaa:	3001      	adds	r0, #1
 8006eac:	d01e      	beq.n	8006eec <_printf_common+0xa4>
 8006eae:	6823      	ldr	r3, [r4, #0]
 8006eb0:	6922      	ldr	r2, [r4, #16]
 8006eb2:	f003 0306 	and.w	r3, r3, #6
 8006eb6:	2b04      	cmp	r3, #4
 8006eb8:	bf02      	ittt	eq
 8006eba:	68e5      	ldreq	r5, [r4, #12]
 8006ebc:	6833      	ldreq	r3, [r6, #0]
 8006ebe:	1aed      	subeq	r5, r5, r3
 8006ec0:	68a3      	ldr	r3, [r4, #8]
 8006ec2:	bf0c      	ite	eq
 8006ec4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ec8:	2500      	movne	r5, #0
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	bfc4      	itt	gt
 8006ece:	1a9b      	subgt	r3, r3, r2
 8006ed0:	18ed      	addgt	r5, r5, r3
 8006ed2:	2600      	movs	r6, #0
 8006ed4:	341a      	adds	r4, #26
 8006ed6:	42b5      	cmp	r5, r6
 8006ed8:	d11a      	bne.n	8006f10 <_printf_common+0xc8>
 8006eda:	2000      	movs	r0, #0
 8006edc:	e008      	b.n	8006ef0 <_printf_common+0xa8>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	4652      	mov	r2, sl
 8006ee2:	4649      	mov	r1, r9
 8006ee4:	4638      	mov	r0, r7
 8006ee6:	47c0      	blx	r8
 8006ee8:	3001      	adds	r0, #1
 8006eea:	d103      	bne.n	8006ef4 <_printf_common+0xac>
 8006eec:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ef4:	3501      	adds	r5, #1
 8006ef6:	e7c6      	b.n	8006e86 <_printf_common+0x3e>
 8006ef8:	18e1      	adds	r1, r4, r3
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	2030      	movs	r0, #48	; 0x30
 8006efe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f02:	4422      	add	r2, r4
 8006f04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f0c:	3302      	adds	r3, #2
 8006f0e:	e7c7      	b.n	8006ea0 <_printf_common+0x58>
 8006f10:	2301      	movs	r3, #1
 8006f12:	4622      	mov	r2, r4
 8006f14:	4649      	mov	r1, r9
 8006f16:	4638      	mov	r0, r7
 8006f18:	47c0      	blx	r8
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	d0e6      	beq.n	8006eec <_printf_common+0xa4>
 8006f1e:	3601      	adds	r6, #1
 8006f20:	e7d9      	b.n	8006ed6 <_printf_common+0x8e>
	...

08006f24 <_printf_i>:
 8006f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f28:	7e0f      	ldrb	r7, [r1, #24]
 8006f2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f2c:	2f78      	cmp	r7, #120	; 0x78
 8006f2e:	4691      	mov	r9, r2
 8006f30:	4680      	mov	r8, r0
 8006f32:	460c      	mov	r4, r1
 8006f34:	469a      	mov	sl, r3
 8006f36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f3a:	d807      	bhi.n	8006f4c <_printf_i+0x28>
 8006f3c:	2f62      	cmp	r7, #98	; 0x62
 8006f3e:	d80a      	bhi.n	8006f56 <_printf_i+0x32>
 8006f40:	2f00      	cmp	r7, #0
 8006f42:	f000 80d4 	beq.w	80070ee <_printf_i+0x1ca>
 8006f46:	2f58      	cmp	r7, #88	; 0x58
 8006f48:	f000 80c0 	beq.w	80070cc <_printf_i+0x1a8>
 8006f4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f54:	e03a      	b.n	8006fcc <_printf_i+0xa8>
 8006f56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f5a:	2b15      	cmp	r3, #21
 8006f5c:	d8f6      	bhi.n	8006f4c <_printf_i+0x28>
 8006f5e:	a101      	add	r1, pc, #4	; (adr r1, 8006f64 <_printf_i+0x40>)
 8006f60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f64:	08006fbd 	.word	0x08006fbd
 8006f68:	08006fd1 	.word	0x08006fd1
 8006f6c:	08006f4d 	.word	0x08006f4d
 8006f70:	08006f4d 	.word	0x08006f4d
 8006f74:	08006f4d 	.word	0x08006f4d
 8006f78:	08006f4d 	.word	0x08006f4d
 8006f7c:	08006fd1 	.word	0x08006fd1
 8006f80:	08006f4d 	.word	0x08006f4d
 8006f84:	08006f4d 	.word	0x08006f4d
 8006f88:	08006f4d 	.word	0x08006f4d
 8006f8c:	08006f4d 	.word	0x08006f4d
 8006f90:	080070d5 	.word	0x080070d5
 8006f94:	08006ffd 	.word	0x08006ffd
 8006f98:	0800708f 	.word	0x0800708f
 8006f9c:	08006f4d 	.word	0x08006f4d
 8006fa0:	08006f4d 	.word	0x08006f4d
 8006fa4:	080070f7 	.word	0x080070f7
 8006fa8:	08006f4d 	.word	0x08006f4d
 8006fac:	08006ffd 	.word	0x08006ffd
 8006fb0:	08006f4d 	.word	0x08006f4d
 8006fb4:	08006f4d 	.word	0x08006f4d
 8006fb8:	08007097 	.word	0x08007097
 8006fbc:	682b      	ldr	r3, [r5, #0]
 8006fbe:	1d1a      	adds	r2, r3, #4
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	602a      	str	r2, [r5, #0]
 8006fc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fcc:	2301      	movs	r3, #1
 8006fce:	e09f      	b.n	8007110 <_printf_i+0x1ec>
 8006fd0:	6820      	ldr	r0, [r4, #0]
 8006fd2:	682b      	ldr	r3, [r5, #0]
 8006fd4:	0607      	lsls	r7, r0, #24
 8006fd6:	f103 0104 	add.w	r1, r3, #4
 8006fda:	6029      	str	r1, [r5, #0]
 8006fdc:	d501      	bpl.n	8006fe2 <_printf_i+0xbe>
 8006fde:	681e      	ldr	r6, [r3, #0]
 8006fe0:	e003      	b.n	8006fea <_printf_i+0xc6>
 8006fe2:	0646      	lsls	r6, r0, #25
 8006fe4:	d5fb      	bpl.n	8006fde <_printf_i+0xba>
 8006fe6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006fea:	2e00      	cmp	r6, #0
 8006fec:	da03      	bge.n	8006ff6 <_printf_i+0xd2>
 8006fee:	232d      	movs	r3, #45	; 0x2d
 8006ff0:	4276      	negs	r6, r6
 8006ff2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ff6:	485a      	ldr	r0, [pc, #360]	; (8007160 <_printf_i+0x23c>)
 8006ff8:	230a      	movs	r3, #10
 8006ffa:	e012      	b.n	8007022 <_printf_i+0xfe>
 8006ffc:	682b      	ldr	r3, [r5, #0]
 8006ffe:	6820      	ldr	r0, [r4, #0]
 8007000:	1d19      	adds	r1, r3, #4
 8007002:	6029      	str	r1, [r5, #0]
 8007004:	0605      	lsls	r5, r0, #24
 8007006:	d501      	bpl.n	800700c <_printf_i+0xe8>
 8007008:	681e      	ldr	r6, [r3, #0]
 800700a:	e002      	b.n	8007012 <_printf_i+0xee>
 800700c:	0641      	lsls	r1, r0, #25
 800700e:	d5fb      	bpl.n	8007008 <_printf_i+0xe4>
 8007010:	881e      	ldrh	r6, [r3, #0]
 8007012:	4853      	ldr	r0, [pc, #332]	; (8007160 <_printf_i+0x23c>)
 8007014:	2f6f      	cmp	r7, #111	; 0x6f
 8007016:	bf0c      	ite	eq
 8007018:	2308      	moveq	r3, #8
 800701a:	230a      	movne	r3, #10
 800701c:	2100      	movs	r1, #0
 800701e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007022:	6865      	ldr	r5, [r4, #4]
 8007024:	60a5      	str	r5, [r4, #8]
 8007026:	2d00      	cmp	r5, #0
 8007028:	bfa2      	ittt	ge
 800702a:	6821      	ldrge	r1, [r4, #0]
 800702c:	f021 0104 	bicge.w	r1, r1, #4
 8007030:	6021      	strge	r1, [r4, #0]
 8007032:	b90e      	cbnz	r6, 8007038 <_printf_i+0x114>
 8007034:	2d00      	cmp	r5, #0
 8007036:	d04b      	beq.n	80070d0 <_printf_i+0x1ac>
 8007038:	4615      	mov	r5, r2
 800703a:	fbb6 f1f3 	udiv	r1, r6, r3
 800703e:	fb03 6711 	mls	r7, r3, r1, r6
 8007042:	5dc7      	ldrb	r7, [r0, r7]
 8007044:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007048:	4637      	mov	r7, r6
 800704a:	42bb      	cmp	r3, r7
 800704c:	460e      	mov	r6, r1
 800704e:	d9f4      	bls.n	800703a <_printf_i+0x116>
 8007050:	2b08      	cmp	r3, #8
 8007052:	d10b      	bne.n	800706c <_printf_i+0x148>
 8007054:	6823      	ldr	r3, [r4, #0]
 8007056:	07de      	lsls	r6, r3, #31
 8007058:	d508      	bpl.n	800706c <_printf_i+0x148>
 800705a:	6923      	ldr	r3, [r4, #16]
 800705c:	6861      	ldr	r1, [r4, #4]
 800705e:	4299      	cmp	r1, r3
 8007060:	bfde      	ittt	le
 8007062:	2330      	movle	r3, #48	; 0x30
 8007064:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007068:	f105 35ff 	addle.w	r5, r5, #4294967295
 800706c:	1b52      	subs	r2, r2, r5
 800706e:	6122      	str	r2, [r4, #16]
 8007070:	f8cd a000 	str.w	sl, [sp]
 8007074:	464b      	mov	r3, r9
 8007076:	aa03      	add	r2, sp, #12
 8007078:	4621      	mov	r1, r4
 800707a:	4640      	mov	r0, r8
 800707c:	f7ff fee4 	bl	8006e48 <_printf_common>
 8007080:	3001      	adds	r0, #1
 8007082:	d14a      	bne.n	800711a <_printf_i+0x1f6>
 8007084:	f04f 30ff 	mov.w	r0, #4294967295
 8007088:	b004      	add	sp, #16
 800708a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800708e:	6823      	ldr	r3, [r4, #0]
 8007090:	f043 0320 	orr.w	r3, r3, #32
 8007094:	6023      	str	r3, [r4, #0]
 8007096:	4833      	ldr	r0, [pc, #204]	; (8007164 <_printf_i+0x240>)
 8007098:	2778      	movs	r7, #120	; 0x78
 800709a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	6829      	ldr	r1, [r5, #0]
 80070a2:	061f      	lsls	r7, r3, #24
 80070a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80070a8:	d402      	bmi.n	80070b0 <_printf_i+0x18c>
 80070aa:	065f      	lsls	r7, r3, #25
 80070ac:	bf48      	it	mi
 80070ae:	b2b6      	uxthmi	r6, r6
 80070b0:	07df      	lsls	r7, r3, #31
 80070b2:	bf48      	it	mi
 80070b4:	f043 0320 	orrmi.w	r3, r3, #32
 80070b8:	6029      	str	r1, [r5, #0]
 80070ba:	bf48      	it	mi
 80070bc:	6023      	strmi	r3, [r4, #0]
 80070be:	b91e      	cbnz	r6, 80070c8 <_printf_i+0x1a4>
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	f023 0320 	bic.w	r3, r3, #32
 80070c6:	6023      	str	r3, [r4, #0]
 80070c8:	2310      	movs	r3, #16
 80070ca:	e7a7      	b.n	800701c <_printf_i+0xf8>
 80070cc:	4824      	ldr	r0, [pc, #144]	; (8007160 <_printf_i+0x23c>)
 80070ce:	e7e4      	b.n	800709a <_printf_i+0x176>
 80070d0:	4615      	mov	r5, r2
 80070d2:	e7bd      	b.n	8007050 <_printf_i+0x12c>
 80070d4:	682b      	ldr	r3, [r5, #0]
 80070d6:	6826      	ldr	r6, [r4, #0]
 80070d8:	6961      	ldr	r1, [r4, #20]
 80070da:	1d18      	adds	r0, r3, #4
 80070dc:	6028      	str	r0, [r5, #0]
 80070de:	0635      	lsls	r5, r6, #24
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	d501      	bpl.n	80070e8 <_printf_i+0x1c4>
 80070e4:	6019      	str	r1, [r3, #0]
 80070e6:	e002      	b.n	80070ee <_printf_i+0x1ca>
 80070e8:	0670      	lsls	r0, r6, #25
 80070ea:	d5fb      	bpl.n	80070e4 <_printf_i+0x1c0>
 80070ec:	8019      	strh	r1, [r3, #0]
 80070ee:	2300      	movs	r3, #0
 80070f0:	6123      	str	r3, [r4, #16]
 80070f2:	4615      	mov	r5, r2
 80070f4:	e7bc      	b.n	8007070 <_printf_i+0x14c>
 80070f6:	682b      	ldr	r3, [r5, #0]
 80070f8:	1d1a      	adds	r2, r3, #4
 80070fa:	602a      	str	r2, [r5, #0]
 80070fc:	681d      	ldr	r5, [r3, #0]
 80070fe:	6862      	ldr	r2, [r4, #4]
 8007100:	2100      	movs	r1, #0
 8007102:	4628      	mov	r0, r5
 8007104:	f7f9 f86c 	bl	80001e0 <memchr>
 8007108:	b108      	cbz	r0, 800710e <_printf_i+0x1ea>
 800710a:	1b40      	subs	r0, r0, r5
 800710c:	6060      	str	r0, [r4, #4]
 800710e:	6863      	ldr	r3, [r4, #4]
 8007110:	6123      	str	r3, [r4, #16]
 8007112:	2300      	movs	r3, #0
 8007114:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007118:	e7aa      	b.n	8007070 <_printf_i+0x14c>
 800711a:	6923      	ldr	r3, [r4, #16]
 800711c:	462a      	mov	r2, r5
 800711e:	4649      	mov	r1, r9
 8007120:	4640      	mov	r0, r8
 8007122:	47d0      	blx	sl
 8007124:	3001      	adds	r0, #1
 8007126:	d0ad      	beq.n	8007084 <_printf_i+0x160>
 8007128:	6823      	ldr	r3, [r4, #0]
 800712a:	079b      	lsls	r3, r3, #30
 800712c:	d413      	bmi.n	8007156 <_printf_i+0x232>
 800712e:	68e0      	ldr	r0, [r4, #12]
 8007130:	9b03      	ldr	r3, [sp, #12]
 8007132:	4298      	cmp	r0, r3
 8007134:	bfb8      	it	lt
 8007136:	4618      	movlt	r0, r3
 8007138:	e7a6      	b.n	8007088 <_printf_i+0x164>
 800713a:	2301      	movs	r3, #1
 800713c:	4632      	mov	r2, r6
 800713e:	4649      	mov	r1, r9
 8007140:	4640      	mov	r0, r8
 8007142:	47d0      	blx	sl
 8007144:	3001      	adds	r0, #1
 8007146:	d09d      	beq.n	8007084 <_printf_i+0x160>
 8007148:	3501      	adds	r5, #1
 800714a:	68e3      	ldr	r3, [r4, #12]
 800714c:	9903      	ldr	r1, [sp, #12]
 800714e:	1a5b      	subs	r3, r3, r1
 8007150:	42ab      	cmp	r3, r5
 8007152:	dcf2      	bgt.n	800713a <_printf_i+0x216>
 8007154:	e7eb      	b.n	800712e <_printf_i+0x20a>
 8007156:	2500      	movs	r5, #0
 8007158:	f104 0619 	add.w	r6, r4, #25
 800715c:	e7f5      	b.n	800714a <_printf_i+0x226>
 800715e:	bf00      	nop
 8007160:	08009d46 	.word	0x08009d46
 8007164:	08009d57 	.word	0x08009d57

08007168 <std>:
 8007168:	2300      	movs	r3, #0
 800716a:	b510      	push	{r4, lr}
 800716c:	4604      	mov	r4, r0
 800716e:	e9c0 3300 	strd	r3, r3, [r0]
 8007172:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007176:	6083      	str	r3, [r0, #8]
 8007178:	8181      	strh	r1, [r0, #12]
 800717a:	6643      	str	r3, [r0, #100]	; 0x64
 800717c:	81c2      	strh	r2, [r0, #14]
 800717e:	6183      	str	r3, [r0, #24]
 8007180:	4619      	mov	r1, r3
 8007182:	2208      	movs	r2, #8
 8007184:	305c      	adds	r0, #92	; 0x5c
 8007186:	f000 f914 	bl	80073b2 <memset>
 800718a:	4b0d      	ldr	r3, [pc, #52]	; (80071c0 <std+0x58>)
 800718c:	6263      	str	r3, [r4, #36]	; 0x24
 800718e:	4b0d      	ldr	r3, [pc, #52]	; (80071c4 <std+0x5c>)
 8007190:	62a3      	str	r3, [r4, #40]	; 0x28
 8007192:	4b0d      	ldr	r3, [pc, #52]	; (80071c8 <std+0x60>)
 8007194:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007196:	4b0d      	ldr	r3, [pc, #52]	; (80071cc <std+0x64>)
 8007198:	6323      	str	r3, [r4, #48]	; 0x30
 800719a:	4b0d      	ldr	r3, [pc, #52]	; (80071d0 <std+0x68>)
 800719c:	6224      	str	r4, [r4, #32]
 800719e:	429c      	cmp	r4, r3
 80071a0:	d006      	beq.n	80071b0 <std+0x48>
 80071a2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80071a6:	4294      	cmp	r4, r2
 80071a8:	d002      	beq.n	80071b0 <std+0x48>
 80071aa:	33d0      	adds	r3, #208	; 0xd0
 80071ac:	429c      	cmp	r4, r3
 80071ae:	d105      	bne.n	80071bc <std+0x54>
 80071b0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80071b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071b8:	f000 b978 	b.w	80074ac <__retarget_lock_init_recursive>
 80071bc:	bd10      	pop	{r4, pc}
 80071be:	bf00      	nop
 80071c0:	0800732d 	.word	0x0800732d
 80071c4:	0800734f 	.word	0x0800734f
 80071c8:	08007387 	.word	0x08007387
 80071cc:	080073ab 	.word	0x080073ab
 80071d0:	200008e8 	.word	0x200008e8

080071d4 <stdio_exit_handler>:
 80071d4:	4a02      	ldr	r2, [pc, #8]	; (80071e0 <stdio_exit_handler+0xc>)
 80071d6:	4903      	ldr	r1, [pc, #12]	; (80071e4 <stdio_exit_handler+0x10>)
 80071d8:	4803      	ldr	r0, [pc, #12]	; (80071e8 <stdio_exit_handler+0x14>)
 80071da:	f000 b869 	b.w	80072b0 <_fwalk_sglue>
 80071de:	bf00      	nop
 80071e0:	20000018 	.word	0x20000018
 80071e4:	08008e1d 	.word	0x08008e1d
 80071e8:	20000024 	.word	0x20000024

080071ec <cleanup_stdio>:
 80071ec:	6841      	ldr	r1, [r0, #4]
 80071ee:	4b0c      	ldr	r3, [pc, #48]	; (8007220 <cleanup_stdio+0x34>)
 80071f0:	4299      	cmp	r1, r3
 80071f2:	b510      	push	{r4, lr}
 80071f4:	4604      	mov	r4, r0
 80071f6:	d001      	beq.n	80071fc <cleanup_stdio+0x10>
 80071f8:	f001 fe10 	bl	8008e1c <_fflush_r>
 80071fc:	68a1      	ldr	r1, [r4, #8]
 80071fe:	4b09      	ldr	r3, [pc, #36]	; (8007224 <cleanup_stdio+0x38>)
 8007200:	4299      	cmp	r1, r3
 8007202:	d002      	beq.n	800720a <cleanup_stdio+0x1e>
 8007204:	4620      	mov	r0, r4
 8007206:	f001 fe09 	bl	8008e1c <_fflush_r>
 800720a:	68e1      	ldr	r1, [r4, #12]
 800720c:	4b06      	ldr	r3, [pc, #24]	; (8007228 <cleanup_stdio+0x3c>)
 800720e:	4299      	cmp	r1, r3
 8007210:	d004      	beq.n	800721c <cleanup_stdio+0x30>
 8007212:	4620      	mov	r0, r4
 8007214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007218:	f001 be00 	b.w	8008e1c <_fflush_r>
 800721c:	bd10      	pop	{r4, pc}
 800721e:	bf00      	nop
 8007220:	200008e8 	.word	0x200008e8
 8007224:	20000950 	.word	0x20000950
 8007228:	200009b8 	.word	0x200009b8

0800722c <global_stdio_init.part.0>:
 800722c:	b510      	push	{r4, lr}
 800722e:	4b0b      	ldr	r3, [pc, #44]	; (800725c <global_stdio_init.part.0+0x30>)
 8007230:	4c0b      	ldr	r4, [pc, #44]	; (8007260 <global_stdio_init.part.0+0x34>)
 8007232:	4a0c      	ldr	r2, [pc, #48]	; (8007264 <global_stdio_init.part.0+0x38>)
 8007234:	601a      	str	r2, [r3, #0]
 8007236:	4620      	mov	r0, r4
 8007238:	2200      	movs	r2, #0
 800723a:	2104      	movs	r1, #4
 800723c:	f7ff ff94 	bl	8007168 <std>
 8007240:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007244:	2201      	movs	r2, #1
 8007246:	2109      	movs	r1, #9
 8007248:	f7ff ff8e 	bl	8007168 <std>
 800724c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007250:	2202      	movs	r2, #2
 8007252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007256:	2112      	movs	r1, #18
 8007258:	f7ff bf86 	b.w	8007168 <std>
 800725c:	20000a20 	.word	0x20000a20
 8007260:	200008e8 	.word	0x200008e8
 8007264:	080071d5 	.word	0x080071d5

08007268 <__sfp_lock_acquire>:
 8007268:	4801      	ldr	r0, [pc, #4]	; (8007270 <__sfp_lock_acquire+0x8>)
 800726a:	f000 b920 	b.w	80074ae <__retarget_lock_acquire_recursive>
 800726e:	bf00      	nop
 8007270:	20000a29 	.word	0x20000a29

08007274 <__sfp_lock_release>:
 8007274:	4801      	ldr	r0, [pc, #4]	; (800727c <__sfp_lock_release+0x8>)
 8007276:	f000 b91b 	b.w	80074b0 <__retarget_lock_release_recursive>
 800727a:	bf00      	nop
 800727c:	20000a29 	.word	0x20000a29

08007280 <__sinit>:
 8007280:	b510      	push	{r4, lr}
 8007282:	4604      	mov	r4, r0
 8007284:	f7ff fff0 	bl	8007268 <__sfp_lock_acquire>
 8007288:	6a23      	ldr	r3, [r4, #32]
 800728a:	b11b      	cbz	r3, 8007294 <__sinit+0x14>
 800728c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007290:	f7ff bff0 	b.w	8007274 <__sfp_lock_release>
 8007294:	4b04      	ldr	r3, [pc, #16]	; (80072a8 <__sinit+0x28>)
 8007296:	6223      	str	r3, [r4, #32]
 8007298:	4b04      	ldr	r3, [pc, #16]	; (80072ac <__sinit+0x2c>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d1f5      	bne.n	800728c <__sinit+0xc>
 80072a0:	f7ff ffc4 	bl	800722c <global_stdio_init.part.0>
 80072a4:	e7f2      	b.n	800728c <__sinit+0xc>
 80072a6:	bf00      	nop
 80072a8:	080071ed 	.word	0x080071ed
 80072ac:	20000a20 	.word	0x20000a20

080072b0 <_fwalk_sglue>:
 80072b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072b4:	4607      	mov	r7, r0
 80072b6:	4688      	mov	r8, r1
 80072b8:	4614      	mov	r4, r2
 80072ba:	2600      	movs	r6, #0
 80072bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072c0:	f1b9 0901 	subs.w	r9, r9, #1
 80072c4:	d505      	bpl.n	80072d2 <_fwalk_sglue+0x22>
 80072c6:	6824      	ldr	r4, [r4, #0]
 80072c8:	2c00      	cmp	r4, #0
 80072ca:	d1f7      	bne.n	80072bc <_fwalk_sglue+0xc>
 80072cc:	4630      	mov	r0, r6
 80072ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072d2:	89ab      	ldrh	r3, [r5, #12]
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d907      	bls.n	80072e8 <_fwalk_sglue+0x38>
 80072d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072dc:	3301      	adds	r3, #1
 80072de:	d003      	beq.n	80072e8 <_fwalk_sglue+0x38>
 80072e0:	4629      	mov	r1, r5
 80072e2:	4638      	mov	r0, r7
 80072e4:	47c0      	blx	r8
 80072e6:	4306      	orrs	r6, r0
 80072e8:	3568      	adds	r5, #104	; 0x68
 80072ea:	e7e9      	b.n	80072c0 <_fwalk_sglue+0x10>

080072ec <siprintf>:
 80072ec:	b40e      	push	{r1, r2, r3}
 80072ee:	b500      	push	{lr}
 80072f0:	b09c      	sub	sp, #112	; 0x70
 80072f2:	ab1d      	add	r3, sp, #116	; 0x74
 80072f4:	9002      	str	r0, [sp, #8]
 80072f6:	9006      	str	r0, [sp, #24]
 80072f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80072fc:	4809      	ldr	r0, [pc, #36]	; (8007324 <siprintf+0x38>)
 80072fe:	9107      	str	r1, [sp, #28]
 8007300:	9104      	str	r1, [sp, #16]
 8007302:	4909      	ldr	r1, [pc, #36]	; (8007328 <siprintf+0x3c>)
 8007304:	f853 2b04 	ldr.w	r2, [r3], #4
 8007308:	9105      	str	r1, [sp, #20]
 800730a:	6800      	ldr	r0, [r0, #0]
 800730c:	9301      	str	r3, [sp, #4]
 800730e:	a902      	add	r1, sp, #8
 8007310:	f001 fc04 	bl	8008b1c <_svfiprintf_r>
 8007314:	9b02      	ldr	r3, [sp, #8]
 8007316:	2200      	movs	r2, #0
 8007318:	701a      	strb	r2, [r3, #0]
 800731a:	b01c      	add	sp, #112	; 0x70
 800731c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007320:	b003      	add	sp, #12
 8007322:	4770      	bx	lr
 8007324:	20000070 	.word	0x20000070
 8007328:	ffff0208 	.word	0xffff0208

0800732c <__sread>:
 800732c:	b510      	push	{r4, lr}
 800732e:	460c      	mov	r4, r1
 8007330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007334:	f000 f86c 	bl	8007410 <_read_r>
 8007338:	2800      	cmp	r0, #0
 800733a:	bfab      	itete	ge
 800733c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800733e:	89a3      	ldrhlt	r3, [r4, #12]
 8007340:	181b      	addge	r3, r3, r0
 8007342:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007346:	bfac      	ite	ge
 8007348:	6563      	strge	r3, [r4, #84]	; 0x54
 800734a:	81a3      	strhlt	r3, [r4, #12]
 800734c:	bd10      	pop	{r4, pc}

0800734e <__swrite>:
 800734e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007352:	461f      	mov	r7, r3
 8007354:	898b      	ldrh	r3, [r1, #12]
 8007356:	05db      	lsls	r3, r3, #23
 8007358:	4605      	mov	r5, r0
 800735a:	460c      	mov	r4, r1
 800735c:	4616      	mov	r6, r2
 800735e:	d505      	bpl.n	800736c <__swrite+0x1e>
 8007360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007364:	2302      	movs	r3, #2
 8007366:	2200      	movs	r2, #0
 8007368:	f000 f840 	bl	80073ec <_lseek_r>
 800736c:	89a3      	ldrh	r3, [r4, #12]
 800736e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007372:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007376:	81a3      	strh	r3, [r4, #12]
 8007378:	4632      	mov	r2, r6
 800737a:	463b      	mov	r3, r7
 800737c:	4628      	mov	r0, r5
 800737e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007382:	f000 b857 	b.w	8007434 <_write_r>

08007386 <__sseek>:
 8007386:	b510      	push	{r4, lr}
 8007388:	460c      	mov	r4, r1
 800738a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800738e:	f000 f82d 	bl	80073ec <_lseek_r>
 8007392:	1c43      	adds	r3, r0, #1
 8007394:	89a3      	ldrh	r3, [r4, #12]
 8007396:	bf15      	itete	ne
 8007398:	6560      	strne	r0, [r4, #84]	; 0x54
 800739a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800739e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80073a2:	81a3      	strheq	r3, [r4, #12]
 80073a4:	bf18      	it	ne
 80073a6:	81a3      	strhne	r3, [r4, #12]
 80073a8:	bd10      	pop	{r4, pc}

080073aa <__sclose>:
 80073aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ae:	f000 b80d 	b.w	80073cc <_close_r>

080073b2 <memset>:
 80073b2:	4402      	add	r2, r0
 80073b4:	4603      	mov	r3, r0
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d100      	bne.n	80073bc <memset+0xa>
 80073ba:	4770      	bx	lr
 80073bc:	f803 1b01 	strb.w	r1, [r3], #1
 80073c0:	e7f9      	b.n	80073b6 <memset+0x4>
	...

080073c4 <_localeconv_r>:
 80073c4:	4800      	ldr	r0, [pc, #0]	; (80073c8 <_localeconv_r+0x4>)
 80073c6:	4770      	bx	lr
 80073c8:	20000164 	.word	0x20000164

080073cc <_close_r>:
 80073cc:	b538      	push	{r3, r4, r5, lr}
 80073ce:	4d06      	ldr	r5, [pc, #24]	; (80073e8 <_close_r+0x1c>)
 80073d0:	2300      	movs	r3, #0
 80073d2:	4604      	mov	r4, r0
 80073d4:	4608      	mov	r0, r1
 80073d6:	602b      	str	r3, [r5, #0]
 80073d8:	f7fb fab4 	bl	8002944 <_close>
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	d102      	bne.n	80073e6 <_close_r+0x1a>
 80073e0:	682b      	ldr	r3, [r5, #0]
 80073e2:	b103      	cbz	r3, 80073e6 <_close_r+0x1a>
 80073e4:	6023      	str	r3, [r4, #0]
 80073e6:	bd38      	pop	{r3, r4, r5, pc}
 80073e8:	20000a24 	.word	0x20000a24

080073ec <_lseek_r>:
 80073ec:	b538      	push	{r3, r4, r5, lr}
 80073ee:	4d07      	ldr	r5, [pc, #28]	; (800740c <_lseek_r+0x20>)
 80073f0:	4604      	mov	r4, r0
 80073f2:	4608      	mov	r0, r1
 80073f4:	4611      	mov	r1, r2
 80073f6:	2200      	movs	r2, #0
 80073f8:	602a      	str	r2, [r5, #0]
 80073fa:	461a      	mov	r2, r3
 80073fc:	f7fb fac6 	bl	800298c <_lseek>
 8007400:	1c43      	adds	r3, r0, #1
 8007402:	d102      	bne.n	800740a <_lseek_r+0x1e>
 8007404:	682b      	ldr	r3, [r5, #0]
 8007406:	b103      	cbz	r3, 800740a <_lseek_r+0x1e>
 8007408:	6023      	str	r3, [r4, #0]
 800740a:	bd38      	pop	{r3, r4, r5, pc}
 800740c:	20000a24 	.word	0x20000a24

08007410 <_read_r>:
 8007410:	b538      	push	{r3, r4, r5, lr}
 8007412:	4d07      	ldr	r5, [pc, #28]	; (8007430 <_read_r+0x20>)
 8007414:	4604      	mov	r4, r0
 8007416:	4608      	mov	r0, r1
 8007418:	4611      	mov	r1, r2
 800741a:	2200      	movs	r2, #0
 800741c:	602a      	str	r2, [r5, #0]
 800741e:	461a      	mov	r2, r3
 8007420:	f7fb fa57 	bl	80028d2 <_read>
 8007424:	1c43      	adds	r3, r0, #1
 8007426:	d102      	bne.n	800742e <_read_r+0x1e>
 8007428:	682b      	ldr	r3, [r5, #0]
 800742a:	b103      	cbz	r3, 800742e <_read_r+0x1e>
 800742c:	6023      	str	r3, [r4, #0]
 800742e:	bd38      	pop	{r3, r4, r5, pc}
 8007430:	20000a24 	.word	0x20000a24

08007434 <_write_r>:
 8007434:	b538      	push	{r3, r4, r5, lr}
 8007436:	4d07      	ldr	r5, [pc, #28]	; (8007454 <_write_r+0x20>)
 8007438:	4604      	mov	r4, r0
 800743a:	4608      	mov	r0, r1
 800743c:	4611      	mov	r1, r2
 800743e:	2200      	movs	r2, #0
 8007440:	602a      	str	r2, [r5, #0]
 8007442:	461a      	mov	r2, r3
 8007444:	f7fb fa62 	bl	800290c <_write>
 8007448:	1c43      	adds	r3, r0, #1
 800744a:	d102      	bne.n	8007452 <_write_r+0x1e>
 800744c:	682b      	ldr	r3, [r5, #0]
 800744e:	b103      	cbz	r3, 8007452 <_write_r+0x1e>
 8007450:	6023      	str	r3, [r4, #0]
 8007452:	bd38      	pop	{r3, r4, r5, pc}
 8007454:	20000a24 	.word	0x20000a24

08007458 <__errno>:
 8007458:	4b01      	ldr	r3, [pc, #4]	; (8007460 <__errno+0x8>)
 800745a:	6818      	ldr	r0, [r3, #0]
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	20000070 	.word	0x20000070

08007464 <__libc_init_array>:
 8007464:	b570      	push	{r4, r5, r6, lr}
 8007466:	4d0d      	ldr	r5, [pc, #52]	; (800749c <__libc_init_array+0x38>)
 8007468:	4c0d      	ldr	r4, [pc, #52]	; (80074a0 <__libc_init_array+0x3c>)
 800746a:	1b64      	subs	r4, r4, r5
 800746c:	10a4      	asrs	r4, r4, #2
 800746e:	2600      	movs	r6, #0
 8007470:	42a6      	cmp	r6, r4
 8007472:	d109      	bne.n	8007488 <__libc_init_array+0x24>
 8007474:	4d0b      	ldr	r5, [pc, #44]	; (80074a4 <__libc_init_array+0x40>)
 8007476:	4c0c      	ldr	r4, [pc, #48]	; (80074a8 <__libc_init_array+0x44>)
 8007478:	f002 f870 	bl	800955c <_init>
 800747c:	1b64      	subs	r4, r4, r5
 800747e:	10a4      	asrs	r4, r4, #2
 8007480:	2600      	movs	r6, #0
 8007482:	42a6      	cmp	r6, r4
 8007484:	d105      	bne.n	8007492 <__libc_init_array+0x2e>
 8007486:	bd70      	pop	{r4, r5, r6, pc}
 8007488:	f855 3b04 	ldr.w	r3, [r5], #4
 800748c:	4798      	blx	r3
 800748e:	3601      	adds	r6, #1
 8007490:	e7ee      	b.n	8007470 <__libc_init_array+0xc>
 8007492:	f855 3b04 	ldr.w	r3, [r5], #4
 8007496:	4798      	blx	r3
 8007498:	3601      	adds	r6, #1
 800749a:	e7f2      	b.n	8007482 <__libc_init_array+0x1e>
 800749c:	0800a0ac 	.word	0x0800a0ac
 80074a0:	0800a0ac 	.word	0x0800a0ac
 80074a4:	0800a0ac 	.word	0x0800a0ac
 80074a8:	0800a0b0 	.word	0x0800a0b0

080074ac <__retarget_lock_init_recursive>:
 80074ac:	4770      	bx	lr

080074ae <__retarget_lock_acquire_recursive>:
 80074ae:	4770      	bx	lr

080074b0 <__retarget_lock_release_recursive>:
 80074b0:	4770      	bx	lr

080074b2 <quorem>:
 80074b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b6:	6903      	ldr	r3, [r0, #16]
 80074b8:	690c      	ldr	r4, [r1, #16]
 80074ba:	42a3      	cmp	r3, r4
 80074bc:	4607      	mov	r7, r0
 80074be:	db7b      	blt.n	80075b8 <quorem+0x106>
 80074c0:	3c01      	subs	r4, #1
 80074c2:	f101 0814 	add.w	r8, r1, #20
 80074c6:	f100 0514 	add.w	r5, r0, #20
 80074ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074ce:	9301      	str	r3, [sp, #4]
 80074d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074d8:	3301      	adds	r3, #1
 80074da:	429a      	cmp	r2, r3
 80074dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80074e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80074e8:	d32e      	bcc.n	8007548 <quorem+0x96>
 80074ea:	f04f 0e00 	mov.w	lr, #0
 80074ee:	4640      	mov	r0, r8
 80074f0:	46ac      	mov	ip, r5
 80074f2:	46f2      	mov	sl, lr
 80074f4:	f850 2b04 	ldr.w	r2, [r0], #4
 80074f8:	b293      	uxth	r3, r2
 80074fa:	fb06 e303 	mla	r3, r6, r3, lr
 80074fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007502:	0c1a      	lsrs	r2, r3, #16
 8007504:	b29b      	uxth	r3, r3
 8007506:	fb06 220e 	mla	r2, r6, lr, r2
 800750a:	ebaa 0303 	sub.w	r3, sl, r3
 800750e:	f8dc a000 	ldr.w	sl, [ip]
 8007512:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007516:	b292      	uxth	r2, r2
 8007518:	fa13 f38a 	uxtah	r3, r3, sl
 800751c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007520:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007524:	b29b      	uxth	r3, r3
 8007526:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800752a:	4581      	cmp	r9, r0
 800752c:	f84c 3b04 	str.w	r3, [ip], #4
 8007530:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007534:	d2de      	bcs.n	80074f4 <quorem+0x42>
 8007536:	f855 300b 	ldr.w	r3, [r5, fp]
 800753a:	b92b      	cbnz	r3, 8007548 <quorem+0x96>
 800753c:	9b01      	ldr	r3, [sp, #4]
 800753e:	3b04      	subs	r3, #4
 8007540:	429d      	cmp	r5, r3
 8007542:	461a      	mov	r2, r3
 8007544:	d32c      	bcc.n	80075a0 <quorem+0xee>
 8007546:	613c      	str	r4, [r7, #16]
 8007548:	4638      	mov	r0, r7
 800754a:	f001 f993 	bl	8008874 <__mcmp>
 800754e:	2800      	cmp	r0, #0
 8007550:	db22      	blt.n	8007598 <quorem+0xe6>
 8007552:	3601      	adds	r6, #1
 8007554:	4629      	mov	r1, r5
 8007556:	2000      	movs	r0, #0
 8007558:	f858 2b04 	ldr.w	r2, [r8], #4
 800755c:	f8d1 c000 	ldr.w	ip, [r1]
 8007560:	b293      	uxth	r3, r2
 8007562:	1ac3      	subs	r3, r0, r3
 8007564:	0c12      	lsrs	r2, r2, #16
 8007566:	fa13 f38c 	uxtah	r3, r3, ip
 800756a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800756e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007572:	b29b      	uxth	r3, r3
 8007574:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007578:	45c1      	cmp	r9, r8
 800757a:	f841 3b04 	str.w	r3, [r1], #4
 800757e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007582:	d2e9      	bcs.n	8007558 <quorem+0xa6>
 8007584:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007588:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800758c:	b922      	cbnz	r2, 8007598 <quorem+0xe6>
 800758e:	3b04      	subs	r3, #4
 8007590:	429d      	cmp	r5, r3
 8007592:	461a      	mov	r2, r3
 8007594:	d30a      	bcc.n	80075ac <quorem+0xfa>
 8007596:	613c      	str	r4, [r7, #16]
 8007598:	4630      	mov	r0, r6
 800759a:	b003      	add	sp, #12
 800759c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075a0:	6812      	ldr	r2, [r2, #0]
 80075a2:	3b04      	subs	r3, #4
 80075a4:	2a00      	cmp	r2, #0
 80075a6:	d1ce      	bne.n	8007546 <quorem+0x94>
 80075a8:	3c01      	subs	r4, #1
 80075aa:	e7c9      	b.n	8007540 <quorem+0x8e>
 80075ac:	6812      	ldr	r2, [r2, #0]
 80075ae:	3b04      	subs	r3, #4
 80075b0:	2a00      	cmp	r2, #0
 80075b2:	d1f0      	bne.n	8007596 <quorem+0xe4>
 80075b4:	3c01      	subs	r4, #1
 80075b6:	e7eb      	b.n	8007590 <quorem+0xde>
 80075b8:	2000      	movs	r0, #0
 80075ba:	e7ee      	b.n	800759a <quorem+0xe8>
 80075bc:	0000      	movs	r0, r0
	...

080075c0 <_dtoa_r>:
 80075c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075c4:	69c4      	ldr	r4, [r0, #28]
 80075c6:	b099      	sub	sp, #100	; 0x64
 80075c8:	4616      	mov	r6, r2
 80075ca:	461f      	mov	r7, r3
 80075cc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80075d0:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80075d4:	4605      	mov	r5, r0
 80075d6:	b974      	cbnz	r4, 80075f6 <_dtoa_r+0x36>
 80075d8:	2010      	movs	r0, #16
 80075da:	f000 fe1b 	bl	8008214 <malloc>
 80075de:	4602      	mov	r2, r0
 80075e0:	61e8      	str	r0, [r5, #28]
 80075e2:	b920      	cbnz	r0, 80075ee <_dtoa_r+0x2e>
 80075e4:	4baa      	ldr	r3, [pc, #680]	; (8007890 <_dtoa_r+0x2d0>)
 80075e6:	21ef      	movs	r1, #239	; 0xef
 80075e8:	48aa      	ldr	r0, [pc, #680]	; (8007894 <_dtoa_r+0x2d4>)
 80075ea:	f001 fc77 	bl	8008edc <__assert_func>
 80075ee:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075f2:	6004      	str	r4, [r0, #0]
 80075f4:	60c4      	str	r4, [r0, #12]
 80075f6:	69eb      	ldr	r3, [r5, #28]
 80075f8:	6819      	ldr	r1, [r3, #0]
 80075fa:	b151      	cbz	r1, 8007612 <_dtoa_r+0x52>
 80075fc:	685a      	ldr	r2, [r3, #4]
 80075fe:	604a      	str	r2, [r1, #4]
 8007600:	2301      	movs	r3, #1
 8007602:	4093      	lsls	r3, r2
 8007604:	608b      	str	r3, [r1, #8]
 8007606:	4628      	mov	r0, r5
 8007608:	f000 fef8 	bl	80083fc <_Bfree>
 800760c:	69eb      	ldr	r3, [r5, #28]
 800760e:	2200      	movs	r2, #0
 8007610:	601a      	str	r2, [r3, #0]
 8007612:	1e3b      	subs	r3, r7, #0
 8007614:	bfb9      	ittee	lt
 8007616:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800761a:	9305      	strlt	r3, [sp, #20]
 800761c:	2300      	movge	r3, #0
 800761e:	f8c8 3000 	strge.w	r3, [r8]
 8007622:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007626:	4b9c      	ldr	r3, [pc, #624]	; (8007898 <_dtoa_r+0x2d8>)
 8007628:	bfbc      	itt	lt
 800762a:	2201      	movlt	r2, #1
 800762c:	f8c8 2000 	strlt.w	r2, [r8]
 8007630:	ea33 0309 	bics.w	r3, r3, r9
 8007634:	d119      	bne.n	800766a <_dtoa_r+0xaa>
 8007636:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007638:	f242 730f 	movw	r3, #9999	; 0x270f
 800763c:	6013      	str	r3, [r2, #0]
 800763e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007642:	4333      	orrs	r3, r6
 8007644:	f000 8587 	beq.w	8008156 <_dtoa_r+0xb96>
 8007648:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800764a:	b953      	cbnz	r3, 8007662 <_dtoa_r+0xa2>
 800764c:	4b93      	ldr	r3, [pc, #588]	; (800789c <_dtoa_r+0x2dc>)
 800764e:	e023      	b.n	8007698 <_dtoa_r+0xd8>
 8007650:	4b93      	ldr	r3, [pc, #588]	; (80078a0 <_dtoa_r+0x2e0>)
 8007652:	9303      	str	r3, [sp, #12]
 8007654:	3308      	adds	r3, #8
 8007656:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007658:	6013      	str	r3, [r2, #0]
 800765a:	9803      	ldr	r0, [sp, #12]
 800765c:	b019      	add	sp, #100	; 0x64
 800765e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007662:	4b8e      	ldr	r3, [pc, #568]	; (800789c <_dtoa_r+0x2dc>)
 8007664:	9303      	str	r3, [sp, #12]
 8007666:	3303      	adds	r3, #3
 8007668:	e7f5      	b.n	8007656 <_dtoa_r+0x96>
 800766a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800766e:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007672:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007676:	2200      	movs	r2, #0
 8007678:	2300      	movs	r3, #0
 800767a:	f7f9 fa2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800767e:	4680      	mov	r8, r0
 8007680:	b160      	cbz	r0, 800769c <_dtoa_r+0xdc>
 8007682:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007684:	2301      	movs	r3, #1
 8007686:	6013      	str	r3, [r2, #0]
 8007688:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800768a:	2b00      	cmp	r3, #0
 800768c:	f000 8560 	beq.w	8008150 <_dtoa_r+0xb90>
 8007690:	4b84      	ldr	r3, [pc, #528]	; (80078a4 <_dtoa_r+0x2e4>)
 8007692:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007694:	6013      	str	r3, [r2, #0]
 8007696:	3b01      	subs	r3, #1
 8007698:	9303      	str	r3, [sp, #12]
 800769a:	e7de      	b.n	800765a <_dtoa_r+0x9a>
 800769c:	ab16      	add	r3, sp, #88	; 0x58
 800769e:	9301      	str	r3, [sp, #4]
 80076a0:	ab17      	add	r3, sp, #92	; 0x5c
 80076a2:	9300      	str	r3, [sp, #0]
 80076a4:	4628      	mov	r0, r5
 80076a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80076aa:	f001 f987 	bl	80089bc <__d2b>
 80076ae:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80076b2:	4682      	mov	sl, r0
 80076b4:	2c00      	cmp	r4, #0
 80076b6:	d07d      	beq.n	80077b4 <_dtoa_r+0x1f4>
 80076b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ba:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80076be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076c6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80076ca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80076ce:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80076d2:	4619      	mov	r1, r3
 80076d4:	2200      	movs	r2, #0
 80076d6:	4b74      	ldr	r3, [pc, #464]	; (80078a8 <_dtoa_r+0x2e8>)
 80076d8:	f7f8 fdde 	bl	8000298 <__aeabi_dsub>
 80076dc:	a366      	add	r3, pc, #408	; (adr r3, 8007878 <_dtoa_r+0x2b8>)
 80076de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e2:	f7f8 ff91 	bl	8000608 <__aeabi_dmul>
 80076e6:	a366      	add	r3, pc, #408	; (adr r3, 8007880 <_dtoa_r+0x2c0>)
 80076e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ec:	f7f8 fdd6 	bl	800029c <__adddf3>
 80076f0:	4606      	mov	r6, r0
 80076f2:	4620      	mov	r0, r4
 80076f4:	460f      	mov	r7, r1
 80076f6:	f7f8 ff1d 	bl	8000534 <__aeabi_i2d>
 80076fa:	a363      	add	r3, pc, #396	; (adr r3, 8007888 <_dtoa_r+0x2c8>)
 80076fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007700:	f7f8 ff82 	bl	8000608 <__aeabi_dmul>
 8007704:	4602      	mov	r2, r0
 8007706:	460b      	mov	r3, r1
 8007708:	4630      	mov	r0, r6
 800770a:	4639      	mov	r1, r7
 800770c:	f7f8 fdc6 	bl	800029c <__adddf3>
 8007710:	4606      	mov	r6, r0
 8007712:	460f      	mov	r7, r1
 8007714:	f7f9 fa28 	bl	8000b68 <__aeabi_d2iz>
 8007718:	2200      	movs	r2, #0
 800771a:	4683      	mov	fp, r0
 800771c:	2300      	movs	r3, #0
 800771e:	4630      	mov	r0, r6
 8007720:	4639      	mov	r1, r7
 8007722:	f7f9 f9e3 	bl	8000aec <__aeabi_dcmplt>
 8007726:	b148      	cbz	r0, 800773c <_dtoa_r+0x17c>
 8007728:	4658      	mov	r0, fp
 800772a:	f7f8 ff03 	bl	8000534 <__aeabi_i2d>
 800772e:	4632      	mov	r2, r6
 8007730:	463b      	mov	r3, r7
 8007732:	f7f9 f9d1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007736:	b908      	cbnz	r0, 800773c <_dtoa_r+0x17c>
 8007738:	f10b 3bff 	add.w	fp, fp, #4294967295
 800773c:	f1bb 0f16 	cmp.w	fp, #22
 8007740:	d856      	bhi.n	80077f0 <_dtoa_r+0x230>
 8007742:	4b5a      	ldr	r3, [pc, #360]	; (80078ac <_dtoa_r+0x2ec>)
 8007744:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007750:	f7f9 f9cc 	bl	8000aec <__aeabi_dcmplt>
 8007754:	2800      	cmp	r0, #0
 8007756:	d04d      	beq.n	80077f4 <_dtoa_r+0x234>
 8007758:	f10b 3bff 	add.w	fp, fp, #4294967295
 800775c:	2300      	movs	r3, #0
 800775e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007760:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007762:	1b1b      	subs	r3, r3, r4
 8007764:	1e5a      	subs	r2, r3, #1
 8007766:	bf44      	itt	mi
 8007768:	f1c3 0901 	rsbmi	r9, r3, #1
 800776c:	2300      	movmi	r3, #0
 800776e:	9209      	str	r2, [sp, #36]	; 0x24
 8007770:	bf54      	ite	pl
 8007772:	f04f 0900 	movpl.w	r9, #0
 8007776:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007778:	f1bb 0f00 	cmp.w	fp, #0
 800777c:	db3c      	blt.n	80077f8 <_dtoa_r+0x238>
 800777e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007780:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007784:	445b      	add	r3, fp
 8007786:	9309      	str	r3, [sp, #36]	; 0x24
 8007788:	2300      	movs	r3, #0
 800778a:	930a      	str	r3, [sp, #40]	; 0x28
 800778c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800778e:	2b09      	cmp	r3, #9
 8007790:	d866      	bhi.n	8007860 <_dtoa_r+0x2a0>
 8007792:	2b05      	cmp	r3, #5
 8007794:	bfc4      	itt	gt
 8007796:	3b04      	subgt	r3, #4
 8007798:	9322      	strgt	r3, [sp, #136]	; 0x88
 800779a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800779c:	f1a3 0302 	sub.w	r3, r3, #2
 80077a0:	bfcc      	ite	gt
 80077a2:	2400      	movgt	r4, #0
 80077a4:	2401      	movle	r4, #1
 80077a6:	2b03      	cmp	r3, #3
 80077a8:	f200 8084 	bhi.w	80078b4 <_dtoa_r+0x2f4>
 80077ac:	e8df f003 	tbb	[pc, r3]
 80077b0:	5637392c 	.word	0x5637392c
 80077b4:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80077b8:	441c      	add	r4, r3
 80077ba:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80077be:	2b20      	cmp	r3, #32
 80077c0:	bfc1      	itttt	gt
 80077c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80077c6:	fa09 f903 	lslgt.w	r9, r9, r3
 80077ca:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80077ce:	fa26 f303 	lsrgt.w	r3, r6, r3
 80077d2:	bfd6      	itet	le
 80077d4:	f1c3 0320 	rsble	r3, r3, #32
 80077d8:	ea49 0003 	orrgt.w	r0, r9, r3
 80077dc:	fa06 f003 	lslle.w	r0, r6, r3
 80077e0:	f7f8 fe98 	bl	8000514 <__aeabi_ui2d>
 80077e4:	2201      	movs	r2, #1
 80077e6:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80077ea:	3c01      	subs	r4, #1
 80077ec:	9213      	str	r2, [sp, #76]	; 0x4c
 80077ee:	e770      	b.n	80076d2 <_dtoa_r+0x112>
 80077f0:	2301      	movs	r3, #1
 80077f2:	e7b4      	b.n	800775e <_dtoa_r+0x19e>
 80077f4:	900f      	str	r0, [sp, #60]	; 0x3c
 80077f6:	e7b3      	b.n	8007760 <_dtoa_r+0x1a0>
 80077f8:	f1cb 0300 	rsb	r3, fp, #0
 80077fc:	930a      	str	r3, [sp, #40]	; 0x28
 80077fe:	2300      	movs	r3, #0
 8007800:	eba9 090b 	sub.w	r9, r9, fp
 8007804:	930e      	str	r3, [sp, #56]	; 0x38
 8007806:	e7c1      	b.n	800778c <_dtoa_r+0x1cc>
 8007808:	2300      	movs	r3, #0
 800780a:	930b      	str	r3, [sp, #44]	; 0x2c
 800780c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800780e:	2b00      	cmp	r3, #0
 8007810:	dc53      	bgt.n	80078ba <_dtoa_r+0x2fa>
 8007812:	2301      	movs	r3, #1
 8007814:	9306      	str	r3, [sp, #24]
 8007816:	9308      	str	r3, [sp, #32]
 8007818:	461a      	mov	r2, r3
 800781a:	9223      	str	r2, [sp, #140]	; 0x8c
 800781c:	e00b      	b.n	8007836 <_dtoa_r+0x276>
 800781e:	2301      	movs	r3, #1
 8007820:	e7f3      	b.n	800780a <_dtoa_r+0x24a>
 8007822:	2300      	movs	r3, #0
 8007824:	930b      	str	r3, [sp, #44]	; 0x2c
 8007826:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007828:	445b      	add	r3, fp
 800782a:	9306      	str	r3, [sp, #24]
 800782c:	3301      	adds	r3, #1
 800782e:	2b01      	cmp	r3, #1
 8007830:	9308      	str	r3, [sp, #32]
 8007832:	bfb8      	it	lt
 8007834:	2301      	movlt	r3, #1
 8007836:	69e8      	ldr	r0, [r5, #28]
 8007838:	2100      	movs	r1, #0
 800783a:	2204      	movs	r2, #4
 800783c:	f102 0614 	add.w	r6, r2, #20
 8007840:	429e      	cmp	r6, r3
 8007842:	d93e      	bls.n	80078c2 <_dtoa_r+0x302>
 8007844:	6041      	str	r1, [r0, #4]
 8007846:	4628      	mov	r0, r5
 8007848:	f000 fd98 	bl	800837c <_Balloc>
 800784c:	9003      	str	r0, [sp, #12]
 800784e:	2800      	cmp	r0, #0
 8007850:	d13a      	bne.n	80078c8 <_dtoa_r+0x308>
 8007852:	4b17      	ldr	r3, [pc, #92]	; (80078b0 <_dtoa_r+0x2f0>)
 8007854:	4602      	mov	r2, r0
 8007856:	f240 11af 	movw	r1, #431	; 0x1af
 800785a:	e6c5      	b.n	80075e8 <_dtoa_r+0x28>
 800785c:	2301      	movs	r3, #1
 800785e:	e7e1      	b.n	8007824 <_dtoa_r+0x264>
 8007860:	2401      	movs	r4, #1
 8007862:	2300      	movs	r3, #0
 8007864:	9322      	str	r3, [sp, #136]	; 0x88
 8007866:	940b      	str	r4, [sp, #44]	; 0x2c
 8007868:	f04f 33ff 	mov.w	r3, #4294967295
 800786c:	9306      	str	r3, [sp, #24]
 800786e:	9308      	str	r3, [sp, #32]
 8007870:	2200      	movs	r2, #0
 8007872:	2312      	movs	r3, #18
 8007874:	e7d1      	b.n	800781a <_dtoa_r+0x25a>
 8007876:	bf00      	nop
 8007878:	636f4361 	.word	0x636f4361
 800787c:	3fd287a7 	.word	0x3fd287a7
 8007880:	8b60c8b3 	.word	0x8b60c8b3
 8007884:	3fc68a28 	.word	0x3fc68a28
 8007888:	509f79fb 	.word	0x509f79fb
 800788c:	3fd34413 	.word	0x3fd34413
 8007890:	08009d75 	.word	0x08009d75
 8007894:	08009d8c 	.word	0x08009d8c
 8007898:	7ff00000 	.word	0x7ff00000
 800789c:	08009d71 	.word	0x08009d71
 80078a0:	08009d68 	.word	0x08009d68
 80078a4:	08009d45 	.word	0x08009d45
 80078a8:	3ff80000 	.word	0x3ff80000
 80078ac:	08009e78 	.word	0x08009e78
 80078b0:	08009de4 	.word	0x08009de4
 80078b4:	2301      	movs	r3, #1
 80078b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80078b8:	e7d6      	b.n	8007868 <_dtoa_r+0x2a8>
 80078ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078bc:	9306      	str	r3, [sp, #24]
 80078be:	9308      	str	r3, [sp, #32]
 80078c0:	e7b9      	b.n	8007836 <_dtoa_r+0x276>
 80078c2:	3101      	adds	r1, #1
 80078c4:	0052      	lsls	r2, r2, #1
 80078c6:	e7b9      	b.n	800783c <_dtoa_r+0x27c>
 80078c8:	69eb      	ldr	r3, [r5, #28]
 80078ca:	9a03      	ldr	r2, [sp, #12]
 80078cc:	601a      	str	r2, [r3, #0]
 80078ce:	9b08      	ldr	r3, [sp, #32]
 80078d0:	2b0e      	cmp	r3, #14
 80078d2:	f200 80a8 	bhi.w	8007a26 <_dtoa_r+0x466>
 80078d6:	2c00      	cmp	r4, #0
 80078d8:	f000 80a5 	beq.w	8007a26 <_dtoa_r+0x466>
 80078dc:	f1bb 0f00 	cmp.w	fp, #0
 80078e0:	dd34      	ble.n	800794c <_dtoa_r+0x38c>
 80078e2:	4b9a      	ldr	r3, [pc, #616]	; (8007b4c <_dtoa_r+0x58c>)
 80078e4:	f00b 020f 	and.w	r2, fp, #15
 80078e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078ec:	e9d3 3400 	ldrd	r3, r4, [r3]
 80078f0:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80078f4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80078f8:	ea4f 142b 	mov.w	r4, fp, asr #4
 80078fc:	d016      	beq.n	800792c <_dtoa_r+0x36c>
 80078fe:	4b94      	ldr	r3, [pc, #592]	; (8007b50 <_dtoa_r+0x590>)
 8007900:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007904:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007908:	f7f8 ffa8 	bl	800085c <__aeabi_ddiv>
 800790c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007910:	f004 040f 	and.w	r4, r4, #15
 8007914:	2703      	movs	r7, #3
 8007916:	4e8e      	ldr	r6, [pc, #568]	; (8007b50 <_dtoa_r+0x590>)
 8007918:	b954      	cbnz	r4, 8007930 <_dtoa_r+0x370>
 800791a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800791e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007922:	f7f8 ff9b 	bl	800085c <__aeabi_ddiv>
 8007926:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800792a:	e029      	b.n	8007980 <_dtoa_r+0x3c0>
 800792c:	2702      	movs	r7, #2
 800792e:	e7f2      	b.n	8007916 <_dtoa_r+0x356>
 8007930:	07e1      	lsls	r1, r4, #31
 8007932:	d508      	bpl.n	8007946 <_dtoa_r+0x386>
 8007934:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007938:	e9d6 2300 	ldrd	r2, r3, [r6]
 800793c:	f7f8 fe64 	bl	8000608 <__aeabi_dmul>
 8007940:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007944:	3701      	adds	r7, #1
 8007946:	1064      	asrs	r4, r4, #1
 8007948:	3608      	adds	r6, #8
 800794a:	e7e5      	b.n	8007918 <_dtoa_r+0x358>
 800794c:	f000 80a5 	beq.w	8007a9a <_dtoa_r+0x4da>
 8007950:	f1cb 0400 	rsb	r4, fp, #0
 8007954:	4b7d      	ldr	r3, [pc, #500]	; (8007b4c <_dtoa_r+0x58c>)
 8007956:	4e7e      	ldr	r6, [pc, #504]	; (8007b50 <_dtoa_r+0x590>)
 8007958:	f004 020f 	and.w	r2, r4, #15
 800795c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007964:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007968:	f7f8 fe4e 	bl	8000608 <__aeabi_dmul>
 800796c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007970:	1124      	asrs	r4, r4, #4
 8007972:	2300      	movs	r3, #0
 8007974:	2702      	movs	r7, #2
 8007976:	2c00      	cmp	r4, #0
 8007978:	f040 8084 	bne.w	8007a84 <_dtoa_r+0x4c4>
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1d2      	bne.n	8007926 <_dtoa_r+0x366>
 8007980:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007984:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007988:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800798a:	2b00      	cmp	r3, #0
 800798c:	f000 8087 	beq.w	8007a9e <_dtoa_r+0x4de>
 8007990:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007994:	4b6f      	ldr	r3, [pc, #444]	; (8007b54 <_dtoa_r+0x594>)
 8007996:	2200      	movs	r2, #0
 8007998:	f7f9 f8a8 	bl	8000aec <__aeabi_dcmplt>
 800799c:	2800      	cmp	r0, #0
 800799e:	d07e      	beq.n	8007a9e <_dtoa_r+0x4de>
 80079a0:	9b08      	ldr	r3, [sp, #32]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d07b      	beq.n	8007a9e <_dtoa_r+0x4de>
 80079a6:	9b06      	ldr	r3, [sp, #24]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	dd38      	ble.n	8007a1e <_dtoa_r+0x45e>
 80079ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80079b0:	4b69      	ldr	r3, [pc, #420]	; (8007b58 <_dtoa_r+0x598>)
 80079b2:	2200      	movs	r2, #0
 80079b4:	f7f8 fe28 	bl	8000608 <__aeabi_dmul>
 80079b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079bc:	9c06      	ldr	r4, [sp, #24]
 80079be:	f10b 38ff 	add.w	r8, fp, #4294967295
 80079c2:	3701      	adds	r7, #1
 80079c4:	4638      	mov	r0, r7
 80079c6:	f7f8 fdb5 	bl	8000534 <__aeabi_i2d>
 80079ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079ce:	f7f8 fe1b 	bl	8000608 <__aeabi_dmul>
 80079d2:	4b62      	ldr	r3, [pc, #392]	; (8007b5c <_dtoa_r+0x59c>)
 80079d4:	2200      	movs	r2, #0
 80079d6:	f7f8 fc61 	bl	800029c <__adddf3>
 80079da:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80079de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80079e2:	9611      	str	r6, [sp, #68]	; 0x44
 80079e4:	2c00      	cmp	r4, #0
 80079e6:	d15d      	bne.n	8007aa4 <_dtoa_r+0x4e4>
 80079e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079ec:	4b5c      	ldr	r3, [pc, #368]	; (8007b60 <_dtoa_r+0x5a0>)
 80079ee:	2200      	movs	r2, #0
 80079f0:	f7f8 fc52 	bl	8000298 <__aeabi_dsub>
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80079fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80079fe:	4633      	mov	r3, r6
 8007a00:	f7f9 f892 	bl	8000b28 <__aeabi_dcmpgt>
 8007a04:	2800      	cmp	r0, #0
 8007a06:	f040 8295 	bne.w	8007f34 <_dtoa_r+0x974>
 8007a0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a0e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a10:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007a14:	f7f9 f86a 	bl	8000aec <__aeabi_dcmplt>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	f040 8289 	bne.w	8007f30 <_dtoa_r+0x970>
 8007a1e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007a22:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a26:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	f2c0 8151 	blt.w	8007cd0 <_dtoa_r+0x710>
 8007a2e:	f1bb 0f0e 	cmp.w	fp, #14
 8007a32:	f300 814d 	bgt.w	8007cd0 <_dtoa_r+0x710>
 8007a36:	4b45      	ldr	r3, [pc, #276]	; (8007b4c <_dtoa_r+0x58c>)
 8007a38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007a3c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a40:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007a44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f280 80da 	bge.w	8007c00 <_dtoa_r+0x640>
 8007a4c:	9b08      	ldr	r3, [sp, #32]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f300 80d6 	bgt.w	8007c00 <_dtoa_r+0x640>
 8007a54:	f040 826b 	bne.w	8007f2e <_dtoa_r+0x96e>
 8007a58:	4b41      	ldr	r3, [pc, #260]	; (8007b60 <_dtoa_r+0x5a0>)
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a60:	f7f8 fdd2 	bl	8000608 <__aeabi_dmul>
 8007a64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a68:	f7f9 f854 	bl	8000b14 <__aeabi_dcmpge>
 8007a6c:	9c08      	ldr	r4, [sp, #32]
 8007a6e:	4626      	mov	r6, r4
 8007a70:	2800      	cmp	r0, #0
 8007a72:	f040 8241 	bne.w	8007ef8 <_dtoa_r+0x938>
 8007a76:	9f03      	ldr	r7, [sp, #12]
 8007a78:	2331      	movs	r3, #49	; 0x31
 8007a7a:	f807 3b01 	strb.w	r3, [r7], #1
 8007a7e:	f10b 0b01 	add.w	fp, fp, #1
 8007a82:	e23d      	b.n	8007f00 <_dtoa_r+0x940>
 8007a84:	07e2      	lsls	r2, r4, #31
 8007a86:	d505      	bpl.n	8007a94 <_dtoa_r+0x4d4>
 8007a88:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007a8c:	f7f8 fdbc 	bl	8000608 <__aeabi_dmul>
 8007a90:	3701      	adds	r7, #1
 8007a92:	2301      	movs	r3, #1
 8007a94:	1064      	asrs	r4, r4, #1
 8007a96:	3608      	adds	r6, #8
 8007a98:	e76d      	b.n	8007976 <_dtoa_r+0x3b6>
 8007a9a:	2702      	movs	r7, #2
 8007a9c:	e770      	b.n	8007980 <_dtoa_r+0x3c0>
 8007a9e:	9c08      	ldr	r4, [sp, #32]
 8007aa0:	46d8      	mov	r8, fp
 8007aa2:	e78f      	b.n	80079c4 <_dtoa_r+0x404>
 8007aa4:	9903      	ldr	r1, [sp, #12]
 8007aa6:	4b29      	ldr	r3, [pc, #164]	; (8007b4c <_dtoa_r+0x58c>)
 8007aa8:	4421      	add	r1, r4
 8007aaa:	9112      	str	r1, [sp, #72]	; 0x48
 8007aac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007aae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ab2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007ab6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007aba:	2900      	cmp	r1, #0
 8007abc:	d054      	beq.n	8007b68 <_dtoa_r+0x5a8>
 8007abe:	4929      	ldr	r1, [pc, #164]	; (8007b64 <_dtoa_r+0x5a4>)
 8007ac0:	2000      	movs	r0, #0
 8007ac2:	f7f8 fecb 	bl	800085c <__aeabi_ddiv>
 8007ac6:	463b      	mov	r3, r7
 8007ac8:	4632      	mov	r2, r6
 8007aca:	f7f8 fbe5 	bl	8000298 <__aeabi_dsub>
 8007ace:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007ad2:	9f03      	ldr	r7, [sp, #12]
 8007ad4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ad8:	f7f9 f846 	bl	8000b68 <__aeabi_d2iz>
 8007adc:	4604      	mov	r4, r0
 8007ade:	f7f8 fd29 	bl	8000534 <__aeabi_i2d>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007aea:	f7f8 fbd5 	bl	8000298 <__aeabi_dsub>
 8007aee:	3430      	adds	r4, #48	; 0x30
 8007af0:	4602      	mov	r2, r0
 8007af2:	460b      	mov	r3, r1
 8007af4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007af8:	f807 4b01 	strb.w	r4, [r7], #1
 8007afc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b00:	f7f8 fff4 	bl	8000aec <__aeabi_dcmplt>
 8007b04:	2800      	cmp	r0, #0
 8007b06:	d173      	bne.n	8007bf0 <_dtoa_r+0x630>
 8007b08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b0c:	4911      	ldr	r1, [pc, #68]	; (8007b54 <_dtoa_r+0x594>)
 8007b0e:	2000      	movs	r0, #0
 8007b10:	f7f8 fbc2 	bl	8000298 <__aeabi_dsub>
 8007b14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b18:	f7f8 ffe8 	bl	8000aec <__aeabi_dcmplt>
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	f040 80b6 	bne.w	8007c8e <_dtoa_r+0x6ce>
 8007b22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b24:	429f      	cmp	r7, r3
 8007b26:	f43f af7a 	beq.w	8007a1e <_dtoa_r+0x45e>
 8007b2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b2e:	4b0a      	ldr	r3, [pc, #40]	; (8007b58 <_dtoa_r+0x598>)
 8007b30:	2200      	movs	r2, #0
 8007b32:	f7f8 fd69 	bl	8000608 <__aeabi_dmul>
 8007b36:	4b08      	ldr	r3, [pc, #32]	; (8007b58 <_dtoa_r+0x598>)
 8007b38:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b42:	f7f8 fd61 	bl	8000608 <__aeabi_dmul>
 8007b46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b4a:	e7c3      	b.n	8007ad4 <_dtoa_r+0x514>
 8007b4c:	08009e78 	.word	0x08009e78
 8007b50:	08009e50 	.word	0x08009e50
 8007b54:	3ff00000 	.word	0x3ff00000
 8007b58:	40240000 	.word	0x40240000
 8007b5c:	401c0000 	.word	0x401c0000
 8007b60:	40140000 	.word	0x40140000
 8007b64:	3fe00000 	.word	0x3fe00000
 8007b68:	4630      	mov	r0, r6
 8007b6a:	4639      	mov	r1, r7
 8007b6c:	f7f8 fd4c 	bl	8000608 <__aeabi_dmul>
 8007b70:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b76:	9c03      	ldr	r4, [sp, #12]
 8007b78:	9314      	str	r3, [sp, #80]	; 0x50
 8007b7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b7e:	f7f8 fff3 	bl	8000b68 <__aeabi_d2iz>
 8007b82:	9015      	str	r0, [sp, #84]	; 0x54
 8007b84:	f7f8 fcd6 	bl	8000534 <__aeabi_i2d>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b90:	f7f8 fb82 	bl	8000298 <__aeabi_dsub>
 8007b94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b96:	3330      	adds	r3, #48	; 0x30
 8007b98:	f804 3b01 	strb.w	r3, [r4], #1
 8007b9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b9e:	429c      	cmp	r4, r3
 8007ba0:	4606      	mov	r6, r0
 8007ba2:	460f      	mov	r7, r1
 8007ba4:	f04f 0200 	mov.w	r2, #0
 8007ba8:	d124      	bne.n	8007bf4 <_dtoa_r+0x634>
 8007baa:	4bb0      	ldr	r3, [pc, #704]	; (8007e6c <_dtoa_r+0x8ac>)
 8007bac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bb0:	f7f8 fb74 	bl	800029c <__adddf3>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	460b      	mov	r3, r1
 8007bb8:	4630      	mov	r0, r6
 8007bba:	4639      	mov	r1, r7
 8007bbc:	f7f8 ffb4 	bl	8000b28 <__aeabi_dcmpgt>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	d163      	bne.n	8007c8c <_dtoa_r+0x6cc>
 8007bc4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bc8:	49a8      	ldr	r1, [pc, #672]	; (8007e6c <_dtoa_r+0x8ac>)
 8007bca:	2000      	movs	r0, #0
 8007bcc:	f7f8 fb64 	bl	8000298 <__aeabi_dsub>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	4630      	mov	r0, r6
 8007bd6:	4639      	mov	r1, r7
 8007bd8:	f7f8 ff88 	bl	8000aec <__aeabi_dcmplt>
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	f43f af1e 	beq.w	8007a1e <_dtoa_r+0x45e>
 8007be2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007be4:	1e7b      	subs	r3, r7, #1
 8007be6:	9314      	str	r3, [sp, #80]	; 0x50
 8007be8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007bec:	2b30      	cmp	r3, #48	; 0x30
 8007bee:	d0f8      	beq.n	8007be2 <_dtoa_r+0x622>
 8007bf0:	46c3      	mov	fp, r8
 8007bf2:	e03b      	b.n	8007c6c <_dtoa_r+0x6ac>
 8007bf4:	4b9e      	ldr	r3, [pc, #632]	; (8007e70 <_dtoa_r+0x8b0>)
 8007bf6:	f7f8 fd07 	bl	8000608 <__aeabi_dmul>
 8007bfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bfe:	e7bc      	b.n	8007b7a <_dtoa_r+0x5ba>
 8007c00:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007c04:	9f03      	ldr	r7, [sp, #12]
 8007c06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c0a:	4640      	mov	r0, r8
 8007c0c:	4649      	mov	r1, r9
 8007c0e:	f7f8 fe25 	bl	800085c <__aeabi_ddiv>
 8007c12:	f7f8 ffa9 	bl	8000b68 <__aeabi_d2iz>
 8007c16:	4604      	mov	r4, r0
 8007c18:	f7f8 fc8c 	bl	8000534 <__aeabi_i2d>
 8007c1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c20:	f7f8 fcf2 	bl	8000608 <__aeabi_dmul>
 8007c24:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007c28:	4602      	mov	r2, r0
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	4640      	mov	r0, r8
 8007c2e:	4649      	mov	r1, r9
 8007c30:	f7f8 fb32 	bl	8000298 <__aeabi_dsub>
 8007c34:	f807 6b01 	strb.w	r6, [r7], #1
 8007c38:	9e03      	ldr	r6, [sp, #12]
 8007c3a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007c3e:	1bbe      	subs	r6, r7, r6
 8007c40:	45b4      	cmp	ip, r6
 8007c42:	4602      	mov	r2, r0
 8007c44:	460b      	mov	r3, r1
 8007c46:	d136      	bne.n	8007cb6 <_dtoa_r+0x6f6>
 8007c48:	f7f8 fb28 	bl	800029c <__adddf3>
 8007c4c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c50:	4680      	mov	r8, r0
 8007c52:	4689      	mov	r9, r1
 8007c54:	f7f8 ff68 	bl	8000b28 <__aeabi_dcmpgt>
 8007c58:	bb58      	cbnz	r0, 8007cb2 <_dtoa_r+0x6f2>
 8007c5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c5e:	4640      	mov	r0, r8
 8007c60:	4649      	mov	r1, r9
 8007c62:	f7f8 ff39 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c66:	b108      	cbz	r0, 8007c6c <_dtoa_r+0x6ac>
 8007c68:	07e3      	lsls	r3, r4, #31
 8007c6a:	d422      	bmi.n	8007cb2 <_dtoa_r+0x6f2>
 8007c6c:	4651      	mov	r1, sl
 8007c6e:	4628      	mov	r0, r5
 8007c70:	f000 fbc4 	bl	80083fc <_Bfree>
 8007c74:	2300      	movs	r3, #0
 8007c76:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007c78:	703b      	strb	r3, [r7, #0]
 8007c7a:	f10b 0301 	add.w	r3, fp, #1
 8007c7e:	6013      	str	r3, [r2, #0]
 8007c80:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f43f ace9 	beq.w	800765a <_dtoa_r+0x9a>
 8007c88:	601f      	str	r7, [r3, #0]
 8007c8a:	e4e6      	b.n	800765a <_dtoa_r+0x9a>
 8007c8c:	4627      	mov	r7, r4
 8007c8e:	463b      	mov	r3, r7
 8007c90:	461f      	mov	r7, r3
 8007c92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c96:	2a39      	cmp	r2, #57	; 0x39
 8007c98:	d107      	bne.n	8007caa <_dtoa_r+0x6ea>
 8007c9a:	9a03      	ldr	r2, [sp, #12]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d1f7      	bne.n	8007c90 <_dtoa_r+0x6d0>
 8007ca0:	9903      	ldr	r1, [sp, #12]
 8007ca2:	2230      	movs	r2, #48	; 0x30
 8007ca4:	f108 0801 	add.w	r8, r8, #1
 8007ca8:	700a      	strb	r2, [r1, #0]
 8007caa:	781a      	ldrb	r2, [r3, #0]
 8007cac:	3201      	adds	r2, #1
 8007cae:	701a      	strb	r2, [r3, #0]
 8007cb0:	e79e      	b.n	8007bf0 <_dtoa_r+0x630>
 8007cb2:	46d8      	mov	r8, fp
 8007cb4:	e7eb      	b.n	8007c8e <_dtoa_r+0x6ce>
 8007cb6:	4b6e      	ldr	r3, [pc, #440]	; (8007e70 <_dtoa_r+0x8b0>)
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f7f8 fca5 	bl	8000608 <__aeabi_dmul>
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	4680      	mov	r8, r0
 8007cc4:	4689      	mov	r9, r1
 8007cc6:	f7f8 ff07 	bl	8000ad8 <__aeabi_dcmpeq>
 8007cca:	2800      	cmp	r0, #0
 8007ccc:	d09b      	beq.n	8007c06 <_dtoa_r+0x646>
 8007cce:	e7cd      	b.n	8007c6c <_dtoa_r+0x6ac>
 8007cd0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cd2:	2a00      	cmp	r2, #0
 8007cd4:	f000 80c4 	beq.w	8007e60 <_dtoa_r+0x8a0>
 8007cd8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007cda:	2a01      	cmp	r2, #1
 8007cdc:	f300 80a8 	bgt.w	8007e30 <_dtoa_r+0x870>
 8007ce0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ce2:	2a00      	cmp	r2, #0
 8007ce4:	f000 80a0 	beq.w	8007e28 <_dtoa_r+0x868>
 8007ce8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007cee:	464f      	mov	r7, r9
 8007cf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cf2:	2101      	movs	r1, #1
 8007cf4:	441a      	add	r2, r3
 8007cf6:	4628      	mov	r0, r5
 8007cf8:	4499      	add	r9, r3
 8007cfa:	9209      	str	r2, [sp, #36]	; 0x24
 8007cfc:	f000 fc34 	bl	8008568 <__i2b>
 8007d00:	4606      	mov	r6, r0
 8007d02:	b15f      	cbz	r7, 8007d1c <_dtoa_r+0x75c>
 8007d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	dd08      	ble.n	8007d1c <_dtoa_r+0x75c>
 8007d0a:	42bb      	cmp	r3, r7
 8007d0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d0e:	bfa8      	it	ge
 8007d10:	463b      	movge	r3, r7
 8007d12:	eba9 0903 	sub.w	r9, r9, r3
 8007d16:	1aff      	subs	r7, r7, r3
 8007d18:	1ad3      	subs	r3, r2, r3
 8007d1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d1e:	b1f3      	cbz	r3, 8007d5e <_dtoa_r+0x79e>
 8007d20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f000 80a0 	beq.w	8007e68 <_dtoa_r+0x8a8>
 8007d28:	2c00      	cmp	r4, #0
 8007d2a:	dd10      	ble.n	8007d4e <_dtoa_r+0x78e>
 8007d2c:	4631      	mov	r1, r6
 8007d2e:	4622      	mov	r2, r4
 8007d30:	4628      	mov	r0, r5
 8007d32:	f000 fcd9 	bl	80086e8 <__pow5mult>
 8007d36:	4652      	mov	r2, sl
 8007d38:	4601      	mov	r1, r0
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	4628      	mov	r0, r5
 8007d3e:	f000 fc29 	bl	8008594 <__multiply>
 8007d42:	4651      	mov	r1, sl
 8007d44:	4680      	mov	r8, r0
 8007d46:	4628      	mov	r0, r5
 8007d48:	f000 fb58 	bl	80083fc <_Bfree>
 8007d4c:	46c2      	mov	sl, r8
 8007d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d50:	1b1a      	subs	r2, r3, r4
 8007d52:	d004      	beq.n	8007d5e <_dtoa_r+0x79e>
 8007d54:	4651      	mov	r1, sl
 8007d56:	4628      	mov	r0, r5
 8007d58:	f000 fcc6 	bl	80086e8 <__pow5mult>
 8007d5c:	4682      	mov	sl, r0
 8007d5e:	2101      	movs	r1, #1
 8007d60:	4628      	mov	r0, r5
 8007d62:	f000 fc01 	bl	8008568 <__i2b>
 8007d66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	4604      	mov	r4, r0
 8007d6c:	f340 8082 	ble.w	8007e74 <_dtoa_r+0x8b4>
 8007d70:	461a      	mov	r2, r3
 8007d72:	4601      	mov	r1, r0
 8007d74:	4628      	mov	r0, r5
 8007d76:	f000 fcb7 	bl	80086e8 <__pow5mult>
 8007d7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	4604      	mov	r4, r0
 8007d80:	dd7b      	ble.n	8007e7a <_dtoa_r+0x8ba>
 8007d82:	f04f 0800 	mov.w	r8, #0
 8007d86:	6923      	ldr	r3, [r4, #16]
 8007d88:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d8c:	6918      	ldr	r0, [r3, #16]
 8007d8e:	f000 fb9d 	bl	80084cc <__hi0bits>
 8007d92:	f1c0 0020 	rsb	r0, r0, #32
 8007d96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d98:	4418      	add	r0, r3
 8007d9a:	f010 001f 	ands.w	r0, r0, #31
 8007d9e:	f000 8092 	beq.w	8007ec6 <_dtoa_r+0x906>
 8007da2:	f1c0 0320 	rsb	r3, r0, #32
 8007da6:	2b04      	cmp	r3, #4
 8007da8:	f340 8085 	ble.w	8007eb6 <_dtoa_r+0x8f6>
 8007dac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dae:	f1c0 001c 	rsb	r0, r0, #28
 8007db2:	4403      	add	r3, r0
 8007db4:	4481      	add	r9, r0
 8007db6:	4407      	add	r7, r0
 8007db8:	9309      	str	r3, [sp, #36]	; 0x24
 8007dba:	f1b9 0f00 	cmp.w	r9, #0
 8007dbe:	dd05      	ble.n	8007dcc <_dtoa_r+0x80c>
 8007dc0:	4651      	mov	r1, sl
 8007dc2:	464a      	mov	r2, r9
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	f000 fce9 	bl	800879c <__lshift>
 8007dca:	4682      	mov	sl, r0
 8007dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	dd05      	ble.n	8007dde <_dtoa_r+0x81e>
 8007dd2:	4621      	mov	r1, r4
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	4628      	mov	r0, r5
 8007dd8:	f000 fce0 	bl	800879c <__lshift>
 8007ddc:	4604      	mov	r4, r0
 8007dde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d072      	beq.n	8007eca <_dtoa_r+0x90a>
 8007de4:	4621      	mov	r1, r4
 8007de6:	4650      	mov	r0, sl
 8007de8:	f000 fd44 	bl	8008874 <__mcmp>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	da6c      	bge.n	8007eca <_dtoa_r+0x90a>
 8007df0:	2300      	movs	r3, #0
 8007df2:	4651      	mov	r1, sl
 8007df4:	220a      	movs	r2, #10
 8007df6:	4628      	mov	r0, r5
 8007df8:	f000 fb22 	bl	8008440 <__multadd>
 8007dfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dfe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007e02:	4682      	mov	sl, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 81ad 	beq.w	8008164 <_dtoa_r+0xba4>
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	4631      	mov	r1, r6
 8007e0e:	220a      	movs	r2, #10
 8007e10:	4628      	mov	r0, r5
 8007e12:	f000 fb15 	bl	8008440 <__multadd>
 8007e16:	9b06      	ldr	r3, [sp, #24]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	4606      	mov	r6, r0
 8007e1c:	f300 8093 	bgt.w	8007f46 <_dtoa_r+0x986>
 8007e20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e22:	2b02      	cmp	r3, #2
 8007e24:	dc59      	bgt.n	8007eda <_dtoa_r+0x91a>
 8007e26:	e08e      	b.n	8007f46 <_dtoa_r+0x986>
 8007e28:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007e2a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e2e:	e75d      	b.n	8007cec <_dtoa_r+0x72c>
 8007e30:	9b08      	ldr	r3, [sp, #32]
 8007e32:	1e5c      	subs	r4, r3, #1
 8007e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e36:	42a3      	cmp	r3, r4
 8007e38:	bfbf      	itttt	lt
 8007e3a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007e3c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007e3e:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007e40:	1ae3      	sublt	r3, r4, r3
 8007e42:	bfb4      	ite	lt
 8007e44:	18d2      	addlt	r2, r2, r3
 8007e46:	1b1c      	subge	r4, r3, r4
 8007e48:	9b08      	ldr	r3, [sp, #32]
 8007e4a:	bfbc      	itt	lt
 8007e4c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007e4e:	2400      	movlt	r4, #0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	bfb5      	itete	lt
 8007e54:	eba9 0703 	sublt.w	r7, r9, r3
 8007e58:	9b08      	ldrge	r3, [sp, #32]
 8007e5a:	2300      	movlt	r3, #0
 8007e5c:	464f      	movge	r7, r9
 8007e5e:	e747      	b.n	8007cf0 <_dtoa_r+0x730>
 8007e60:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007e62:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007e64:	464f      	mov	r7, r9
 8007e66:	e74c      	b.n	8007d02 <_dtoa_r+0x742>
 8007e68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e6a:	e773      	b.n	8007d54 <_dtoa_r+0x794>
 8007e6c:	3fe00000 	.word	0x3fe00000
 8007e70:	40240000 	.word	0x40240000
 8007e74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	dc18      	bgt.n	8007eac <_dtoa_r+0x8ec>
 8007e7a:	9b04      	ldr	r3, [sp, #16]
 8007e7c:	b9b3      	cbnz	r3, 8007eac <_dtoa_r+0x8ec>
 8007e7e:	9b05      	ldr	r3, [sp, #20]
 8007e80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e84:	b993      	cbnz	r3, 8007eac <_dtoa_r+0x8ec>
 8007e86:	9b05      	ldr	r3, [sp, #20]
 8007e88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e8c:	0d1b      	lsrs	r3, r3, #20
 8007e8e:	051b      	lsls	r3, r3, #20
 8007e90:	b17b      	cbz	r3, 8007eb2 <_dtoa_r+0x8f2>
 8007e92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e94:	3301      	adds	r3, #1
 8007e96:	f109 0901 	add.w	r9, r9, #1
 8007e9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e9c:	f04f 0801 	mov.w	r8, #1
 8007ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	f47f af6f 	bne.w	8007d86 <_dtoa_r+0x7c6>
 8007ea8:	2001      	movs	r0, #1
 8007eaa:	e774      	b.n	8007d96 <_dtoa_r+0x7d6>
 8007eac:	f04f 0800 	mov.w	r8, #0
 8007eb0:	e7f6      	b.n	8007ea0 <_dtoa_r+0x8e0>
 8007eb2:	4698      	mov	r8, r3
 8007eb4:	e7f4      	b.n	8007ea0 <_dtoa_r+0x8e0>
 8007eb6:	d080      	beq.n	8007dba <_dtoa_r+0x7fa>
 8007eb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007eba:	331c      	adds	r3, #28
 8007ebc:	441a      	add	r2, r3
 8007ebe:	4499      	add	r9, r3
 8007ec0:	441f      	add	r7, r3
 8007ec2:	9209      	str	r2, [sp, #36]	; 0x24
 8007ec4:	e779      	b.n	8007dba <_dtoa_r+0x7fa>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	e7f6      	b.n	8007eb8 <_dtoa_r+0x8f8>
 8007eca:	9b08      	ldr	r3, [sp, #32]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	dc34      	bgt.n	8007f3a <_dtoa_r+0x97a>
 8007ed0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	dd31      	ble.n	8007f3a <_dtoa_r+0x97a>
 8007ed6:	9b08      	ldr	r3, [sp, #32]
 8007ed8:	9306      	str	r3, [sp, #24]
 8007eda:	9b06      	ldr	r3, [sp, #24]
 8007edc:	b963      	cbnz	r3, 8007ef8 <_dtoa_r+0x938>
 8007ede:	4621      	mov	r1, r4
 8007ee0:	2205      	movs	r2, #5
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f000 faac 	bl	8008440 <__multadd>
 8007ee8:	4601      	mov	r1, r0
 8007eea:	4604      	mov	r4, r0
 8007eec:	4650      	mov	r0, sl
 8007eee:	f000 fcc1 	bl	8008874 <__mcmp>
 8007ef2:	2800      	cmp	r0, #0
 8007ef4:	f73f adbf 	bgt.w	8007a76 <_dtoa_r+0x4b6>
 8007ef8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007efa:	9f03      	ldr	r7, [sp, #12]
 8007efc:	ea6f 0b03 	mvn.w	fp, r3
 8007f00:	f04f 0800 	mov.w	r8, #0
 8007f04:	4621      	mov	r1, r4
 8007f06:	4628      	mov	r0, r5
 8007f08:	f000 fa78 	bl	80083fc <_Bfree>
 8007f0c:	2e00      	cmp	r6, #0
 8007f0e:	f43f aead 	beq.w	8007c6c <_dtoa_r+0x6ac>
 8007f12:	f1b8 0f00 	cmp.w	r8, #0
 8007f16:	d005      	beq.n	8007f24 <_dtoa_r+0x964>
 8007f18:	45b0      	cmp	r8, r6
 8007f1a:	d003      	beq.n	8007f24 <_dtoa_r+0x964>
 8007f1c:	4641      	mov	r1, r8
 8007f1e:	4628      	mov	r0, r5
 8007f20:	f000 fa6c 	bl	80083fc <_Bfree>
 8007f24:	4631      	mov	r1, r6
 8007f26:	4628      	mov	r0, r5
 8007f28:	f000 fa68 	bl	80083fc <_Bfree>
 8007f2c:	e69e      	b.n	8007c6c <_dtoa_r+0x6ac>
 8007f2e:	2400      	movs	r4, #0
 8007f30:	4626      	mov	r6, r4
 8007f32:	e7e1      	b.n	8007ef8 <_dtoa_r+0x938>
 8007f34:	46c3      	mov	fp, r8
 8007f36:	4626      	mov	r6, r4
 8007f38:	e59d      	b.n	8007a76 <_dtoa_r+0x4b6>
 8007f3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f000 80c8 	beq.w	80080d2 <_dtoa_r+0xb12>
 8007f42:	9b08      	ldr	r3, [sp, #32]
 8007f44:	9306      	str	r3, [sp, #24]
 8007f46:	2f00      	cmp	r7, #0
 8007f48:	dd05      	ble.n	8007f56 <_dtoa_r+0x996>
 8007f4a:	4631      	mov	r1, r6
 8007f4c:	463a      	mov	r2, r7
 8007f4e:	4628      	mov	r0, r5
 8007f50:	f000 fc24 	bl	800879c <__lshift>
 8007f54:	4606      	mov	r6, r0
 8007f56:	f1b8 0f00 	cmp.w	r8, #0
 8007f5a:	d05b      	beq.n	8008014 <_dtoa_r+0xa54>
 8007f5c:	6871      	ldr	r1, [r6, #4]
 8007f5e:	4628      	mov	r0, r5
 8007f60:	f000 fa0c 	bl	800837c <_Balloc>
 8007f64:	4607      	mov	r7, r0
 8007f66:	b928      	cbnz	r0, 8007f74 <_dtoa_r+0x9b4>
 8007f68:	4b82      	ldr	r3, [pc, #520]	; (8008174 <_dtoa_r+0xbb4>)
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007f70:	f7ff bb3a 	b.w	80075e8 <_dtoa_r+0x28>
 8007f74:	6932      	ldr	r2, [r6, #16]
 8007f76:	3202      	adds	r2, #2
 8007f78:	0092      	lsls	r2, r2, #2
 8007f7a:	f106 010c 	add.w	r1, r6, #12
 8007f7e:	300c      	adds	r0, #12
 8007f80:	f000 ff9e 	bl	8008ec0 <memcpy>
 8007f84:	2201      	movs	r2, #1
 8007f86:	4639      	mov	r1, r7
 8007f88:	4628      	mov	r0, r5
 8007f8a:	f000 fc07 	bl	800879c <__lshift>
 8007f8e:	9b03      	ldr	r3, [sp, #12]
 8007f90:	9a03      	ldr	r2, [sp, #12]
 8007f92:	3301      	adds	r3, #1
 8007f94:	9308      	str	r3, [sp, #32]
 8007f96:	9b06      	ldr	r3, [sp, #24]
 8007f98:	4413      	add	r3, r2
 8007f9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f9c:	9b04      	ldr	r3, [sp, #16]
 8007f9e:	f003 0301 	and.w	r3, r3, #1
 8007fa2:	46b0      	mov	r8, r6
 8007fa4:	930a      	str	r3, [sp, #40]	; 0x28
 8007fa6:	4606      	mov	r6, r0
 8007fa8:	9b08      	ldr	r3, [sp, #32]
 8007faa:	4621      	mov	r1, r4
 8007fac:	3b01      	subs	r3, #1
 8007fae:	4650      	mov	r0, sl
 8007fb0:	9304      	str	r3, [sp, #16]
 8007fb2:	f7ff fa7e 	bl	80074b2 <quorem>
 8007fb6:	4641      	mov	r1, r8
 8007fb8:	9006      	str	r0, [sp, #24]
 8007fba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007fbe:	4650      	mov	r0, sl
 8007fc0:	f000 fc58 	bl	8008874 <__mcmp>
 8007fc4:	4632      	mov	r2, r6
 8007fc6:	9009      	str	r0, [sp, #36]	; 0x24
 8007fc8:	4621      	mov	r1, r4
 8007fca:	4628      	mov	r0, r5
 8007fcc:	f000 fc6e 	bl	80088ac <__mdiff>
 8007fd0:	68c2      	ldr	r2, [r0, #12]
 8007fd2:	4607      	mov	r7, r0
 8007fd4:	bb02      	cbnz	r2, 8008018 <_dtoa_r+0xa58>
 8007fd6:	4601      	mov	r1, r0
 8007fd8:	4650      	mov	r0, sl
 8007fda:	f000 fc4b 	bl	8008874 <__mcmp>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	4639      	mov	r1, r7
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	920c      	str	r2, [sp, #48]	; 0x30
 8007fe6:	f000 fa09 	bl	80083fc <_Bfree>
 8007fea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007fec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fee:	9f08      	ldr	r7, [sp, #32]
 8007ff0:	ea43 0102 	orr.w	r1, r3, r2
 8007ff4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ff6:	4319      	orrs	r1, r3
 8007ff8:	d110      	bne.n	800801c <_dtoa_r+0xa5c>
 8007ffa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ffe:	d029      	beq.n	8008054 <_dtoa_r+0xa94>
 8008000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008002:	2b00      	cmp	r3, #0
 8008004:	dd02      	ble.n	800800c <_dtoa_r+0xa4c>
 8008006:	9b06      	ldr	r3, [sp, #24]
 8008008:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800800c:	9b04      	ldr	r3, [sp, #16]
 800800e:	f883 9000 	strb.w	r9, [r3]
 8008012:	e777      	b.n	8007f04 <_dtoa_r+0x944>
 8008014:	4630      	mov	r0, r6
 8008016:	e7ba      	b.n	8007f8e <_dtoa_r+0x9ce>
 8008018:	2201      	movs	r2, #1
 800801a:	e7e1      	b.n	8007fe0 <_dtoa_r+0xa20>
 800801c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800801e:	2b00      	cmp	r3, #0
 8008020:	db04      	blt.n	800802c <_dtoa_r+0xa6c>
 8008022:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008024:	430b      	orrs	r3, r1
 8008026:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008028:	430b      	orrs	r3, r1
 800802a:	d120      	bne.n	800806e <_dtoa_r+0xaae>
 800802c:	2a00      	cmp	r2, #0
 800802e:	dded      	ble.n	800800c <_dtoa_r+0xa4c>
 8008030:	4651      	mov	r1, sl
 8008032:	2201      	movs	r2, #1
 8008034:	4628      	mov	r0, r5
 8008036:	f000 fbb1 	bl	800879c <__lshift>
 800803a:	4621      	mov	r1, r4
 800803c:	4682      	mov	sl, r0
 800803e:	f000 fc19 	bl	8008874 <__mcmp>
 8008042:	2800      	cmp	r0, #0
 8008044:	dc03      	bgt.n	800804e <_dtoa_r+0xa8e>
 8008046:	d1e1      	bne.n	800800c <_dtoa_r+0xa4c>
 8008048:	f019 0f01 	tst.w	r9, #1
 800804c:	d0de      	beq.n	800800c <_dtoa_r+0xa4c>
 800804e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008052:	d1d8      	bne.n	8008006 <_dtoa_r+0xa46>
 8008054:	9a04      	ldr	r2, [sp, #16]
 8008056:	2339      	movs	r3, #57	; 0x39
 8008058:	7013      	strb	r3, [r2, #0]
 800805a:	463b      	mov	r3, r7
 800805c:	461f      	mov	r7, r3
 800805e:	3b01      	subs	r3, #1
 8008060:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008064:	2a39      	cmp	r2, #57	; 0x39
 8008066:	d06c      	beq.n	8008142 <_dtoa_r+0xb82>
 8008068:	3201      	adds	r2, #1
 800806a:	701a      	strb	r2, [r3, #0]
 800806c:	e74a      	b.n	8007f04 <_dtoa_r+0x944>
 800806e:	2a00      	cmp	r2, #0
 8008070:	dd07      	ble.n	8008082 <_dtoa_r+0xac2>
 8008072:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008076:	d0ed      	beq.n	8008054 <_dtoa_r+0xa94>
 8008078:	9a04      	ldr	r2, [sp, #16]
 800807a:	f109 0301 	add.w	r3, r9, #1
 800807e:	7013      	strb	r3, [r2, #0]
 8008080:	e740      	b.n	8007f04 <_dtoa_r+0x944>
 8008082:	9b08      	ldr	r3, [sp, #32]
 8008084:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008086:	f803 9c01 	strb.w	r9, [r3, #-1]
 800808a:	4293      	cmp	r3, r2
 800808c:	d043      	beq.n	8008116 <_dtoa_r+0xb56>
 800808e:	4651      	mov	r1, sl
 8008090:	2300      	movs	r3, #0
 8008092:	220a      	movs	r2, #10
 8008094:	4628      	mov	r0, r5
 8008096:	f000 f9d3 	bl	8008440 <__multadd>
 800809a:	45b0      	cmp	r8, r6
 800809c:	4682      	mov	sl, r0
 800809e:	f04f 0300 	mov.w	r3, #0
 80080a2:	f04f 020a 	mov.w	r2, #10
 80080a6:	4641      	mov	r1, r8
 80080a8:	4628      	mov	r0, r5
 80080aa:	d107      	bne.n	80080bc <_dtoa_r+0xafc>
 80080ac:	f000 f9c8 	bl	8008440 <__multadd>
 80080b0:	4680      	mov	r8, r0
 80080b2:	4606      	mov	r6, r0
 80080b4:	9b08      	ldr	r3, [sp, #32]
 80080b6:	3301      	adds	r3, #1
 80080b8:	9308      	str	r3, [sp, #32]
 80080ba:	e775      	b.n	8007fa8 <_dtoa_r+0x9e8>
 80080bc:	f000 f9c0 	bl	8008440 <__multadd>
 80080c0:	4631      	mov	r1, r6
 80080c2:	4680      	mov	r8, r0
 80080c4:	2300      	movs	r3, #0
 80080c6:	220a      	movs	r2, #10
 80080c8:	4628      	mov	r0, r5
 80080ca:	f000 f9b9 	bl	8008440 <__multadd>
 80080ce:	4606      	mov	r6, r0
 80080d0:	e7f0      	b.n	80080b4 <_dtoa_r+0xaf4>
 80080d2:	9b08      	ldr	r3, [sp, #32]
 80080d4:	9306      	str	r3, [sp, #24]
 80080d6:	9f03      	ldr	r7, [sp, #12]
 80080d8:	4621      	mov	r1, r4
 80080da:	4650      	mov	r0, sl
 80080dc:	f7ff f9e9 	bl	80074b2 <quorem>
 80080e0:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80080e4:	9b03      	ldr	r3, [sp, #12]
 80080e6:	f807 9b01 	strb.w	r9, [r7], #1
 80080ea:	1afa      	subs	r2, r7, r3
 80080ec:	9b06      	ldr	r3, [sp, #24]
 80080ee:	4293      	cmp	r3, r2
 80080f0:	dd07      	ble.n	8008102 <_dtoa_r+0xb42>
 80080f2:	4651      	mov	r1, sl
 80080f4:	2300      	movs	r3, #0
 80080f6:	220a      	movs	r2, #10
 80080f8:	4628      	mov	r0, r5
 80080fa:	f000 f9a1 	bl	8008440 <__multadd>
 80080fe:	4682      	mov	sl, r0
 8008100:	e7ea      	b.n	80080d8 <_dtoa_r+0xb18>
 8008102:	9b06      	ldr	r3, [sp, #24]
 8008104:	2b00      	cmp	r3, #0
 8008106:	bfc8      	it	gt
 8008108:	461f      	movgt	r7, r3
 800810a:	9b03      	ldr	r3, [sp, #12]
 800810c:	bfd8      	it	le
 800810e:	2701      	movle	r7, #1
 8008110:	441f      	add	r7, r3
 8008112:	f04f 0800 	mov.w	r8, #0
 8008116:	4651      	mov	r1, sl
 8008118:	2201      	movs	r2, #1
 800811a:	4628      	mov	r0, r5
 800811c:	f000 fb3e 	bl	800879c <__lshift>
 8008120:	4621      	mov	r1, r4
 8008122:	4682      	mov	sl, r0
 8008124:	f000 fba6 	bl	8008874 <__mcmp>
 8008128:	2800      	cmp	r0, #0
 800812a:	dc96      	bgt.n	800805a <_dtoa_r+0xa9a>
 800812c:	d102      	bne.n	8008134 <_dtoa_r+0xb74>
 800812e:	f019 0f01 	tst.w	r9, #1
 8008132:	d192      	bne.n	800805a <_dtoa_r+0xa9a>
 8008134:	463b      	mov	r3, r7
 8008136:	461f      	mov	r7, r3
 8008138:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800813c:	2a30      	cmp	r2, #48	; 0x30
 800813e:	d0fa      	beq.n	8008136 <_dtoa_r+0xb76>
 8008140:	e6e0      	b.n	8007f04 <_dtoa_r+0x944>
 8008142:	9a03      	ldr	r2, [sp, #12]
 8008144:	429a      	cmp	r2, r3
 8008146:	d189      	bne.n	800805c <_dtoa_r+0xa9c>
 8008148:	f10b 0b01 	add.w	fp, fp, #1
 800814c:	2331      	movs	r3, #49	; 0x31
 800814e:	e796      	b.n	800807e <_dtoa_r+0xabe>
 8008150:	4b09      	ldr	r3, [pc, #36]	; (8008178 <_dtoa_r+0xbb8>)
 8008152:	f7ff baa1 	b.w	8007698 <_dtoa_r+0xd8>
 8008156:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008158:	2b00      	cmp	r3, #0
 800815a:	f47f aa79 	bne.w	8007650 <_dtoa_r+0x90>
 800815e:	4b07      	ldr	r3, [pc, #28]	; (800817c <_dtoa_r+0xbbc>)
 8008160:	f7ff ba9a 	b.w	8007698 <_dtoa_r+0xd8>
 8008164:	9b06      	ldr	r3, [sp, #24]
 8008166:	2b00      	cmp	r3, #0
 8008168:	dcb5      	bgt.n	80080d6 <_dtoa_r+0xb16>
 800816a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800816c:	2b02      	cmp	r3, #2
 800816e:	f73f aeb4 	bgt.w	8007eda <_dtoa_r+0x91a>
 8008172:	e7b0      	b.n	80080d6 <_dtoa_r+0xb16>
 8008174:	08009de4 	.word	0x08009de4
 8008178:	08009d44 	.word	0x08009d44
 800817c:	08009d68 	.word	0x08009d68

08008180 <_free_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	4605      	mov	r5, r0
 8008184:	2900      	cmp	r1, #0
 8008186:	d041      	beq.n	800820c <_free_r+0x8c>
 8008188:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800818c:	1f0c      	subs	r4, r1, #4
 800818e:	2b00      	cmp	r3, #0
 8008190:	bfb8      	it	lt
 8008192:	18e4      	addlt	r4, r4, r3
 8008194:	f000 f8e6 	bl	8008364 <__malloc_lock>
 8008198:	4a1d      	ldr	r2, [pc, #116]	; (8008210 <_free_r+0x90>)
 800819a:	6813      	ldr	r3, [r2, #0]
 800819c:	b933      	cbnz	r3, 80081ac <_free_r+0x2c>
 800819e:	6063      	str	r3, [r4, #4]
 80081a0:	6014      	str	r4, [r2, #0]
 80081a2:	4628      	mov	r0, r5
 80081a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081a8:	f000 b8e2 	b.w	8008370 <__malloc_unlock>
 80081ac:	42a3      	cmp	r3, r4
 80081ae:	d908      	bls.n	80081c2 <_free_r+0x42>
 80081b0:	6820      	ldr	r0, [r4, #0]
 80081b2:	1821      	adds	r1, r4, r0
 80081b4:	428b      	cmp	r3, r1
 80081b6:	bf01      	itttt	eq
 80081b8:	6819      	ldreq	r1, [r3, #0]
 80081ba:	685b      	ldreq	r3, [r3, #4]
 80081bc:	1809      	addeq	r1, r1, r0
 80081be:	6021      	streq	r1, [r4, #0]
 80081c0:	e7ed      	b.n	800819e <_free_r+0x1e>
 80081c2:	461a      	mov	r2, r3
 80081c4:	685b      	ldr	r3, [r3, #4]
 80081c6:	b10b      	cbz	r3, 80081cc <_free_r+0x4c>
 80081c8:	42a3      	cmp	r3, r4
 80081ca:	d9fa      	bls.n	80081c2 <_free_r+0x42>
 80081cc:	6811      	ldr	r1, [r2, #0]
 80081ce:	1850      	adds	r0, r2, r1
 80081d0:	42a0      	cmp	r0, r4
 80081d2:	d10b      	bne.n	80081ec <_free_r+0x6c>
 80081d4:	6820      	ldr	r0, [r4, #0]
 80081d6:	4401      	add	r1, r0
 80081d8:	1850      	adds	r0, r2, r1
 80081da:	4283      	cmp	r3, r0
 80081dc:	6011      	str	r1, [r2, #0]
 80081de:	d1e0      	bne.n	80081a2 <_free_r+0x22>
 80081e0:	6818      	ldr	r0, [r3, #0]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	6053      	str	r3, [r2, #4]
 80081e6:	4408      	add	r0, r1
 80081e8:	6010      	str	r0, [r2, #0]
 80081ea:	e7da      	b.n	80081a2 <_free_r+0x22>
 80081ec:	d902      	bls.n	80081f4 <_free_r+0x74>
 80081ee:	230c      	movs	r3, #12
 80081f0:	602b      	str	r3, [r5, #0]
 80081f2:	e7d6      	b.n	80081a2 <_free_r+0x22>
 80081f4:	6820      	ldr	r0, [r4, #0]
 80081f6:	1821      	adds	r1, r4, r0
 80081f8:	428b      	cmp	r3, r1
 80081fa:	bf04      	itt	eq
 80081fc:	6819      	ldreq	r1, [r3, #0]
 80081fe:	685b      	ldreq	r3, [r3, #4]
 8008200:	6063      	str	r3, [r4, #4]
 8008202:	bf04      	itt	eq
 8008204:	1809      	addeq	r1, r1, r0
 8008206:	6021      	streq	r1, [r4, #0]
 8008208:	6054      	str	r4, [r2, #4]
 800820a:	e7ca      	b.n	80081a2 <_free_r+0x22>
 800820c:	bd38      	pop	{r3, r4, r5, pc}
 800820e:	bf00      	nop
 8008210:	20000a2c 	.word	0x20000a2c

08008214 <malloc>:
 8008214:	4b02      	ldr	r3, [pc, #8]	; (8008220 <malloc+0xc>)
 8008216:	4601      	mov	r1, r0
 8008218:	6818      	ldr	r0, [r3, #0]
 800821a:	f000 b823 	b.w	8008264 <_malloc_r>
 800821e:	bf00      	nop
 8008220:	20000070 	.word	0x20000070

08008224 <sbrk_aligned>:
 8008224:	b570      	push	{r4, r5, r6, lr}
 8008226:	4e0e      	ldr	r6, [pc, #56]	; (8008260 <sbrk_aligned+0x3c>)
 8008228:	460c      	mov	r4, r1
 800822a:	6831      	ldr	r1, [r6, #0]
 800822c:	4605      	mov	r5, r0
 800822e:	b911      	cbnz	r1, 8008236 <sbrk_aligned+0x12>
 8008230:	f000 fe36 	bl	8008ea0 <_sbrk_r>
 8008234:	6030      	str	r0, [r6, #0]
 8008236:	4621      	mov	r1, r4
 8008238:	4628      	mov	r0, r5
 800823a:	f000 fe31 	bl	8008ea0 <_sbrk_r>
 800823e:	1c43      	adds	r3, r0, #1
 8008240:	d00a      	beq.n	8008258 <sbrk_aligned+0x34>
 8008242:	1cc4      	adds	r4, r0, #3
 8008244:	f024 0403 	bic.w	r4, r4, #3
 8008248:	42a0      	cmp	r0, r4
 800824a:	d007      	beq.n	800825c <sbrk_aligned+0x38>
 800824c:	1a21      	subs	r1, r4, r0
 800824e:	4628      	mov	r0, r5
 8008250:	f000 fe26 	bl	8008ea0 <_sbrk_r>
 8008254:	3001      	adds	r0, #1
 8008256:	d101      	bne.n	800825c <sbrk_aligned+0x38>
 8008258:	f04f 34ff 	mov.w	r4, #4294967295
 800825c:	4620      	mov	r0, r4
 800825e:	bd70      	pop	{r4, r5, r6, pc}
 8008260:	20000a30 	.word	0x20000a30

08008264 <_malloc_r>:
 8008264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008268:	1ccd      	adds	r5, r1, #3
 800826a:	f025 0503 	bic.w	r5, r5, #3
 800826e:	3508      	adds	r5, #8
 8008270:	2d0c      	cmp	r5, #12
 8008272:	bf38      	it	cc
 8008274:	250c      	movcc	r5, #12
 8008276:	2d00      	cmp	r5, #0
 8008278:	4607      	mov	r7, r0
 800827a:	db01      	blt.n	8008280 <_malloc_r+0x1c>
 800827c:	42a9      	cmp	r1, r5
 800827e:	d905      	bls.n	800828c <_malloc_r+0x28>
 8008280:	230c      	movs	r3, #12
 8008282:	603b      	str	r3, [r7, #0]
 8008284:	2600      	movs	r6, #0
 8008286:	4630      	mov	r0, r6
 8008288:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800828c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008360 <_malloc_r+0xfc>
 8008290:	f000 f868 	bl	8008364 <__malloc_lock>
 8008294:	f8d8 3000 	ldr.w	r3, [r8]
 8008298:	461c      	mov	r4, r3
 800829a:	bb5c      	cbnz	r4, 80082f4 <_malloc_r+0x90>
 800829c:	4629      	mov	r1, r5
 800829e:	4638      	mov	r0, r7
 80082a0:	f7ff ffc0 	bl	8008224 <sbrk_aligned>
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	4604      	mov	r4, r0
 80082a8:	d155      	bne.n	8008356 <_malloc_r+0xf2>
 80082aa:	f8d8 4000 	ldr.w	r4, [r8]
 80082ae:	4626      	mov	r6, r4
 80082b0:	2e00      	cmp	r6, #0
 80082b2:	d145      	bne.n	8008340 <_malloc_r+0xdc>
 80082b4:	2c00      	cmp	r4, #0
 80082b6:	d048      	beq.n	800834a <_malloc_r+0xe6>
 80082b8:	6823      	ldr	r3, [r4, #0]
 80082ba:	4631      	mov	r1, r6
 80082bc:	4638      	mov	r0, r7
 80082be:	eb04 0903 	add.w	r9, r4, r3
 80082c2:	f000 fded 	bl	8008ea0 <_sbrk_r>
 80082c6:	4581      	cmp	r9, r0
 80082c8:	d13f      	bne.n	800834a <_malloc_r+0xe6>
 80082ca:	6821      	ldr	r1, [r4, #0]
 80082cc:	1a6d      	subs	r5, r5, r1
 80082ce:	4629      	mov	r1, r5
 80082d0:	4638      	mov	r0, r7
 80082d2:	f7ff ffa7 	bl	8008224 <sbrk_aligned>
 80082d6:	3001      	adds	r0, #1
 80082d8:	d037      	beq.n	800834a <_malloc_r+0xe6>
 80082da:	6823      	ldr	r3, [r4, #0]
 80082dc:	442b      	add	r3, r5
 80082de:	6023      	str	r3, [r4, #0]
 80082e0:	f8d8 3000 	ldr.w	r3, [r8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d038      	beq.n	800835a <_malloc_r+0xf6>
 80082e8:	685a      	ldr	r2, [r3, #4]
 80082ea:	42a2      	cmp	r2, r4
 80082ec:	d12b      	bne.n	8008346 <_malloc_r+0xe2>
 80082ee:	2200      	movs	r2, #0
 80082f0:	605a      	str	r2, [r3, #4]
 80082f2:	e00f      	b.n	8008314 <_malloc_r+0xb0>
 80082f4:	6822      	ldr	r2, [r4, #0]
 80082f6:	1b52      	subs	r2, r2, r5
 80082f8:	d41f      	bmi.n	800833a <_malloc_r+0xd6>
 80082fa:	2a0b      	cmp	r2, #11
 80082fc:	d917      	bls.n	800832e <_malloc_r+0xca>
 80082fe:	1961      	adds	r1, r4, r5
 8008300:	42a3      	cmp	r3, r4
 8008302:	6025      	str	r5, [r4, #0]
 8008304:	bf18      	it	ne
 8008306:	6059      	strne	r1, [r3, #4]
 8008308:	6863      	ldr	r3, [r4, #4]
 800830a:	bf08      	it	eq
 800830c:	f8c8 1000 	streq.w	r1, [r8]
 8008310:	5162      	str	r2, [r4, r5]
 8008312:	604b      	str	r3, [r1, #4]
 8008314:	4638      	mov	r0, r7
 8008316:	f104 060b 	add.w	r6, r4, #11
 800831a:	f000 f829 	bl	8008370 <__malloc_unlock>
 800831e:	f026 0607 	bic.w	r6, r6, #7
 8008322:	1d23      	adds	r3, r4, #4
 8008324:	1af2      	subs	r2, r6, r3
 8008326:	d0ae      	beq.n	8008286 <_malloc_r+0x22>
 8008328:	1b9b      	subs	r3, r3, r6
 800832a:	50a3      	str	r3, [r4, r2]
 800832c:	e7ab      	b.n	8008286 <_malloc_r+0x22>
 800832e:	42a3      	cmp	r3, r4
 8008330:	6862      	ldr	r2, [r4, #4]
 8008332:	d1dd      	bne.n	80082f0 <_malloc_r+0x8c>
 8008334:	f8c8 2000 	str.w	r2, [r8]
 8008338:	e7ec      	b.n	8008314 <_malloc_r+0xb0>
 800833a:	4623      	mov	r3, r4
 800833c:	6864      	ldr	r4, [r4, #4]
 800833e:	e7ac      	b.n	800829a <_malloc_r+0x36>
 8008340:	4634      	mov	r4, r6
 8008342:	6876      	ldr	r6, [r6, #4]
 8008344:	e7b4      	b.n	80082b0 <_malloc_r+0x4c>
 8008346:	4613      	mov	r3, r2
 8008348:	e7cc      	b.n	80082e4 <_malloc_r+0x80>
 800834a:	230c      	movs	r3, #12
 800834c:	603b      	str	r3, [r7, #0]
 800834e:	4638      	mov	r0, r7
 8008350:	f000 f80e 	bl	8008370 <__malloc_unlock>
 8008354:	e797      	b.n	8008286 <_malloc_r+0x22>
 8008356:	6025      	str	r5, [r4, #0]
 8008358:	e7dc      	b.n	8008314 <_malloc_r+0xb0>
 800835a:	605b      	str	r3, [r3, #4]
 800835c:	deff      	udf	#255	; 0xff
 800835e:	bf00      	nop
 8008360:	20000a2c 	.word	0x20000a2c

08008364 <__malloc_lock>:
 8008364:	4801      	ldr	r0, [pc, #4]	; (800836c <__malloc_lock+0x8>)
 8008366:	f7ff b8a2 	b.w	80074ae <__retarget_lock_acquire_recursive>
 800836a:	bf00      	nop
 800836c:	20000a28 	.word	0x20000a28

08008370 <__malloc_unlock>:
 8008370:	4801      	ldr	r0, [pc, #4]	; (8008378 <__malloc_unlock+0x8>)
 8008372:	f7ff b89d 	b.w	80074b0 <__retarget_lock_release_recursive>
 8008376:	bf00      	nop
 8008378:	20000a28 	.word	0x20000a28

0800837c <_Balloc>:
 800837c:	b570      	push	{r4, r5, r6, lr}
 800837e:	69c6      	ldr	r6, [r0, #28]
 8008380:	4604      	mov	r4, r0
 8008382:	460d      	mov	r5, r1
 8008384:	b976      	cbnz	r6, 80083a4 <_Balloc+0x28>
 8008386:	2010      	movs	r0, #16
 8008388:	f7ff ff44 	bl	8008214 <malloc>
 800838c:	4602      	mov	r2, r0
 800838e:	61e0      	str	r0, [r4, #28]
 8008390:	b920      	cbnz	r0, 800839c <_Balloc+0x20>
 8008392:	4b18      	ldr	r3, [pc, #96]	; (80083f4 <_Balloc+0x78>)
 8008394:	4818      	ldr	r0, [pc, #96]	; (80083f8 <_Balloc+0x7c>)
 8008396:	216b      	movs	r1, #107	; 0x6b
 8008398:	f000 fda0 	bl	8008edc <__assert_func>
 800839c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083a0:	6006      	str	r6, [r0, #0]
 80083a2:	60c6      	str	r6, [r0, #12]
 80083a4:	69e6      	ldr	r6, [r4, #28]
 80083a6:	68f3      	ldr	r3, [r6, #12]
 80083a8:	b183      	cbz	r3, 80083cc <_Balloc+0x50>
 80083aa:	69e3      	ldr	r3, [r4, #28]
 80083ac:	68db      	ldr	r3, [r3, #12]
 80083ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80083b2:	b9b8      	cbnz	r0, 80083e4 <_Balloc+0x68>
 80083b4:	2101      	movs	r1, #1
 80083b6:	fa01 f605 	lsl.w	r6, r1, r5
 80083ba:	1d72      	adds	r2, r6, #5
 80083bc:	0092      	lsls	r2, r2, #2
 80083be:	4620      	mov	r0, r4
 80083c0:	f000 fdaa 	bl	8008f18 <_calloc_r>
 80083c4:	b160      	cbz	r0, 80083e0 <_Balloc+0x64>
 80083c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083ca:	e00e      	b.n	80083ea <_Balloc+0x6e>
 80083cc:	2221      	movs	r2, #33	; 0x21
 80083ce:	2104      	movs	r1, #4
 80083d0:	4620      	mov	r0, r4
 80083d2:	f000 fda1 	bl	8008f18 <_calloc_r>
 80083d6:	69e3      	ldr	r3, [r4, #28]
 80083d8:	60f0      	str	r0, [r6, #12]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d1e4      	bne.n	80083aa <_Balloc+0x2e>
 80083e0:	2000      	movs	r0, #0
 80083e2:	bd70      	pop	{r4, r5, r6, pc}
 80083e4:	6802      	ldr	r2, [r0, #0]
 80083e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80083ea:	2300      	movs	r3, #0
 80083ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083f0:	e7f7      	b.n	80083e2 <_Balloc+0x66>
 80083f2:	bf00      	nop
 80083f4:	08009d75 	.word	0x08009d75
 80083f8:	08009df5 	.word	0x08009df5

080083fc <_Bfree>:
 80083fc:	b570      	push	{r4, r5, r6, lr}
 80083fe:	69c6      	ldr	r6, [r0, #28]
 8008400:	4605      	mov	r5, r0
 8008402:	460c      	mov	r4, r1
 8008404:	b976      	cbnz	r6, 8008424 <_Bfree+0x28>
 8008406:	2010      	movs	r0, #16
 8008408:	f7ff ff04 	bl	8008214 <malloc>
 800840c:	4602      	mov	r2, r0
 800840e:	61e8      	str	r0, [r5, #28]
 8008410:	b920      	cbnz	r0, 800841c <_Bfree+0x20>
 8008412:	4b09      	ldr	r3, [pc, #36]	; (8008438 <_Bfree+0x3c>)
 8008414:	4809      	ldr	r0, [pc, #36]	; (800843c <_Bfree+0x40>)
 8008416:	218f      	movs	r1, #143	; 0x8f
 8008418:	f000 fd60 	bl	8008edc <__assert_func>
 800841c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008420:	6006      	str	r6, [r0, #0]
 8008422:	60c6      	str	r6, [r0, #12]
 8008424:	b13c      	cbz	r4, 8008436 <_Bfree+0x3a>
 8008426:	69eb      	ldr	r3, [r5, #28]
 8008428:	6862      	ldr	r2, [r4, #4]
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008430:	6021      	str	r1, [r4, #0]
 8008432:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008436:	bd70      	pop	{r4, r5, r6, pc}
 8008438:	08009d75 	.word	0x08009d75
 800843c:	08009df5 	.word	0x08009df5

08008440 <__multadd>:
 8008440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008444:	690d      	ldr	r5, [r1, #16]
 8008446:	4607      	mov	r7, r0
 8008448:	460c      	mov	r4, r1
 800844a:	461e      	mov	r6, r3
 800844c:	f101 0c14 	add.w	ip, r1, #20
 8008450:	2000      	movs	r0, #0
 8008452:	f8dc 3000 	ldr.w	r3, [ip]
 8008456:	b299      	uxth	r1, r3
 8008458:	fb02 6101 	mla	r1, r2, r1, r6
 800845c:	0c1e      	lsrs	r6, r3, #16
 800845e:	0c0b      	lsrs	r3, r1, #16
 8008460:	fb02 3306 	mla	r3, r2, r6, r3
 8008464:	b289      	uxth	r1, r1
 8008466:	3001      	adds	r0, #1
 8008468:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800846c:	4285      	cmp	r5, r0
 800846e:	f84c 1b04 	str.w	r1, [ip], #4
 8008472:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008476:	dcec      	bgt.n	8008452 <__multadd+0x12>
 8008478:	b30e      	cbz	r6, 80084be <__multadd+0x7e>
 800847a:	68a3      	ldr	r3, [r4, #8]
 800847c:	42ab      	cmp	r3, r5
 800847e:	dc19      	bgt.n	80084b4 <__multadd+0x74>
 8008480:	6861      	ldr	r1, [r4, #4]
 8008482:	4638      	mov	r0, r7
 8008484:	3101      	adds	r1, #1
 8008486:	f7ff ff79 	bl	800837c <_Balloc>
 800848a:	4680      	mov	r8, r0
 800848c:	b928      	cbnz	r0, 800849a <__multadd+0x5a>
 800848e:	4602      	mov	r2, r0
 8008490:	4b0c      	ldr	r3, [pc, #48]	; (80084c4 <__multadd+0x84>)
 8008492:	480d      	ldr	r0, [pc, #52]	; (80084c8 <__multadd+0x88>)
 8008494:	21ba      	movs	r1, #186	; 0xba
 8008496:	f000 fd21 	bl	8008edc <__assert_func>
 800849a:	6922      	ldr	r2, [r4, #16]
 800849c:	3202      	adds	r2, #2
 800849e:	f104 010c 	add.w	r1, r4, #12
 80084a2:	0092      	lsls	r2, r2, #2
 80084a4:	300c      	adds	r0, #12
 80084a6:	f000 fd0b 	bl	8008ec0 <memcpy>
 80084aa:	4621      	mov	r1, r4
 80084ac:	4638      	mov	r0, r7
 80084ae:	f7ff ffa5 	bl	80083fc <_Bfree>
 80084b2:	4644      	mov	r4, r8
 80084b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80084b8:	3501      	adds	r5, #1
 80084ba:	615e      	str	r6, [r3, #20]
 80084bc:	6125      	str	r5, [r4, #16]
 80084be:	4620      	mov	r0, r4
 80084c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084c4:	08009de4 	.word	0x08009de4
 80084c8:	08009df5 	.word	0x08009df5

080084cc <__hi0bits>:
 80084cc:	0c02      	lsrs	r2, r0, #16
 80084ce:	0412      	lsls	r2, r2, #16
 80084d0:	4603      	mov	r3, r0
 80084d2:	b9ca      	cbnz	r2, 8008508 <__hi0bits+0x3c>
 80084d4:	0403      	lsls	r3, r0, #16
 80084d6:	2010      	movs	r0, #16
 80084d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80084dc:	bf04      	itt	eq
 80084de:	021b      	lsleq	r3, r3, #8
 80084e0:	3008      	addeq	r0, #8
 80084e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80084e6:	bf04      	itt	eq
 80084e8:	011b      	lsleq	r3, r3, #4
 80084ea:	3004      	addeq	r0, #4
 80084ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80084f0:	bf04      	itt	eq
 80084f2:	009b      	lsleq	r3, r3, #2
 80084f4:	3002      	addeq	r0, #2
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	db05      	blt.n	8008506 <__hi0bits+0x3a>
 80084fa:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80084fe:	f100 0001 	add.w	r0, r0, #1
 8008502:	bf08      	it	eq
 8008504:	2020      	moveq	r0, #32
 8008506:	4770      	bx	lr
 8008508:	2000      	movs	r0, #0
 800850a:	e7e5      	b.n	80084d8 <__hi0bits+0xc>

0800850c <__lo0bits>:
 800850c:	6803      	ldr	r3, [r0, #0]
 800850e:	4602      	mov	r2, r0
 8008510:	f013 0007 	ands.w	r0, r3, #7
 8008514:	d00b      	beq.n	800852e <__lo0bits+0x22>
 8008516:	07d9      	lsls	r1, r3, #31
 8008518:	d421      	bmi.n	800855e <__lo0bits+0x52>
 800851a:	0798      	lsls	r0, r3, #30
 800851c:	bf49      	itett	mi
 800851e:	085b      	lsrmi	r3, r3, #1
 8008520:	089b      	lsrpl	r3, r3, #2
 8008522:	2001      	movmi	r0, #1
 8008524:	6013      	strmi	r3, [r2, #0]
 8008526:	bf5c      	itt	pl
 8008528:	6013      	strpl	r3, [r2, #0]
 800852a:	2002      	movpl	r0, #2
 800852c:	4770      	bx	lr
 800852e:	b299      	uxth	r1, r3
 8008530:	b909      	cbnz	r1, 8008536 <__lo0bits+0x2a>
 8008532:	0c1b      	lsrs	r3, r3, #16
 8008534:	2010      	movs	r0, #16
 8008536:	b2d9      	uxtb	r1, r3
 8008538:	b909      	cbnz	r1, 800853e <__lo0bits+0x32>
 800853a:	3008      	adds	r0, #8
 800853c:	0a1b      	lsrs	r3, r3, #8
 800853e:	0719      	lsls	r1, r3, #28
 8008540:	bf04      	itt	eq
 8008542:	091b      	lsreq	r3, r3, #4
 8008544:	3004      	addeq	r0, #4
 8008546:	0799      	lsls	r1, r3, #30
 8008548:	bf04      	itt	eq
 800854a:	089b      	lsreq	r3, r3, #2
 800854c:	3002      	addeq	r0, #2
 800854e:	07d9      	lsls	r1, r3, #31
 8008550:	d403      	bmi.n	800855a <__lo0bits+0x4e>
 8008552:	085b      	lsrs	r3, r3, #1
 8008554:	f100 0001 	add.w	r0, r0, #1
 8008558:	d003      	beq.n	8008562 <__lo0bits+0x56>
 800855a:	6013      	str	r3, [r2, #0]
 800855c:	4770      	bx	lr
 800855e:	2000      	movs	r0, #0
 8008560:	4770      	bx	lr
 8008562:	2020      	movs	r0, #32
 8008564:	4770      	bx	lr
	...

08008568 <__i2b>:
 8008568:	b510      	push	{r4, lr}
 800856a:	460c      	mov	r4, r1
 800856c:	2101      	movs	r1, #1
 800856e:	f7ff ff05 	bl	800837c <_Balloc>
 8008572:	4602      	mov	r2, r0
 8008574:	b928      	cbnz	r0, 8008582 <__i2b+0x1a>
 8008576:	4b05      	ldr	r3, [pc, #20]	; (800858c <__i2b+0x24>)
 8008578:	4805      	ldr	r0, [pc, #20]	; (8008590 <__i2b+0x28>)
 800857a:	f240 1145 	movw	r1, #325	; 0x145
 800857e:	f000 fcad 	bl	8008edc <__assert_func>
 8008582:	2301      	movs	r3, #1
 8008584:	6144      	str	r4, [r0, #20]
 8008586:	6103      	str	r3, [r0, #16]
 8008588:	bd10      	pop	{r4, pc}
 800858a:	bf00      	nop
 800858c:	08009de4 	.word	0x08009de4
 8008590:	08009df5 	.word	0x08009df5

08008594 <__multiply>:
 8008594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008598:	4691      	mov	r9, r2
 800859a:	690a      	ldr	r2, [r1, #16]
 800859c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80085a0:	429a      	cmp	r2, r3
 80085a2:	bfb8      	it	lt
 80085a4:	460b      	movlt	r3, r1
 80085a6:	460c      	mov	r4, r1
 80085a8:	bfbc      	itt	lt
 80085aa:	464c      	movlt	r4, r9
 80085ac:	4699      	movlt	r9, r3
 80085ae:	6927      	ldr	r7, [r4, #16]
 80085b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80085b4:	68a3      	ldr	r3, [r4, #8]
 80085b6:	6861      	ldr	r1, [r4, #4]
 80085b8:	eb07 060a 	add.w	r6, r7, sl
 80085bc:	42b3      	cmp	r3, r6
 80085be:	b085      	sub	sp, #20
 80085c0:	bfb8      	it	lt
 80085c2:	3101      	addlt	r1, #1
 80085c4:	f7ff feda 	bl	800837c <_Balloc>
 80085c8:	b930      	cbnz	r0, 80085d8 <__multiply+0x44>
 80085ca:	4602      	mov	r2, r0
 80085cc:	4b44      	ldr	r3, [pc, #272]	; (80086e0 <__multiply+0x14c>)
 80085ce:	4845      	ldr	r0, [pc, #276]	; (80086e4 <__multiply+0x150>)
 80085d0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80085d4:	f000 fc82 	bl	8008edc <__assert_func>
 80085d8:	f100 0514 	add.w	r5, r0, #20
 80085dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80085e0:	462b      	mov	r3, r5
 80085e2:	2200      	movs	r2, #0
 80085e4:	4543      	cmp	r3, r8
 80085e6:	d321      	bcc.n	800862c <__multiply+0x98>
 80085e8:	f104 0314 	add.w	r3, r4, #20
 80085ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80085f0:	f109 0314 	add.w	r3, r9, #20
 80085f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80085f8:	9202      	str	r2, [sp, #8]
 80085fa:	1b3a      	subs	r2, r7, r4
 80085fc:	3a15      	subs	r2, #21
 80085fe:	f022 0203 	bic.w	r2, r2, #3
 8008602:	3204      	adds	r2, #4
 8008604:	f104 0115 	add.w	r1, r4, #21
 8008608:	428f      	cmp	r7, r1
 800860a:	bf38      	it	cc
 800860c:	2204      	movcc	r2, #4
 800860e:	9201      	str	r2, [sp, #4]
 8008610:	9a02      	ldr	r2, [sp, #8]
 8008612:	9303      	str	r3, [sp, #12]
 8008614:	429a      	cmp	r2, r3
 8008616:	d80c      	bhi.n	8008632 <__multiply+0x9e>
 8008618:	2e00      	cmp	r6, #0
 800861a:	dd03      	ble.n	8008624 <__multiply+0x90>
 800861c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008620:	2b00      	cmp	r3, #0
 8008622:	d05a      	beq.n	80086da <__multiply+0x146>
 8008624:	6106      	str	r6, [r0, #16]
 8008626:	b005      	add	sp, #20
 8008628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800862c:	f843 2b04 	str.w	r2, [r3], #4
 8008630:	e7d8      	b.n	80085e4 <__multiply+0x50>
 8008632:	f8b3 a000 	ldrh.w	sl, [r3]
 8008636:	f1ba 0f00 	cmp.w	sl, #0
 800863a:	d023      	beq.n	8008684 <__multiply+0xf0>
 800863c:	f104 0e14 	add.w	lr, r4, #20
 8008640:	46a9      	mov	r9, r5
 8008642:	f04f 0c00 	mov.w	ip, #0
 8008646:	f85e 2b04 	ldr.w	r2, [lr], #4
 800864a:	f8d9 1000 	ldr.w	r1, [r9]
 800864e:	fa1f fb82 	uxth.w	fp, r2
 8008652:	b289      	uxth	r1, r1
 8008654:	fb0a 110b 	mla	r1, sl, fp, r1
 8008658:	4461      	add	r1, ip
 800865a:	f8d9 c000 	ldr.w	ip, [r9]
 800865e:	0c12      	lsrs	r2, r2, #16
 8008660:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008664:	fb0a c202 	mla	r2, sl, r2, ip
 8008668:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800866c:	b289      	uxth	r1, r1
 800866e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008672:	4577      	cmp	r7, lr
 8008674:	f849 1b04 	str.w	r1, [r9], #4
 8008678:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800867c:	d8e3      	bhi.n	8008646 <__multiply+0xb2>
 800867e:	9a01      	ldr	r2, [sp, #4]
 8008680:	f845 c002 	str.w	ip, [r5, r2]
 8008684:	9a03      	ldr	r2, [sp, #12]
 8008686:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800868a:	3304      	adds	r3, #4
 800868c:	f1b9 0f00 	cmp.w	r9, #0
 8008690:	d021      	beq.n	80086d6 <__multiply+0x142>
 8008692:	6829      	ldr	r1, [r5, #0]
 8008694:	f104 0c14 	add.w	ip, r4, #20
 8008698:	46ae      	mov	lr, r5
 800869a:	f04f 0a00 	mov.w	sl, #0
 800869e:	f8bc b000 	ldrh.w	fp, [ip]
 80086a2:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80086a6:	fb09 220b 	mla	r2, r9, fp, r2
 80086aa:	4452      	add	r2, sl
 80086ac:	b289      	uxth	r1, r1
 80086ae:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80086b2:	f84e 1b04 	str.w	r1, [lr], #4
 80086b6:	f85c 1b04 	ldr.w	r1, [ip], #4
 80086ba:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086be:	f8be 1000 	ldrh.w	r1, [lr]
 80086c2:	fb09 110a 	mla	r1, r9, sl, r1
 80086c6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80086ca:	4567      	cmp	r7, ip
 80086cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086d0:	d8e5      	bhi.n	800869e <__multiply+0x10a>
 80086d2:	9a01      	ldr	r2, [sp, #4]
 80086d4:	50a9      	str	r1, [r5, r2]
 80086d6:	3504      	adds	r5, #4
 80086d8:	e79a      	b.n	8008610 <__multiply+0x7c>
 80086da:	3e01      	subs	r6, #1
 80086dc:	e79c      	b.n	8008618 <__multiply+0x84>
 80086de:	bf00      	nop
 80086e0:	08009de4 	.word	0x08009de4
 80086e4:	08009df5 	.word	0x08009df5

080086e8 <__pow5mult>:
 80086e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086ec:	4615      	mov	r5, r2
 80086ee:	f012 0203 	ands.w	r2, r2, #3
 80086f2:	4606      	mov	r6, r0
 80086f4:	460f      	mov	r7, r1
 80086f6:	d007      	beq.n	8008708 <__pow5mult+0x20>
 80086f8:	4c25      	ldr	r4, [pc, #148]	; (8008790 <__pow5mult+0xa8>)
 80086fa:	3a01      	subs	r2, #1
 80086fc:	2300      	movs	r3, #0
 80086fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008702:	f7ff fe9d 	bl	8008440 <__multadd>
 8008706:	4607      	mov	r7, r0
 8008708:	10ad      	asrs	r5, r5, #2
 800870a:	d03d      	beq.n	8008788 <__pow5mult+0xa0>
 800870c:	69f4      	ldr	r4, [r6, #28]
 800870e:	b97c      	cbnz	r4, 8008730 <__pow5mult+0x48>
 8008710:	2010      	movs	r0, #16
 8008712:	f7ff fd7f 	bl	8008214 <malloc>
 8008716:	4602      	mov	r2, r0
 8008718:	61f0      	str	r0, [r6, #28]
 800871a:	b928      	cbnz	r0, 8008728 <__pow5mult+0x40>
 800871c:	4b1d      	ldr	r3, [pc, #116]	; (8008794 <__pow5mult+0xac>)
 800871e:	481e      	ldr	r0, [pc, #120]	; (8008798 <__pow5mult+0xb0>)
 8008720:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008724:	f000 fbda 	bl	8008edc <__assert_func>
 8008728:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800872c:	6004      	str	r4, [r0, #0]
 800872e:	60c4      	str	r4, [r0, #12]
 8008730:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008734:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008738:	b94c      	cbnz	r4, 800874e <__pow5mult+0x66>
 800873a:	f240 2171 	movw	r1, #625	; 0x271
 800873e:	4630      	mov	r0, r6
 8008740:	f7ff ff12 	bl	8008568 <__i2b>
 8008744:	2300      	movs	r3, #0
 8008746:	f8c8 0008 	str.w	r0, [r8, #8]
 800874a:	4604      	mov	r4, r0
 800874c:	6003      	str	r3, [r0, #0]
 800874e:	f04f 0900 	mov.w	r9, #0
 8008752:	07eb      	lsls	r3, r5, #31
 8008754:	d50a      	bpl.n	800876c <__pow5mult+0x84>
 8008756:	4639      	mov	r1, r7
 8008758:	4622      	mov	r2, r4
 800875a:	4630      	mov	r0, r6
 800875c:	f7ff ff1a 	bl	8008594 <__multiply>
 8008760:	4639      	mov	r1, r7
 8008762:	4680      	mov	r8, r0
 8008764:	4630      	mov	r0, r6
 8008766:	f7ff fe49 	bl	80083fc <_Bfree>
 800876a:	4647      	mov	r7, r8
 800876c:	106d      	asrs	r5, r5, #1
 800876e:	d00b      	beq.n	8008788 <__pow5mult+0xa0>
 8008770:	6820      	ldr	r0, [r4, #0]
 8008772:	b938      	cbnz	r0, 8008784 <__pow5mult+0x9c>
 8008774:	4622      	mov	r2, r4
 8008776:	4621      	mov	r1, r4
 8008778:	4630      	mov	r0, r6
 800877a:	f7ff ff0b 	bl	8008594 <__multiply>
 800877e:	6020      	str	r0, [r4, #0]
 8008780:	f8c0 9000 	str.w	r9, [r0]
 8008784:	4604      	mov	r4, r0
 8008786:	e7e4      	b.n	8008752 <__pow5mult+0x6a>
 8008788:	4638      	mov	r0, r7
 800878a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800878e:	bf00      	nop
 8008790:	08009f40 	.word	0x08009f40
 8008794:	08009d75 	.word	0x08009d75
 8008798:	08009df5 	.word	0x08009df5

0800879c <__lshift>:
 800879c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087a0:	460c      	mov	r4, r1
 80087a2:	6849      	ldr	r1, [r1, #4]
 80087a4:	6923      	ldr	r3, [r4, #16]
 80087a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087aa:	68a3      	ldr	r3, [r4, #8]
 80087ac:	4607      	mov	r7, r0
 80087ae:	4691      	mov	r9, r2
 80087b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087b4:	f108 0601 	add.w	r6, r8, #1
 80087b8:	42b3      	cmp	r3, r6
 80087ba:	db0b      	blt.n	80087d4 <__lshift+0x38>
 80087bc:	4638      	mov	r0, r7
 80087be:	f7ff fddd 	bl	800837c <_Balloc>
 80087c2:	4605      	mov	r5, r0
 80087c4:	b948      	cbnz	r0, 80087da <__lshift+0x3e>
 80087c6:	4602      	mov	r2, r0
 80087c8:	4b28      	ldr	r3, [pc, #160]	; (800886c <__lshift+0xd0>)
 80087ca:	4829      	ldr	r0, [pc, #164]	; (8008870 <__lshift+0xd4>)
 80087cc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80087d0:	f000 fb84 	bl	8008edc <__assert_func>
 80087d4:	3101      	adds	r1, #1
 80087d6:	005b      	lsls	r3, r3, #1
 80087d8:	e7ee      	b.n	80087b8 <__lshift+0x1c>
 80087da:	2300      	movs	r3, #0
 80087dc:	f100 0114 	add.w	r1, r0, #20
 80087e0:	f100 0210 	add.w	r2, r0, #16
 80087e4:	4618      	mov	r0, r3
 80087e6:	4553      	cmp	r3, sl
 80087e8:	db33      	blt.n	8008852 <__lshift+0xb6>
 80087ea:	6920      	ldr	r0, [r4, #16]
 80087ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80087f0:	f104 0314 	add.w	r3, r4, #20
 80087f4:	f019 091f 	ands.w	r9, r9, #31
 80087f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80087fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008800:	d02b      	beq.n	800885a <__lshift+0xbe>
 8008802:	f1c9 0e20 	rsb	lr, r9, #32
 8008806:	468a      	mov	sl, r1
 8008808:	2200      	movs	r2, #0
 800880a:	6818      	ldr	r0, [r3, #0]
 800880c:	fa00 f009 	lsl.w	r0, r0, r9
 8008810:	4310      	orrs	r0, r2
 8008812:	f84a 0b04 	str.w	r0, [sl], #4
 8008816:	f853 2b04 	ldr.w	r2, [r3], #4
 800881a:	459c      	cmp	ip, r3
 800881c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008820:	d8f3      	bhi.n	800880a <__lshift+0x6e>
 8008822:	ebac 0304 	sub.w	r3, ip, r4
 8008826:	3b15      	subs	r3, #21
 8008828:	f023 0303 	bic.w	r3, r3, #3
 800882c:	3304      	adds	r3, #4
 800882e:	f104 0015 	add.w	r0, r4, #21
 8008832:	4584      	cmp	ip, r0
 8008834:	bf38      	it	cc
 8008836:	2304      	movcc	r3, #4
 8008838:	50ca      	str	r2, [r1, r3]
 800883a:	b10a      	cbz	r2, 8008840 <__lshift+0xa4>
 800883c:	f108 0602 	add.w	r6, r8, #2
 8008840:	3e01      	subs	r6, #1
 8008842:	4638      	mov	r0, r7
 8008844:	612e      	str	r6, [r5, #16]
 8008846:	4621      	mov	r1, r4
 8008848:	f7ff fdd8 	bl	80083fc <_Bfree>
 800884c:	4628      	mov	r0, r5
 800884e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008852:	f842 0f04 	str.w	r0, [r2, #4]!
 8008856:	3301      	adds	r3, #1
 8008858:	e7c5      	b.n	80087e6 <__lshift+0x4a>
 800885a:	3904      	subs	r1, #4
 800885c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008860:	f841 2f04 	str.w	r2, [r1, #4]!
 8008864:	459c      	cmp	ip, r3
 8008866:	d8f9      	bhi.n	800885c <__lshift+0xc0>
 8008868:	e7ea      	b.n	8008840 <__lshift+0xa4>
 800886a:	bf00      	nop
 800886c:	08009de4 	.word	0x08009de4
 8008870:	08009df5 	.word	0x08009df5

08008874 <__mcmp>:
 8008874:	690a      	ldr	r2, [r1, #16]
 8008876:	4603      	mov	r3, r0
 8008878:	6900      	ldr	r0, [r0, #16]
 800887a:	1a80      	subs	r0, r0, r2
 800887c:	b530      	push	{r4, r5, lr}
 800887e:	d10d      	bne.n	800889c <__mcmp+0x28>
 8008880:	3314      	adds	r3, #20
 8008882:	3114      	adds	r1, #20
 8008884:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008888:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800888c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008890:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008894:	4295      	cmp	r5, r2
 8008896:	d002      	beq.n	800889e <__mcmp+0x2a>
 8008898:	d304      	bcc.n	80088a4 <__mcmp+0x30>
 800889a:	2001      	movs	r0, #1
 800889c:	bd30      	pop	{r4, r5, pc}
 800889e:	42a3      	cmp	r3, r4
 80088a0:	d3f4      	bcc.n	800888c <__mcmp+0x18>
 80088a2:	e7fb      	b.n	800889c <__mcmp+0x28>
 80088a4:	f04f 30ff 	mov.w	r0, #4294967295
 80088a8:	e7f8      	b.n	800889c <__mcmp+0x28>
	...

080088ac <__mdiff>:
 80088ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b0:	460d      	mov	r5, r1
 80088b2:	4607      	mov	r7, r0
 80088b4:	4611      	mov	r1, r2
 80088b6:	4628      	mov	r0, r5
 80088b8:	4614      	mov	r4, r2
 80088ba:	f7ff ffdb 	bl	8008874 <__mcmp>
 80088be:	1e06      	subs	r6, r0, #0
 80088c0:	d111      	bne.n	80088e6 <__mdiff+0x3a>
 80088c2:	4631      	mov	r1, r6
 80088c4:	4638      	mov	r0, r7
 80088c6:	f7ff fd59 	bl	800837c <_Balloc>
 80088ca:	4602      	mov	r2, r0
 80088cc:	b928      	cbnz	r0, 80088da <__mdiff+0x2e>
 80088ce:	4b39      	ldr	r3, [pc, #228]	; (80089b4 <__mdiff+0x108>)
 80088d0:	f240 2137 	movw	r1, #567	; 0x237
 80088d4:	4838      	ldr	r0, [pc, #224]	; (80089b8 <__mdiff+0x10c>)
 80088d6:	f000 fb01 	bl	8008edc <__assert_func>
 80088da:	2301      	movs	r3, #1
 80088dc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80088e0:	4610      	mov	r0, r2
 80088e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e6:	bfa4      	itt	ge
 80088e8:	4623      	movge	r3, r4
 80088ea:	462c      	movge	r4, r5
 80088ec:	4638      	mov	r0, r7
 80088ee:	6861      	ldr	r1, [r4, #4]
 80088f0:	bfa6      	itte	ge
 80088f2:	461d      	movge	r5, r3
 80088f4:	2600      	movge	r6, #0
 80088f6:	2601      	movlt	r6, #1
 80088f8:	f7ff fd40 	bl	800837c <_Balloc>
 80088fc:	4602      	mov	r2, r0
 80088fe:	b918      	cbnz	r0, 8008908 <__mdiff+0x5c>
 8008900:	4b2c      	ldr	r3, [pc, #176]	; (80089b4 <__mdiff+0x108>)
 8008902:	f240 2145 	movw	r1, #581	; 0x245
 8008906:	e7e5      	b.n	80088d4 <__mdiff+0x28>
 8008908:	6927      	ldr	r7, [r4, #16]
 800890a:	60c6      	str	r6, [r0, #12]
 800890c:	692e      	ldr	r6, [r5, #16]
 800890e:	f104 0014 	add.w	r0, r4, #20
 8008912:	f105 0914 	add.w	r9, r5, #20
 8008916:	f102 0e14 	add.w	lr, r2, #20
 800891a:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800891e:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008922:	3410      	adds	r4, #16
 8008924:	46f2      	mov	sl, lr
 8008926:	2100      	movs	r1, #0
 8008928:	f859 3b04 	ldr.w	r3, [r9], #4
 800892c:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008930:	fa11 f88b 	uxtah	r8, r1, fp
 8008934:	b299      	uxth	r1, r3
 8008936:	0c1b      	lsrs	r3, r3, #16
 8008938:	eba8 0801 	sub.w	r8, r8, r1
 800893c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008940:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008944:	fa1f f888 	uxth.w	r8, r8
 8008948:	1419      	asrs	r1, r3, #16
 800894a:	454e      	cmp	r6, r9
 800894c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008950:	f84a 3b04 	str.w	r3, [sl], #4
 8008954:	d8e8      	bhi.n	8008928 <__mdiff+0x7c>
 8008956:	1b73      	subs	r3, r6, r5
 8008958:	3b15      	subs	r3, #21
 800895a:	f023 0303 	bic.w	r3, r3, #3
 800895e:	3304      	adds	r3, #4
 8008960:	3515      	adds	r5, #21
 8008962:	42ae      	cmp	r6, r5
 8008964:	bf38      	it	cc
 8008966:	2304      	movcc	r3, #4
 8008968:	4418      	add	r0, r3
 800896a:	4473      	add	r3, lr
 800896c:	469e      	mov	lr, r3
 800896e:	4606      	mov	r6, r0
 8008970:	4566      	cmp	r6, ip
 8008972:	d30e      	bcc.n	8008992 <__mdiff+0xe6>
 8008974:	f10c 0103 	add.w	r1, ip, #3
 8008978:	1a09      	subs	r1, r1, r0
 800897a:	f021 0103 	bic.w	r1, r1, #3
 800897e:	3803      	subs	r0, #3
 8008980:	4584      	cmp	ip, r0
 8008982:	bf38      	it	cc
 8008984:	2100      	movcc	r1, #0
 8008986:	440b      	add	r3, r1
 8008988:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800898c:	b179      	cbz	r1, 80089ae <__mdiff+0x102>
 800898e:	6117      	str	r7, [r2, #16]
 8008990:	e7a6      	b.n	80088e0 <__mdiff+0x34>
 8008992:	f856 8b04 	ldr.w	r8, [r6], #4
 8008996:	fa11 f488 	uxtah	r4, r1, r8
 800899a:	1425      	asrs	r5, r4, #16
 800899c:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 80089a0:	b2a4      	uxth	r4, r4
 80089a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80089a6:	f84e 4b04 	str.w	r4, [lr], #4
 80089aa:	1429      	asrs	r1, r5, #16
 80089ac:	e7e0      	b.n	8008970 <__mdiff+0xc4>
 80089ae:	3f01      	subs	r7, #1
 80089b0:	e7ea      	b.n	8008988 <__mdiff+0xdc>
 80089b2:	bf00      	nop
 80089b4:	08009de4 	.word	0x08009de4
 80089b8:	08009df5 	.word	0x08009df5

080089bc <__d2b>:
 80089bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089be:	2101      	movs	r1, #1
 80089c0:	9e08      	ldr	r6, [sp, #32]
 80089c2:	4617      	mov	r7, r2
 80089c4:	461c      	mov	r4, r3
 80089c6:	f7ff fcd9 	bl	800837c <_Balloc>
 80089ca:	4605      	mov	r5, r0
 80089cc:	b930      	cbnz	r0, 80089dc <__d2b+0x20>
 80089ce:	4602      	mov	r2, r0
 80089d0:	4b23      	ldr	r3, [pc, #140]	; (8008a60 <__d2b+0xa4>)
 80089d2:	4824      	ldr	r0, [pc, #144]	; (8008a64 <__d2b+0xa8>)
 80089d4:	f240 310f 	movw	r1, #783	; 0x30f
 80089d8:	f000 fa80 	bl	8008edc <__assert_func>
 80089dc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80089e0:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80089e4:	bb24      	cbnz	r4, 8008a30 <__d2b+0x74>
 80089e6:	2f00      	cmp	r7, #0
 80089e8:	9301      	str	r3, [sp, #4]
 80089ea:	d026      	beq.n	8008a3a <__d2b+0x7e>
 80089ec:	4668      	mov	r0, sp
 80089ee:	9700      	str	r7, [sp, #0]
 80089f0:	f7ff fd8c 	bl	800850c <__lo0bits>
 80089f4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80089f8:	b1e8      	cbz	r0, 8008a36 <__d2b+0x7a>
 80089fa:	f1c0 0320 	rsb	r3, r0, #32
 80089fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008a02:	430b      	orrs	r3, r1
 8008a04:	40c2      	lsrs	r2, r0
 8008a06:	616b      	str	r3, [r5, #20]
 8008a08:	9201      	str	r2, [sp, #4]
 8008a0a:	9b01      	ldr	r3, [sp, #4]
 8008a0c:	61ab      	str	r3, [r5, #24]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	bf14      	ite	ne
 8008a12:	2102      	movne	r1, #2
 8008a14:	2101      	moveq	r1, #1
 8008a16:	6129      	str	r1, [r5, #16]
 8008a18:	b1bc      	cbz	r4, 8008a4a <__d2b+0x8e>
 8008a1a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008a1e:	4404      	add	r4, r0
 8008a20:	6034      	str	r4, [r6, #0]
 8008a22:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a28:	6018      	str	r0, [r3, #0]
 8008a2a:	4628      	mov	r0, r5
 8008a2c:	b003      	add	sp, #12
 8008a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a34:	e7d7      	b.n	80089e6 <__d2b+0x2a>
 8008a36:	6169      	str	r1, [r5, #20]
 8008a38:	e7e7      	b.n	8008a0a <__d2b+0x4e>
 8008a3a:	a801      	add	r0, sp, #4
 8008a3c:	f7ff fd66 	bl	800850c <__lo0bits>
 8008a40:	9b01      	ldr	r3, [sp, #4]
 8008a42:	616b      	str	r3, [r5, #20]
 8008a44:	3020      	adds	r0, #32
 8008a46:	2101      	movs	r1, #1
 8008a48:	e7e5      	b.n	8008a16 <__d2b+0x5a>
 8008a4a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8008a4e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008a52:	6030      	str	r0, [r6, #0]
 8008a54:	6918      	ldr	r0, [r3, #16]
 8008a56:	f7ff fd39 	bl	80084cc <__hi0bits>
 8008a5a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008a5e:	e7e2      	b.n	8008a26 <__d2b+0x6a>
 8008a60:	08009de4 	.word	0x08009de4
 8008a64:	08009df5 	.word	0x08009df5

08008a68 <__ssputs_r>:
 8008a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a6c:	688e      	ldr	r6, [r1, #8]
 8008a6e:	461f      	mov	r7, r3
 8008a70:	42be      	cmp	r6, r7
 8008a72:	680b      	ldr	r3, [r1, #0]
 8008a74:	4682      	mov	sl, r0
 8008a76:	460c      	mov	r4, r1
 8008a78:	4690      	mov	r8, r2
 8008a7a:	d82c      	bhi.n	8008ad6 <__ssputs_r+0x6e>
 8008a7c:	898a      	ldrh	r2, [r1, #12]
 8008a7e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a82:	d026      	beq.n	8008ad2 <__ssputs_r+0x6a>
 8008a84:	6965      	ldr	r5, [r4, #20]
 8008a86:	6909      	ldr	r1, [r1, #16]
 8008a88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a8c:	eba3 0901 	sub.w	r9, r3, r1
 8008a90:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a94:	1c7b      	adds	r3, r7, #1
 8008a96:	444b      	add	r3, r9
 8008a98:	106d      	asrs	r5, r5, #1
 8008a9a:	429d      	cmp	r5, r3
 8008a9c:	bf38      	it	cc
 8008a9e:	461d      	movcc	r5, r3
 8008aa0:	0553      	lsls	r3, r2, #21
 8008aa2:	d527      	bpl.n	8008af4 <__ssputs_r+0x8c>
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	f7ff fbdd 	bl	8008264 <_malloc_r>
 8008aaa:	4606      	mov	r6, r0
 8008aac:	b360      	cbz	r0, 8008b08 <__ssputs_r+0xa0>
 8008aae:	6921      	ldr	r1, [r4, #16]
 8008ab0:	464a      	mov	r2, r9
 8008ab2:	f000 fa05 	bl	8008ec0 <memcpy>
 8008ab6:	89a3      	ldrh	r3, [r4, #12]
 8008ab8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008abc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ac0:	81a3      	strh	r3, [r4, #12]
 8008ac2:	6126      	str	r6, [r4, #16]
 8008ac4:	6165      	str	r5, [r4, #20]
 8008ac6:	444e      	add	r6, r9
 8008ac8:	eba5 0509 	sub.w	r5, r5, r9
 8008acc:	6026      	str	r6, [r4, #0]
 8008ace:	60a5      	str	r5, [r4, #8]
 8008ad0:	463e      	mov	r6, r7
 8008ad2:	42be      	cmp	r6, r7
 8008ad4:	d900      	bls.n	8008ad8 <__ssputs_r+0x70>
 8008ad6:	463e      	mov	r6, r7
 8008ad8:	6820      	ldr	r0, [r4, #0]
 8008ada:	4632      	mov	r2, r6
 8008adc:	4641      	mov	r1, r8
 8008ade:	f000 f9c5 	bl	8008e6c <memmove>
 8008ae2:	68a3      	ldr	r3, [r4, #8]
 8008ae4:	1b9b      	subs	r3, r3, r6
 8008ae6:	60a3      	str	r3, [r4, #8]
 8008ae8:	6823      	ldr	r3, [r4, #0]
 8008aea:	4433      	add	r3, r6
 8008aec:	6023      	str	r3, [r4, #0]
 8008aee:	2000      	movs	r0, #0
 8008af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008af4:	462a      	mov	r2, r5
 8008af6:	f000 fa35 	bl	8008f64 <_realloc_r>
 8008afa:	4606      	mov	r6, r0
 8008afc:	2800      	cmp	r0, #0
 8008afe:	d1e0      	bne.n	8008ac2 <__ssputs_r+0x5a>
 8008b00:	6921      	ldr	r1, [r4, #16]
 8008b02:	4650      	mov	r0, sl
 8008b04:	f7ff fb3c 	bl	8008180 <_free_r>
 8008b08:	230c      	movs	r3, #12
 8008b0a:	f8ca 3000 	str.w	r3, [sl]
 8008b0e:	89a3      	ldrh	r3, [r4, #12]
 8008b10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b14:	81a3      	strh	r3, [r4, #12]
 8008b16:	f04f 30ff 	mov.w	r0, #4294967295
 8008b1a:	e7e9      	b.n	8008af0 <__ssputs_r+0x88>

08008b1c <_svfiprintf_r>:
 8008b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b20:	4698      	mov	r8, r3
 8008b22:	898b      	ldrh	r3, [r1, #12]
 8008b24:	061b      	lsls	r3, r3, #24
 8008b26:	b09d      	sub	sp, #116	; 0x74
 8008b28:	4607      	mov	r7, r0
 8008b2a:	460d      	mov	r5, r1
 8008b2c:	4614      	mov	r4, r2
 8008b2e:	d50e      	bpl.n	8008b4e <_svfiprintf_r+0x32>
 8008b30:	690b      	ldr	r3, [r1, #16]
 8008b32:	b963      	cbnz	r3, 8008b4e <_svfiprintf_r+0x32>
 8008b34:	2140      	movs	r1, #64	; 0x40
 8008b36:	f7ff fb95 	bl	8008264 <_malloc_r>
 8008b3a:	6028      	str	r0, [r5, #0]
 8008b3c:	6128      	str	r0, [r5, #16]
 8008b3e:	b920      	cbnz	r0, 8008b4a <_svfiprintf_r+0x2e>
 8008b40:	230c      	movs	r3, #12
 8008b42:	603b      	str	r3, [r7, #0]
 8008b44:	f04f 30ff 	mov.w	r0, #4294967295
 8008b48:	e0d0      	b.n	8008cec <_svfiprintf_r+0x1d0>
 8008b4a:	2340      	movs	r3, #64	; 0x40
 8008b4c:	616b      	str	r3, [r5, #20]
 8008b4e:	2300      	movs	r3, #0
 8008b50:	9309      	str	r3, [sp, #36]	; 0x24
 8008b52:	2320      	movs	r3, #32
 8008b54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b58:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b5c:	2330      	movs	r3, #48	; 0x30
 8008b5e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008d04 <_svfiprintf_r+0x1e8>
 8008b62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b66:	f04f 0901 	mov.w	r9, #1
 8008b6a:	4623      	mov	r3, r4
 8008b6c:	469a      	mov	sl, r3
 8008b6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b72:	b10a      	cbz	r2, 8008b78 <_svfiprintf_r+0x5c>
 8008b74:	2a25      	cmp	r2, #37	; 0x25
 8008b76:	d1f9      	bne.n	8008b6c <_svfiprintf_r+0x50>
 8008b78:	ebba 0b04 	subs.w	fp, sl, r4
 8008b7c:	d00b      	beq.n	8008b96 <_svfiprintf_r+0x7a>
 8008b7e:	465b      	mov	r3, fp
 8008b80:	4622      	mov	r2, r4
 8008b82:	4629      	mov	r1, r5
 8008b84:	4638      	mov	r0, r7
 8008b86:	f7ff ff6f 	bl	8008a68 <__ssputs_r>
 8008b8a:	3001      	adds	r0, #1
 8008b8c:	f000 80a9 	beq.w	8008ce2 <_svfiprintf_r+0x1c6>
 8008b90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b92:	445a      	add	r2, fp
 8008b94:	9209      	str	r2, [sp, #36]	; 0x24
 8008b96:	f89a 3000 	ldrb.w	r3, [sl]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	f000 80a1 	beq.w	8008ce2 <_svfiprintf_r+0x1c6>
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008baa:	f10a 0a01 	add.w	sl, sl, #1
 8008bae:	9304      	str	r3, [sp, #16]
 8008bb0:	9307      	str	r3, [sp, #28]
 8008bb2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bb6:	931a      	str	r3, [sp, #104]	; 0x68
 8008bb8:	4654      	mov	r4, sl
 8008bba:	2205      	movs	r2, #5
 8008bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bc0:	4850      	ldr	r0, [pc, #320]	; (8008d04 <_svfiprintf_r+0x1e8>)
 8008bc2:	f7f7 fb0d 	bl	80001e0 <memchr>
 8008bc6:	9a04      	ldr	r2, [sp, #16]
 8008bc8:	b9d8      	cbnz	r0, 8008c02 <_svfiprintf_r+0xe6>
 8008bca:	06d0      	lsls	r0, r2, #27
 8008bcc:	bf44      	itt	mi
 8008bce:	2320      	movmi	r3, #32
 8008bd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bd4:	0711      	lsls	r1, r2, #28
 8008bd6:	bf44      	itt	mi
 8008bd8:	232b      	movmi	r3, #43	; 0x2b
 8008bda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bde:	f89a 3000 	ldrb.w	r3, [sl]
 8008be2:	2b2a      	cmp	r3, #42	; 0x2a
 8008be4:	d015      	beq.n	8008c12 <_svfiprintf_r+0xf6>
 8008be6:	9a07      	ldr	r2, [sp, #28]
 8008be8:	4654      	mov	r4, sl
 8008bea:	2000      	movs	r0, #0
 8008bec:	f04f 0c0a 	mov.w	ip, #10
 8008bf0:	4621      	mov	r1, r4
 8008bf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bf6:	3b30      	subs	r3, #48	; 0x30
 8008bf8:	2b09      	cmp	r3, #9
 8008bfa:	d94d      	bls.n	8008c98 <_svfiprintf_r+0x17c>
 8008bfc:	b1b0      	cbz	r0, 8008c2c <_svfiprintf_r+0x110>
 8008bfe:	9207      	str	r2, [sp, #28]
 8008c00:	e014      	b.n	8008c2c <_svfiprintf_r+0x110>
 8008c02:	eba0 0308 	sub.w	r3, r0, r8
 8008c06:	fa09 f303 	lsl.w	r3, r9, r3
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	9304      	str	r3, [sp, #16]
 8008c0e:	46a2      	mov	sl, r4
 8008c10:	e7d2      	b.n	8008bb8 <_svfiprintf_r+0x9c>
 8008c12:	9b03      	ldr	r3, [sp, #12]
 8008c14:	1d19      	adds	r1, r3, #4
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	9103      	str	r1, [sp, #12]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	bfbb      	ittet	lt
 8008c1e:	425b      	neglt	r3, r3
 8008c20:	f042 0202 	orrlt.w	r2, r2, #2
 8008c24:	9307      	strge	r3, [sp, #28]
 8008c26:	9307      	strlt	r3, [sp, #28]
 8008c28:	bfb8      	it	lt
 8008c2a:	9204      	strlt	r2, [sp, #16]
 8008c2c:	7823      	ldrb	r3, [r4, #0]
 8008c2e:	2b2e      	cmp	r3, #46	; 0x2e
 8008c30:	d10c      	bne.n	8008c4c <_svfiprintf_r+0x130>
 8008c32:	7863      	ldrb	r3, [r4, #1]
 8008c34:	2b2a      	cmp	r3, #42	; 0x2a
 8008c36:	d134      	bne.n	8008ca2 <_svfiprintf_r+0x186>
 8008c38:	9b03      	ldr	r3, [sp, #12]
 8008c3a:	1d1a      	adds	r2, r3, #4
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	9203      	str	r2, [sp, #12]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	bfb8      	it	lt
 8008c44:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c48:	3402      	adds	r4, #2
 8008c4a:	9305      	str	r3, [sp, #20]
 8008c4c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8008d08 <_svfiprintf_r+0x1ec>
 8008c50:	7821      	ldrb	r1, [r4, #0]
 8008c52:	2203      	movs	r2, #3
 8008c54:	4650      	mov	r0, sl
 8008c56:	f7f7 fac3 	bl	80001e0 <memchr>
 8008c5a:	b138      	cbz	r0, 8008c6c <_svfiprintf_r+0x150>
 8008c5c:	9b04      	ldr	r3, [sp, #16]
 8008c5e:	eba0 000a 	sub.w	r0, r0, sl
 8008c62:	2240      	movs	r2, #64	; 0x40
 8008c64:	4082      	lsls	r2, r0
 8008c66:	4313      	orrs	r3, r2
 8008c68:	3401      	adds	r4, #1
 8008c6a:	9304      	str	r3, [sp, #16]
 8008c6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c70:	4826      	ldr	r0, [pc, #152]	; (8008d0c <_svfiprintf_r+0x1f0>)
 8008c72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c76:	2206      	movs	r2, #6
 8008c78:	f7f7 fab2 	bl	80001e0 <memchr>
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	d038      	beq.n	8008cf2 <_svfiprintf_r+0x1d6>
 8008c80:	4b23      	ldr	r3, [pc, #140]	; (8008d10 <_svfiprintf_r+0x1f4>)
 8008c82:	bb1b      	cbnz	r3, 8008ccc <_svfiprintf_r+0x1b0>
 8008c84:	9b03      	ldr	r3, [sp, #12]
 8008c86:	3307      	adds	r3, #7
 8008c88:	f023 0307 	bic.w	r3, r3, #7
 8008c8c:	3308      	adds	r3, #8
 8008c8e:	9303      	str	r3, [sp, #12]
 8008c90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c92:	4433      	add	r3, r6
 8008c94:	9309      	str	r3, [sp, #36]	; 0x24
 8008c96:	e768      	b.n	8008b6a <_svfiprintf_r+0x4e>
 8008c98:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c9c:	460c      	mov	r4, r1
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	e7a6      	b.n	8008bf0 <_svfiprintf_r+0xd4>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	3401      	adds	r4, #1
 8008ca6:	9305      	str	r3, [sp, #20]
 8008ca8:	4619      	mov	r1, r3
 8008caa:	f04f 0c0a 	mov.w	ip, #10
 8008cae:	4620      	mov	r0, r4
 8008cb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cb4:	3a30      	subs	r2, #48	; 0x30
 8008cb6:	2a09      	cmp	r2, #9
 8008cb8:	d903      	bls.n	8008cc2 <_svfiprintf_r+0x1a6>
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d0c6      	beq.n	8008c4c <_svfiprintf_r+0x130>
 8008cbe:	9105      	str	r1, [sp, #20]
 8008cc0:	e7c4      	b.n	8008c4c <_svfiprintf_r+0x130>
 8008cc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cc6:	4604      	mov	r4, r0
 8008cc8:	2301      	movs	r3, #1
 8008cca:	e7f0      	b.n	8008cae <_svfiprintf_r+0x192>
 8008ccc:	ab03      	add	r3, sp, #12
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	462a      	mov	r2, r5
 8008cd2:	4b10      	ldr	r3, [pc, #64]	; (8008d14 <_svfiprintf_r+0x1f8>)
 8008cd4:	a904      	add	r1, sp, #16
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	f7fd fe8a 	bl	80069f0 <_printf_float>
 8008cdc:	1c42      	adds	r2, r0, #1
 8008cde:	4606      	mov	r6, r0
 8008ce0:	d1d6      	bne.n	8008c90 <_svfiprintf_r+0x174>
 8008ce2:	89ab      	ldrh	r3, [r5, #12]
 8008ce4:	065b      	lsls	r3, r3, #25
 8008ce6:	f53f af2d 	bmi.w	8008b44 <_svfiprintf_r+0x28>
 8008cea:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cec:	b01d      	add	sp, #116	; 0x74
 8008cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf2:	ab03      	add	r3, sp, #12
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	462a      	mov	r2, r5
 8008cf8:	4b06      	ldr	r3, [pc, #24]	; (8008d14 <_svfiprintf_r+0x1f8>)
 8008cfa:	a904      	add	r1, sp, #16
 8008cfc:	4638      	mov	r0, r7
 8008cfe:	f7fe f911 	bl	8006f24 <_printf_i>
 8008d02:	e7eb      	b.n	8008cdc <_svfiprintf_r+0x1c0>
 8008d04:	08009f4c 	.word	0x08009f4c
 8008d08:	08009f52 	.word	0x08009f52
 8008d0c:	08009f56 	.word	0x08009f56
 8008d10:	080069f1 	.word	0x080069f1
 8008d14:	08008a69 	.word	0x08008a69

08008d18 <__sflush_r>:
 8008d18:	898a      	ldrh	r2, [r1, #12]
 8008d1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d1c:	4605      	mov	r5, r0
 8008d1e:	0710      	lsls	r0, r2, #28
 8008d20:	460c      	mov	r4, r1
 8008d22:	d457      	bmi.n	8008dd4 <__sflush_r+0xbc>
 8008d24:	684b      	ldr	r3, [r1, #4]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	dc04      	bgt.n	8008d34 <__sflush_r+0x1c>
 8008d2a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	dc01      	bgt.n	8008d34 <__sflush_r+0x1c>
 8008d30:	2000      	movs	r0, #0
 8008d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d36:	2e00      	cmp	r6, #0
 8008d38:	d0fa      	beq.n	8008d30 <__sflush_r+0x18>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d40:	682f      	ldr	r7, [r5, #0]
 8008d42:	6a21      	ldr	r1, [r4, #32]
 8008d44:	602b      	str	r3, [r5, #0]
 8008d46:	d032      	beq.n	8008dae <__sflush_r+0x96>
 8008d48:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d4a:	89a3      	ldrh	r3, [r4, #12]
 8008d4c:	075a      	lsls	r2, r3, #29
 8008d4e:	d505      	bpl.n	8008d5c <__sflush_r+0x44>
 8008d50:	6863      	ldr	r3, [r4, #4]
 8008d52:	1ac0      	subs	r0, r0, r3
 8008d54:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d56:	b10b      	cbz	r3, 8008d5c <__sflush_r+0x44>
 8008d58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d5a:	1ac0      	subs	r0, r0, r3
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	4602      	mov	r2, r0
 8008d60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d62:	6a21      	ldr	r1, [r4, #32]
 8008d64:	4628      	mov	r0, r5
 8008d66:	47b0      	blx	r6
 8008d68:	1c43      	adds	r3, r0, #1
 8008d6a:	89a3      	ldrh	r3, [r4, #12]
 8008d6c:	d106      	bne.n	8008d7c <__sflush_r+0x64>
 8008d6e:	6829      	ldr	r1, [r5, #0]
 8008d70:	291d      	cmp	r1, #29
 8008d72:	d82b      	bhi.n	8008dcc <__sflush_r+0xb4>
 8008d74:	4a28      	ldr	r2, [pc, #160]	; (8008e18 <__sflush_r+0x100>)
 8008d76:	410a      	asrs	r2, r1
 8008d78:	07d6      	lsls	r6, r2, #31
 8008d7a:	d427      	bmi.n	8008dcc <__sflush_r+0xb4>
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	6062      	str	r2, [r4, #4]
 8008d80:	04d9      	lsls	r1, r3, #19
 8008d82:	6922      	ldr	r2, [r4, #16]
 8008d84:	6022      	str	r2, [r4, #0]
 8008d86:	d504      	bpl.n	8008d92 <__sflush_r+0x7a>
 8008d88:	1c42      	adds	r2, r0, #1
 8008d8a:	d101      	bne.n	8008d90 <__sflush_r+0x78>
 8008d8c:	682b      	ldr	r3, [r5, #0]
 8008d8e:	b903      	cbnz	r3, 8008d92 <__sflush_r+0x7a>
 8008d90:	6560      	str	r0, [r4, #84]	; 0x54
 8008d92:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d94:	602f      	str	r7, [r5, #0]
 8008d96:	2900      	cmp	r1, #0
 8008d98:	d0ca      	beq.n	8008d30 <__sflush_r+0x18>
 8008d9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d9e:	4299      	cmp	r1, r3
 8008da0:	d002      	beq.n	8008da8 <__sflush_r+0x90>
 8008da2:	4628      	mov	r0, r5
 8008da4:	f7ff f9ec 	bl	8008180 <_free_r>
 8008da8:	2000      	movs	r0, #0
 8008daa:	6360      	str	r0, [r4, #52]	; 0x34
 8008dac:	e7c1      	b.n	8008d32 <__sflush_r+0x1a>
 8008dae:	2301      	movs	r3, #1
 8008db0:	4628      	mov	r0, r5
 8008db2:	47b0      	blx	r6
 8008db4:	1c41      	adds	r1, r0, #1
 8008db6:	d1c8      	bne.n	8008d4a <__sflush_r+0x32>
 8008db8:	682b      	ldr	r3, [r5, #0]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d0c5      	beq.n	8008d4a <__sflush_r+0x32>
 8008dbe:	2b1d      	cmp	r3, #29
 8008dc0:	d001      	beq.n	8008dc6 <__sflush_r+0xae>
 8008dc2:	2b16      	cmp	r3, #22
 8008dc4:	d101      	bne.n	8008dca <__sflush_r+0xb2>
 8008dc6:	602f      	str	r7, [r5, #0]
 8008dc8:	e7b2      	b.n	8008d30 <__sflush_r+0x18>
 8008dca:	89a3      	ldrh	r3, [r4, #12]
 8008dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dd0:	81a3      	strh	r3, [r4, #12]
 8008dd2:	e7ae      	b.n	8008d32 <__sflush_r+0x1a>
 8008dd4:	690f      	ldr	r7, [r1, #16]
 8008dd6:	2f00      	cmp	r7, #0
 8008dd8:	d0aa      	beq.n	8008d30 <__sflush_r+0x18>
 8008dda:	0793      	lsls	r3, r2, #30
 8008ddc:	680e      	ldr	r6, [r1, #0]
 8008dde:	bf08      	it	eq
 8008de0:	694b      	ldreq	r3, [r1, #20]
 8008de2:	600f      	str	r7, [r1, #0]
 8008de4:	bf18      	it	ne
 8008de6:	2300      	movne	r3, #0
 8008de8:	1bf6      	subs	r6, r6, r7
 8008dea:	608b      	str	r3, [r1, #8]
 8008dec:	2e00      	cmp	r6, #0
 8008dee:	dd9f      	ble.n	8008d30 <__sflush_r+0x18>
 8008df0:	6a21      	ldr	r1, [r4, #32]
 8008df2:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008df6:	4633      	mov	r3, r6
 8008df8:	463a      	mov	r2, r7
 8008dfa:	4628      	mov	r0, r5
 8008dfc:	47e0      	blx	ip
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	dc06      	bgt.n	8008e10 <__sflush_r+0xf8>
 8008e02:	89a3      	ldrh	r3, [r4, #12]
 8008e04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e08:	81a3      	strh	r3, [r4, #12]
 8008e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0e:	e790      	b.n	8008d32 <__sflush_r+0x1a>
 8008e10:	4407      	add	r7, r0
 8008e12:	1a36      	subs	r6, r6, r0
 8008e14:	e7ea      	b.n	8008dec <__sflush_r+0xd4>
 8008e16:	bf00      	nop
 8008e18:	dfbffffe 	.word	0xdfbffffe

08008e1c <_fflush_r>:
 8008e1c:	b538      	push	{r3, r4, r5, lr}
 8008e1e:	690b      	ldr	r3, [r1, #16]
 8008e20:	4605      	mov	r5, r0
 8008e22:	460c      	mov	r4, r1
 8008e24:	b913      	cbnz	r3, 8008e2c <_fflush_r+0x10>
 8008e26:	2500      	movs	r5, #0
 8008e28:	4628      	mov	r0, r5
 8008e2a:	bd38      	pop	{r3, r4, r5, pc}
 8008e2c:	b118      	cbz	r0, 8008e36 <_fflush_r+0x1a>
 8008e2e:	6a03      	ldr	r3, [r0, #32]
 8008e30:	b90b      	cbnz	r3, 8008e36 <_fflush_r+0x1a>
 8008e32:	f7fe fa25 	bl	8007280 <__sinit>
 8008e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d0f3      	beq.n	8008e26 <_fflush_r+0xa>
 8008e3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e40:	07d0      	lsls	r0, r2, #31
 8008e42:	d404      	bmi.n	8008e4e <_fflush_r+0x32>
 8008e44:	0599      	lsls	r1, r3, #22
 8008e46:	d402      	bmi.n	8008e4e <_fflush_r+0x32>
 8008e48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e4a:	f7fe fb30 	bl	80074ae <__retarget_lock_acquire_recursive>
 8008e4e:	4628      	mov	r0, r5
 8008e50:	4621      	mov	r1, r4
 8008e52:	f7ff ff61 	bl	8008d18 <__sflush_r>
 8008e56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e58:	07da      	lsls	r2, r3, #31
 8008e5a:	4605      	mov	r5, r0
 8008e5c:	d4e4      	bmi.n	8008e28 <_fflush_r+0xc>
 8008e5e:	89a3      	ldrh	r3, [r4, #12]
 8008e60:	059b      	lsls	r3, r3, #22
 8008e62:	d4e1      	bmi.n	8008e28 <_fflush_r+0xc>
 8008e64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e66:	f7fe fb23 	bl	80074b0 <__retarget_lock_release_recursive>
 8008e6a:	e7dd      	b.n	8008e28 <_fflush_r+0xc>

08008e6c <memmove>:
 8008e6c:	4288      	cmp	r0, r1
 8008e6e:	b510      	push	{r4, lr}
 8008e70:	eb01 0402 	add.w	r4, r1, r2
 8008e74:	d902      	bls.n	8008e7c <memmove+0x10>
 8008e76:	4284      	cmp	r4, r0
 8008e78:	4623      	mov	r3, r4
 8008e7a:	d807      	bhi.n	8008e8c <memmove+0x20>
 8008e7c:	1e43      	subs	r3, r0, #1
 8008e7e:	42a1      	cmp	r1, r4
 8008e80:	d008      	beq.n	8008e94 <memmove+0x28>
 8008e82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e8a:	e7f8      	b.n	8008e7e <memmove+0x12>
 8008e8c:	4402      	add	r2, r0
 8008e8e:	4601      	mov	r1, r0
 8008e90:	428a      	cmp	r2, r1
 8008e92:	d100      	bne.n	8008e96 <memmove+0x2a>
 8008e94:	bd10      	pop	{r4, pc}
 8008e96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e9e:	e7f7      	b.n	8008e90 <memmove+0x24>

08008ea0 <_sbrk_r>:
 8008ea0:	b538      	push	{r3, r4, r5, lr}
 8008ea2:	4d06      	ldr	r5, [pc, #24]	; (8008ebc <_sbrk_r+0x1c>)
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	4608      	mov	r0, r1
 8008eaa:	602b      	str	r3, [r5, #0]
 8008eac:	f7f9 fd7a 	bl	80029a4 <_sbrk>
 8008eb0:	1c43      	adds	r3, r0, #1
 8008eb2:	d102      	bne.n	8008eba <_sbrk_r+0x1a>
 8008eb4:	682b      	ldr	r3, [r5, #0]
 8008eb6:	b103      	cbz	r3, 8008eba <_sbrk_r+0x1a>
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	bd38      	pop	{r3, r4, r5, pc}
 8008ebc:	20000a24 	.word	0x20000a24

08008ec0 <memcpy>:
 8008ec0:	440a      	add	r2, r1
 8008ec2:	4291      	cmp	r1, r2
 8008ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ec8:	d100      	bne.n	8008ecc <memcpy+0xc>
 8008eca:	4770      	bx	lr
 8008ecc:	b510      	push	{r4, lr}
 8008ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ed2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ed6:	4291      	cmp	r1, r2
 8008ed8:	d1f9      	bne.n	8008ece <memcpy+0xe>
 8008eda:	bd10      	pop	{r4, pc}

08008edc <__assert_func>:
 8008edc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ede:	4614      	mov	r4, r2
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	4b09      	ldr	r3, [pc, #36]	; (8008f08 <__assert_func+0x2c>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4605      	mov	r5, r0
 8008ee8:	68d8      	ldr	r0, [r3, #12]
 8008eea:	b14c      	cbz	r4, 8008f00 <__assert_func+0x24>
 8008eec:	4b07      	ldr	r3, [pc, #28]	; (8008f0c <__assert_func+0x30>)
 8008eee:	9100      	str	r1, [sp, #0]
 8008ef0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ef4:	4906      	ldr	r1, [pc, #24]	; (8008f10 <__assert_func+0x34>)
 8008ef6:	462b      	mov	r3, r5
 8008ef8:	f000 f870 	bl	8008fdc <fiprintf>
 8008efc:	f000 f880 	bl	8009000 <abort>
 8008f00:	4b04      	ldr	r3, [pc, #16]	; (8008f14 <__assert_func+0x38>)
 8008f02:	461c      	mov	r4, r3
 8008f04:	e7f3      	b.n	8008eee <__assert_func+0x12>
 8008f06:	bf00      	nop
 8008f08:	20000070 	.word	0x20000070
 8008f0c:	08009f67 	.word	0x08009f67
 8008f10:	08009f74 	.word	0x08009f74
 8008f14:	08009fa2 	.word	0x08009fa2

08008f18 <_calloc_r>:
 8008f18:	b570      	push	{r4, r5, r6, lr}
 8008f1a:	fba1 5402 	umull	r5, r4, r1, r2
 8008f1e:	b934      	cbnz	r4, 8008f2e <_calloc_r+0x16>
 8008f20:	4629      	mov	r1, r5
 8008f22:	f7ff f99f 	bl	8008264 <_malloc_r>
 8008f26:	4606      	mov	r6, r0
 8008f28:	b928      	cbnz	r0, 8008f36 <_calloc_r+0x1e>
 8008f2a:	4630      	mov	r0, r6
 8008f2c:	bd70      	pop	{r4, r5, r6, pc}
 8008f2e:	220c      	movs	r2, #12
 8008f30:	6002      	str	r2, [r0, #0]
 8008f32:	2600      	movs	r6, #0
 8008f34:	e7f9      	b.n	8008f2a <_calloc_r+0x12>
 8008f36:	462a      	mov	r2, r5
 8008f38:	4621      	mov	r1, r4
 8008f3a:	f7fe fa3a 	bl	80073b2 <memset>
 8008f3e:	e7f4      	b.n	8008f2a <_calloc_r+0x12>

08008f40 <__ascii_mbtowc>:
 8008f40:	b082      	sub	sp, #8
 8008f42:	b901      	cbnz	r1, 8008f46 <__ascii_mbtowc+0x6>
 8008f44:	a901      	add	r1, sp, #4
 8008f46:	b142      	cbz	r2, 8008f5a <__ascii_mbtowc+0x1a>
 8008f48:	b14b      	cbz	r3, 8008f5e <__ascii_mbtowc+0x1e>
 8008f4a:	7813      	ldrb	r3, [r2, #0]
 8008f4c:	600b      	str	r3, [r1, #0]
 8008f4e:	7812      	ldrb	r2, [r2, #0]
 8008f50:	1e10      	subs	r0, r2, #0
 8008f52:	bf18      	it	ne
 8008f54:	2001      	movne	r0, #1
 8008f56:	b002      	add	sp, #8
 8008f58:	4770      	bx	lr
 8008f5a:	4610      	mov	r0, r2
 8008f5c:	e7fb      	b.n	8008f56 <__ascii_mbtowc+0x16>
 8008f5e:	f06f 0001 	mvn.w	r0, #1
 8008f62:	e7f8      	b.n	8008f56 <__ascii_mbtowc+0x16>

08008f64 <_realloc_r>:
 8008f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f68:	4680      	mov	r8, r0
 8008f6a:	4614      	mov	r4, r2
 8008f6c:	460e      	mov	r6, r1
 8008f6e:	b921      	cbnz	r1, 8008f7a <_realloc_r+0x16>
 8008f70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f74:	4611      	mov	r1, r2
 8008f76:	f7ff b975 	b.w	8008264 <_malloc_r>
 8008f7a:	b92a      	cbnz	r2, 8008f88 <_realloc_r+0x24>
 8008f7c:	f7ff f900 	bl	8008180 <_free_r>
 8008f80:	4625      	mov	r5, r4
 8008f82:	4628      	mov	r0, r5
 8008f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f88:	f000 f841 	bl	800900e <_malloc_usable_size_r>
 8008f8c:	4284      	cmp	r4, r0
 8008f8e:	4607      	mov	r7, r0
 8008f90:	d802      	bhi.n	8008f98 <_realloc_r+0x34>
 8008f92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f96:	d812      	bhi.n	8008fbe <_realloc_r+0x5a>
 8008f98:	4621      	mov	r1, r4
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	f7ff f962 	bl	8008264 <_malloc_r>
 8008fa0:	4605      	mov	r5, r0
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d0ed      	beq.n	8008f82 <_realloc_r+0x1e>
 8008fa6:	42bc      	cmp	r4, r7
 8008fa8:	4622      	mov	r2, r4
 8008faa:	4631      	mov	r1, r6
 8008fac:	bf28      	it	cs
 8008fae:	463a      	movcs	r2, r7
 8008fb0:	f7ff ff86 	bl	8008ec0 <memcpy>
 8008fb4:	4631      	mov	r1, r6
 8008fb6:	4640      	mov	r0, r8
 8008fb8:	f7ff f8e2 	bl	8008180 <_free_r>
 8008fbc:	e7e1      	b.n	8008f82 <_realloc_r+0x1e>
 8008fbe:	4635      	mov	r5, r6
 8008fc0:	e7df      	b.n	8008f82 <_realloc_r+0x1e>

08008fc2 <__ascii_wctomb>:
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	4608      	mov	r0, r1
 8008fc6:	b141      	cbz	r1, 8008fda <__ascii_wctomb+0x18>
 8008fc8:	2aff      	cmp	r2, #255	; 0xff
 8008fca:	d904      	bls.n	8008fd6 <__ascii_wctomb+0x14>
 8008fcc:	228a      	movs	r2, #138	; 0x8a
 8008fce:	601a      	str	r2, [r3, #0]
 8008fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd4:	4770      	bx	lr
 8008fd6:	700a      	strb	r2, [r1, #0]
 8008fd8:	2001      	movs	r0, #1
 8008fda:	4770      	bx	lr

08008fdc <fiprintf>:
 8008fdc:	b40e      	push	{r1, r2, r3}
 8008fde:	b503      	push	{r0, r1, lr}
 8008fe0:	4601      	mov	r1, r0
 8008fe2:	ab03      	add	r3, sp, #12
 8008fe4:	4805      	ldr	r0, [pc, #20]	; (8008ffc <fiprintf+0x20>)
 8008fe6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fea:	6800      	ldr	r0, [r0, #0]
 8008fec:	9301      	str	r3, [sp, #4]
 8008fee:	f000 f83d 	bl	800906c <_vfiprintf_r>
 8008ff2:	b002      	add	sp, #8
 8008ff4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ff8:	b003      	add	sp, #12
 8008ffa:	4770      	bx	lr
 8008ffc:	20000070 	.word	0x20000070

08009000 <abort>:
 8009000:	b508      	push	{r3, lr}
 8009002:	2006      	movs	r0, #6
 8009004:	f000 fa0a 	bl	800941c <raise>
 8009008:	2001      	movs	r0, #1
 800900a:	f7f9 fc58 	bl	80028be <_exit>

0800900e <_malloc_usable_size_r>:
 800900e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009012:	1f18      	subs	r0, r3, #4
 8009014:	2b00      	cmp	r3, #0
 8009016:	bfbc      	itt	lt
 8009018:	580b      	ldrlt	r3, [r1, r0]
 800901a:	18c0      	addlt	r0, r0, r3
 800901c:	4770      	bx	lr

0800901e <__sfputc_r>:
 800901e:	6893      	ldr	r3, [r2, #8]
 8009020:	3b01      	subs	r3, #1
 8009022:	2b00      	cmp	r3, #0
 8009024:	b410      	push	{r4}
 8009026:	6093      	str	r3, [r2, #8]
 8009028:	da07      	bge.n	800903a <__sfputc_r+0x1c>
 800902a:	6994      	ldr	r4, [r2, #24]
 800902c:	42a3      	cmp	r3, r4
 800902e:	db01      	blt.n	8009034 <__sfputc_r+0x16>
 8009030:	290a      	cmp	r1, #10
 8009032:	d102      	bne.n	800903a <__sfputc_r+0x1c>
 8009034:	bc10      	pop	{r4}
 8009036:	f000 b933 	b.w	80092a0 <__swbuf_r>
 800903a:	6813      	ldr	r3, [r2, #0]
 800903c:	1c58      	adds	r0, r3, #1
 800903e:	6010      	str	r0, [r2, #0]
 8009040:	7019      	strb	r1, [r3, #0]
 8009042:	4608      	mov	r0, r1
 8009044:	bc10      	pop	{r4}
 8009046:	4770      	bx	lr

08009048 <__sfputs_r>:
 8009048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904a:	4606      	mov	r6, r0
 800904c:	460f      	mov	r7, r1
 800904e:	4614      	mov	r4, r2
 8009050:	18d5      	adds	r5, r2, r3
 8009052:	42ac      	cmp	r4, r5
 8009054:	d101      	bne.n	800905a <__sfputs_r+0x12>
 8009056:	2000      	movs	r0, #0
 8009058:	e007      	b.n	800906a <__sfputs_r+0x22>
 800905a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800905e:	463a      	mov	r2, r7
 8009060:	4630      	mov	r0, r6
 8009062:	f7ff ffdc 	bl	800901e <__sfputc_r>
 8009066:	1c43      	adds	r3, r0, #1
 8009068:	d1f3      	bne.n	8009052 <__sfputs_r+0xa>
 800906a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800906c <_vfiprintf_r>:
 800906c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009070:	460d      	mov	r5, r1
 8009072:	b09d      	sub	sp, #116	; 0x74
 8009074:	4614      	mov	r4, r2
 8009076:	4698      	mov	r8, r3
 8009078:	4606      	mov	r6, r0
 800907a:	b118      	cbz	r0, 8009084 <_vfiprintf_r+0x18>
 800907c:	6a03      	ldr	r3, [r0, #32]
 800907e:	b90b      	cbnz	r3, 8009084 <_vfiprintf_r+0x18>
 8009080:	f7fe f8fe 	bl	8007280 <__sinit>
 8009084:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009086:	07d9      	lsls	r1, r3, #31
 8009088:	d405      	bmi.n	8009096 <_vfiprintf_r+0x2a>
 800908a:	89ab      	ldrh	r3, [r5, #12]
 800908c:	059a      	lsls	r2, r3, #22
 800908e:	d402      	bmi.n	8009096 <_vfiprintf_r+0x2a>
 8009090:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009092:	f7fe fa0c 	bl	80074ae <__retarget_lock_acquire_recursive>
 8009096:	89ab      	ldrh	r3, [r5, #12]
 8009098:	071b      	lsls	r3, r3, #28
 800909a:	d501      	bpl.n	80090a0 <_vfiprintf_r+0x34>
 800909c:	692b      	ldr	r3, [r5, #16]
 800909e:	b99b      	cbnz	r3, 80090c8 <_vfiprintf_r+0x5c>
 80090a0:	4629      	mov	r1, r5
 80090a2:	4630      	mov	r0, r6
 80090a4:	f000 f93a 	bl	800931c <__swsetup_r>
 80090a8:	b170      	cbz	r0, 80090c8 <_vfiprintf_r+0x5c>
 80090aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090ac:	07dc      	lsls	r4, r3, #31
 80090ae:	d504      	bpl.n	80090ba <_vfiprintf_r+0x4e>
 80090b0:	f04f 30ff 	mov.w	r0, #4294967295
 80090b4:	b01d      	add	sp, #116	; 0x74
 80090b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ba:	89ab      	ldrh	r3, [r5, #12]
 80090bc:	0598      	lsls	r0, r3, #22
 80090be:	d4f7      	bmi.n	80090b0 <_vfiprintf_r+0x44>
 80090c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090c2:	f7fe f9f5 	bl	80074b0 <__retarget_lock_release_recursive>
 80090c6:	e7f3      	b.n	80090b0 <_vfiprintf_r+0x44>
 80090c8:	2300      	movs	r3, #0
 80090ca:	9309      	str	r3, [sp, #36]	; 0x24
 80090cc:	2320      	movs	r3, #32
 80090ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80090d6:	2330      	movs	r3, #48	; 0x30
 80090d8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800928c <_vfiprintf_r+0x220>
 80090dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090e0:	f04f 0901 	mov.w	r9, #1
 80090e4:	4623      	mov	r3, r4
 80090e6:	469a      	mov	sl, r3
 80090e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090ec:	b10a      	cbz	r2, 80090f2 <_vfiprintf_r+0x86>
 80090ee:	2a25      	cmp	r2, #37	; 0x25
 80090f0:	d1f9      	bne.n	80090e6 <_vfiprintf_r+0x7a>
 80090f2:	ebba 0b04 	subs.w	fp, sl, r4
 80090f6:	d00b      	beq.n	8009110 <_vfiprintf_r+0xa4>
 80090f8:	465b      	mov	r3, fp
 80090fa:	4622      	mov	r2, r4
 80090fc:	4629      	mov	r1, r5
 80090fe:	4630      	mov	r0, r6
 8009100:	f7ff ffa2 	bl	8009048 <__sfputs_r>
 8009104:	3001      	adds	r0, #1
 8009106:	f000 80a9 	beq.w	800925c <_vfiprintf_r+0x1f0>
 800910a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800910c:	445a      	add	r2, fp
 800910e:	9209      	str	r2, [sp, #36]	; 0x24
 8009110:	f89a 3000 	ldrb.w	r3, [sl]
 8009114:	2b00      	cmp	r3, #0
 8009116:	f000 80a1 	beq.w	800925c <_vfiprintf_r+0x1f0>
 800911a:	2300      	movs	r3, #0
 800911c:	f04f 32ff 	mov.w	r2, #4294967295
 8009120:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009124:	f10a 0a01 	add.w	sl, sl, #1
 8009128:	9304      	str	r3, [sp, #16]
 800912a:	9307      	str	r3, [sp, #28]
 800912c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009130:	931a      	str	r3, [sp, #104]	; 0x68
 8009132:	4654      	mov	r4, sl
 8009134:	2205      	movs	r2, #5
 8009136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800913a:	4854      	ldr	r0, [pc, #336]	; (800928c <_vfiprintf_r+0x220>)
 800913c:	f7f7 f850 	bl	80001e0 <memchr>
 8009140:	9a04      	ldr	r2, [sp, #16]
 8009142:	b9d8      	cbnz	r0, 800917c <_vfiprintf_r+0x110>
 8009144:	06d1      	lsls	r1, r2, #27
 8009146:	bf44      	itt	mi
 8009148:	2320      	movmi	r3, #32
 800914a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800914e:	0713      	lsls	r3, r2, #28
 8009150:	bf44      	itt	mi
 8009152:	232b      	movmi	r3, #43	; 0x2b
 8009154:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009158:	f89a 3000 	ldrb.w	r3, [sl]
 800915c:	2b2a      	cmp	r3, #42	; 0x2a
 800915e:	d015      	beq.n	800918c <_vfiprintf_r+0x120>
 8009160:	9a07      	ldr	r2, [sp, #28]
 8009162:	4654      	mov	r4, sl
 8009164:	2000      	movs	r0, #0
 8009166:	f04f 0c0a 	mov.w	ip, #10
 800916a:	4621      	mov	r1, r4
 800916c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009170:	3b30      	subs	r3, #48	; 0x30
 8009172:	2b09      	cmp	r3, #9
 8009174:	d94d      	bls.n	8009212 <_vfiprintf_r+0x1a6>
 8009176:	b1b0      	cbz	r0, 80091a6 <_vfiprintf_r+0x13a>
 8009178:	9207      	str	r2, [sp, #28]
 800917a:	e014      	b.n	80091a6 <_vfiprintf_r+0x13a>
 800917c:	eba0 0308 	sub.w	r3, r0, r8
 8009180:	fa09 f303 	lsl.w	r3, r9, r3
 8009184:	4313      	orrs	r3, r2
 8009186:	9304      	str	r3, [sp, #16]
 8009188:	46a2      	mov	sl, r4
 800918a:	e7d2      	b.n	8009132 <_vfiprintf_r+0xc6>
 800918c:	9b03      	ldr	r3, [sp, #12]
 800918e:	1d19      	adds	r1, r3, #4
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	9103      	str	r1, [sp, #12]
 8009194:	2b00      	cmp	r3, #0
 8009196:	bfbb      	ittet	lt
 8009198:	425b      	neglt	r3, r3
 800919a:	f042 0202 	orrlt.w	r2, r2, #2
 800919e:	9307      	strge	r3, [sp, #28]
 80091a0:	9307      	strlt	r3, [sp, #28]
 80091a2:	bfb8      	it	lt
 80091a4:	9204      	strlt	r2, [sp, #16]
 80091a6:	7823      	ldrb	r3, [r4, #0]
 80091a8:	2b2e      	cmp	r3, #46	; 0x2e
 80091aa:	d10c      	bne.n	80091c6 <_vfiprintf_r+0x15a>
 80091ac:	7863      	ldrb	r3, [r4, #1]
 80091ae:	2b2a      	cmp	r3, #42	; 0x2a
 80091b0:	d134      	bne.n	800921c <_vfiprintf_r+0x1b0>
 80091b2:	9b03      	ldr	r3, [sp, #12]
 80091b4:	1d1a      	adds	r2, r3, #4
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	9203      	str	r2, [sp, #12]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	bfb8      	it	lt
 80091be:	f04f 33ff 	movlt.w	r3, #4294967295
 80091c2:	3402      	adds	r4, #2
 80091c4:	9305      	str	r3, [sp, #20]
 80091c6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009290 <_vfiprintf_r+0x224>
 80091ca:	7821      	ldrb	r1, [r4, #0]
 80091cc:	2203      	movs	r2, #3
 80091ce:	4650      	mov	r0, sl
 80091d0:	f7f7 f806 	bl	80001e0 <memchr>
 80091d4:	b138      	cbz	r0, 80091e6 <_vfiprintf_r+0x17a>
 80091d6:	9b04      	ldr	r3, [sp, #16]
 80091d8:	eba0 000a 	sub.w	r0, r0, sl
 80091dc:	2240      	movs	r2, #64	; 0x40
 80091de:	4082      	lsls	r2, r0
 80091e0:	4313      	orrs	r3, r2
 80091e2:	3401      	adds	r4, #1
 80091e4:	9304      	str	r3, [sp, #16]
 80091e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ea:	482a      	ldr	r0, [pc, #168]	; (8009294 <_vfiprintf_r+0x228>)
 80091ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091f0:	2206      	movs	r2, #6
 80091f2:	f7f6 fff5 	bl	80001e0 <memchr>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	d03f      	beq.n	800927a <_vfiprintf_r+0x20e>
 80091fa:	4b27      	ldr	r3, [pc, #156]	; (8009298 <_vfiprintf_r+0x22c>)
 80091fc:	bb1b      	cbnz	r3, 8009246 <_vfiprintf_r+0x1da>
 80091fe:	9b03      	ldr	r3, [sp, #12]
 8009200:	3307      	adds	r3, #7
 8009202:	f023 0307 	bic.w	r3, r3, #7
 8009206:	3308      	adds	r3, #8
 8009208:	9303      	str	r3, [sp, #12]
 800920a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800920c:	443b      	add	r3, r7
 800920e:	9309      	str	r3, [sp, #36]	; 0x24
 8009210:	e768      	b.n	80090e4 <_vfiprintf_r+0x78>
 8009212:	fb0c 3202 	mla	r2, ip, r2, r3
 8009216:	460c      	mov	r4, r1
 8009218:	2001      	movs	r0, #1
 800921a:	e7a6      	b.n	800916a <_vfiprintf_r+0xfe>
 800921c:	2300      	movs	r3, #0
 800921e:	3401      	adds	r4, #1
 8009220:	9305      	str	r3, [sp, #20]
 8009222:	4619      	mov	r1, r3
 8009224:	f04f 0c0a 	mov.w	ip, #10
 8009228:	4620      	mov	r0, r4
 800922a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800922e:	3a30      	subs	r2, #48	; 0x30
 8009230:	2a09      	cmp	r2, #9
 8009232:	d903      	bls.n	800923c <_vfiprintf_r+0x1d0>
 8009234:	2b00      	cmp	r3, #0
 8009236:	d0c6      	beq.n	80091c6 <_vfiprintf_r+0x15a>
 8009238:	9105      	str	r1, [sp, #20]
 800923a:	e7c4      	b.n	80091c6 <_vfiprintf_r+0x15a>
 800923c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009240:	4604      	mov	r4, r0
 8009242:	2301      	movs	r3, #1
 8009244:	e7f0      	b.n	8009228 <_vfiprintf_r+0x1bc>
 8009246:	ab03      	add	r3, sp, #12
 8009248:	9300      	str	r3, [sp, #0]
 800924a:	462a      	mov	r2, r5
 800924c:	4b13      	ldr	r3, [pc, #76]	; (800929c <_vfiprintf_r+0x230>)
 800924e:	a904      	add	r1, sp, #16
 8009250:	4630      	mov	r0, r6
 8009252:	f7fd fbcd 	bl	80069f0 <_printf_float>
 8009256:	4607      	mov	r7, r0
 8009258:	1c78      	adds	r0, r7, #1
 800925a:	d1d6      	bne.n	800920a <_vfiprintf_r+0x19e>
 800925c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800925e:	07d9      	lsls	r1, r3, #31
 8009260:	d405      	bmi.n	800926e <_vfiprintf_r+0x202>
 8009262:	89ab      	ldrh	r3, [r5, #12]
 8009264:	059a      	lsls	r2, r3, #22
 8009266:	d402      	bmi.n	800926e <_vfiprintf_r+0x202>
 8009268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800926a:	f7fe f921 	bl	80074b0 <__retarget_lock_release_recursive>
 800926e:	89ab      	ldrh	r3, [r5, #12]
 8009270:	065b      	lsls	r3, r3, #25
 8009272:	f53f af1d 	bmi.w	80090b0 <_vfiprintf_r+0x44>
 8009276:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009278:	e71c      	b.n	80090b4 <_vfiprintf_r+0x48>
 800927a:	ab03      	add	r3, sp, #12
 800927c:	9300      	str	r3, [sp, #0]
 800927e:	462a      	mov	r2, r5
 8009280:	4b06      	ldr	r3, [pc, #24]	; (800929c <_vfiprintf_r+0x230>)
 8009282:	a904      	add	r1, sp, #16
 8009284:	4630      	mov	r0, r6
 8009286:	f7fd fe4d 	bl	8006f24 <_printf_i>
 800928a:	e7e4      	b.n	8009256 <_vfiprintf_r+0x1ea>
 800928c:	08009f4c 	.word	0x08009f4c
 8009290:	08009f52 	.word	0x08009f52
 8009294:	08009f56 	.word	0x08009f56
 8009298:	080069f1 	.word	0x080069f1
 800929c:	08009049 	.word	0x08009049

080092a0 <__swbuf_r>:
 80092a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092a2:	460e      	mov	r6, r1
 80092a4:	4614      	mov	r4, r2
 80092a6:	4605      	mov	r5, r0
 80092a8:	b118      	cbz	r0, 80092b2 <__swbuf_r+0x12>
 80092aa:	6a03      	ldr	r3, [r0, #32]
 80092ac:	b90b      	cbnz	r3, 80092b2 <__swbuf_r+0x12>
 80092ae:	f7fd ffe7 	bl	8007280 <__sinit>
 80092b2:	69a3      	ldr	r3, [r4, #24]
 80092b4:	60a3      	str	r3, [r4, #8]
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	071a      	lsls	r2, r3, #28
 80092ba:	d525      	bpl.n	8009308 <__swbuf_r+0x68>
 80092bc:	6923      	ldr	r3, [r4, #16]
 80092be:	b31b      	cbz	r3, 8009308 <__swbuf_r+0x68>
 80092c0:	6823      	ldr	r3, [r4, #0]
 80092c2:	6922      	ldr	r2, [r4, #16]
 80092c4:	1a98      	subs	r0, r3, r2
 80092c6:	6963      	ldr	r3, [r4, #20]
 80092c8:	b2f6      	uxtb	r6, r6
 80092ca:	4283      	cmp	r3, r0
 80092cc:	4637      	mov	r7, r6
 80092ce:	dc04      	bgt.n	80092da <__swbuf_r+0x3a>
 80092d0:	4621      	mov	r1, r4
 80092d2:	4628      	mov	r0, r5
 80092d4:	f7ff fda2 	bl	8008e1c <_fflush_r>
 80092d8:	b9e0      	cbnz	r0, 8009314 <__swbuf_r+0x74>
 80092da:	68a3      	ldr	r3, [r4, #8]
 80092dc:	3b01      	subs	r3, #1
 80092de:	60a3      	str	r3, [r4, #8]
 80092e0:	6823      	ldr	r3, [r4, #0]
 80092e2:	1c5a      	adds	r2, r3, #1
 80092e4:	6022      	str	r2, [r4, #0]
 80092e6:	701e      	strb	r6, [r3, #0]
 80092e8:	6962      	ldr	r2, [r4, #20]
 80092ea:	1c43      	adds	r3, r0, #1
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d004      	beq.n	80092fa <__swbuf_r+0x5a>
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	07db      	lsls	r3, r3, #31
 80092f4:	d506      	bpl.n	8009304 <__swbuf_r+0x64>
 80092f6:	2e0a      	cmp	r6, #10
 80092f8:	d104      	bne.n	8009304 <__swbuf_r+0x64>
 80092fa:	4621      	mov	r1, r4
 80092fc:	4628      	mov	r0, r5
 80092fe:	f7ff fd8d 	bl	8008e1c <_fflush_r>
 8009302:	b938      	cbnz	r0, 8009314 <__swbuf_r+0x74>
 8009304:	4638      	mov	r0, r7
 8009306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009308:	4621      	mov	r1, r4
 800930a:	4628      	mov	r0, r5
 800930c:	f000 f806 	bl	800931c <__swsetup_r>
 8009310:	2800      	cmp	r0, #0
 8009312:	d0d5      	beq.n	80092c0 <__swbuf_r+0x20>
 8009314:	f04f 37ff 	mov.w	r7, #4294967295
 8009318:	e7f4      	b.n	8009304 <__swbuf_r+0x64>
	...

0800931c <__swsetup_r>:
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	4b2a      	ldr	r3, [pc, #168]	; (80093c8 <__swsetup_r+0xac>)
 8009320:	4605      	mov	r5, r0
 8009322:	6818      	ldr	r0, [r3, #0]
 8009324:	460c      	mov	r4, r1
 8009326:	b118      	cbz	r0, 8009330 <__swsetup_r+0x14>
 8009328:	6a03      	ldr	r3, [r0, #32]
 800932a:	b90b      	cbnz	r3, 8009330 <__swsetup_r+0x14>
 800932c:	f7fd ffa8 	bl	8007280 <__sinit>
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009336:	0718      	lsls	r0, r3, #28
 8009338:	d422      	bmi.n	8009380 <__swsetup_r+0x64>
 800933a:	06d9      	lsls	r1, r3, #27
 800933c:	d407      	bmi.n	800934e <__swsetup_r+0x32>
 800933e:	2309      	movs	r3, #9
 8009340:	602b      	str	r3, [r5, #0]
 8009342:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009346:	81a3      	strh	r3, [r4, #12]
 8009348:	f04f 30ff 	mov.w	r0, #4294967295
 800934c:	e034      	b.n	80093b8 <__swsetup_r+0x9c>
 800934e:	0758      	lsls	r0, r3, #29
 8009350:	d512      	bpl.n	8009378 <__swsetup_r+0x5c>
 8009352:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009354:	b141      	cbz	r1, 8009368 <__swsetup_r+0x4c>
 8009356:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800935a:	4299      	cmp	r1, r3
 800935c:	d002      	beq.n	8009364 <__swsetup_r+0x48>
 800935e:	4628      	mov	r0, r5
 8009360:	f7fe ff0e 	bl	8008180 <_free_r>
 8009364:	2300      	movs	r3, #0
 8009366:	6363      	str	r3, [r4, #52]	; 0x34
 8009368:	89a3      	ldrh	r3, [r4, #12]
 800936a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800936e:	81a3      	strh	r3, [r4, #12]
 8009370:	2300      	movs	r3, #0
 8009372:	6063      	str	r3, [r4, #4]
 8009374:	6923      	ldr	r3, [r4, #16]
 8009376:	6023      	str	r3, [r4, #0]
 8009378:	89a3      	ldrh	r3, [r4, #12]
 800937a:	f043 0308 	orr.w	r3, r3, #8
 800937e:	81a3      	strh	r3, [r4, #12]
 8009380:	6923      	ldr	r3, [r4, #16]
 8009382:	b94b      	cbnz	r3, 8009398 <__swsetup_r+0x7c>
 8009384:	89a3      	ldrh	r3, [r4, #12]
 8009386:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800938a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800938e:	d003      	beq.n	8009398 <__swsetup_r+0x7c>
 8009390:	4621      	mov	r1, r4
 8009392:	4628      	mov	r0, r5
 8009394:	f000 f884 	bl	80094a0 <__smakebuf_r>
 8009398:	89a0      	ldrh	r0, [r4, #12]
 800939a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800939e:	f010 0301 	ands.w	r3, r0, #1
 80093a2:	d00a      	beq.n	80093ba <__swsetup_r+0x9e>
 80093a4:	2300      	movs	r3, #0
 80093a6:	60a3      	str	r3, [r4, #8]
 80093a8:	6963      	ldr	r3, [r4, #20]
 80093aa:	425b      	negs	r3, r3
 80093ac:	61a3      	str	r3, [r4, #24]
 80093ae:	6923      	ldr	r3, [r4, #16]
 80093b0:	b943      	cbnz	r3, 80093c4 <__swsetup_r+0xa8>
 80093b2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80093b6:	d1c4      	bne.n	8009342 <__swsetup_r+0x26>
 80093b8:	bd38      	pop	{r3, r4, r5, pc}
 80093ba:	0781      	lsls	r1, r0, #30
 80093bc:	bf58      	it	pl
 80093be:	6963      	ldrpl	r3, [r4, #20]
 80093c0:	60a3      	str	r3, [r4, #8]
 80093c2:	e7f4      	b.n	80093ae <__swsetup_r+0x92>
 80093c4:	2000      	movs	r0, #0
 80093c6:	e7f7      	b.n	80093b8 <__swsetup_r+0x9c>
 80093c8:	20000070 	.word	0x20000070

080093cc <_raise_r>:
 80093cc:	291f      	cmp	r1, #31
 80093ce:	b538      	push	{r3, r4, r5, lr}
 80093d0:	4604      	mov	r4, r0
 80093d2:	460d      	mov	r5, r1
 80093d4:	d904      	bls.n	80093e0 <_raise_r+0x14>
 80093d6:	2316      	movs	r3, #22
 80093d8:	6003      	str	r3, [r0, #0]
 80093da:	f04f 30ff 	mov.w	r0, #4294967295
 80093de:	bd38      	pop	{r3, r4, r5, pc}
 80093e0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80093e2:	b112      	cbz	r2, 80093ea <_raise_r+0x1e>
 80093e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093e8:	b94b      	cbnz	r3, 80093fe <_raise_r+0x32>
 80093ea:	4620      	mov	r0, r4
 80093ec:	f000 f830 	bl	8009450 <_getpid_r>
 80093f0:	462a      	mov	r2, r5
 80093f2:	4601      	mov	r1, r0
 80093f4:	4620      	mov	r0, r4
 80093f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093fa:	f000 b817 	b.w	800942c <_kill_r>
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d00a      	beq.n	8009418 <_raise_r+0x4c>
 8009402:	1c59      	adds	r1, r3, #1
 8009404:	d103      	bne.n	800940e <_raise_r+0x42>
 8009406:	2316      	movs	r3, #22
 8009408:	6003      	str	r3, [r0, #0]
 800940a:	2001      	movs	r0, #1
 800940c:	e7e7      	b.n	80093de <_raise_r+0x12>
 800940e:	2400      	movs	r4, #0
 8009410:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009414:	4628      	mov	r0, r5
 8009416:	4798      	blx	r3
 8009418:	2000      	movs	r0, #0
 800941a:	e7e0      	b.n	80093de <_raise_r+0x12>

0800941c <raise>:
 800941c:	4b02      	ldr	r3, [pc, #8]	; (8009428 <raise+0xc>)
 800941e:	4601      	mov	r1, r0
 8009420:	6818      	ldr	r0, [r3, #0]
 8009422:	f7ff bfd3 	b.w	80093cc <_raise_r>
 8009426:	bf00      	nop
 8009428:	20000070 	.word	0x20000070

0800942c <_kill_r>:
 800942c:	b538      	push	{r3, r4, r5, lr}
 800942e:	4d07      	ldr	r5, [pc, #28]	; (800944c <_kill_r+0x20>)
 8009430:	2300      	movs	r3, #0
 8009432:	4604      	mov	r4, r0
 8009434:	4608      	mov	r0, r1
 8009436:	4611      	mov	r1, r2
 8009438:	602b      	str	r3, [r5, #0]
 800943a:	f7f9 fa30 	bl	800289e <_kill>
 800943e:	1c43      	adds	r3, r0, #1
 8009440:	d102      	bne.n	8009448 <_kill_r+0x1c>
 8009442:	682b      	ldr	r3, [r5, #0]
 8009444:	b103      	cbz	r3, 8009448 <_kill_r+0x1c>
 8009446:	6023      	str	r3, [r4, #0]
 8009448:	bd38      	pop	{r3, r4, r5, pc}
 800944a:	bf00      	nop
 800944c:	20000a24 	.word	0x20000a24

08009450 <_getpid_r>:
 8009450:	f7f9 ba1e 	b.w	8002890 <_getpid>

08009454 <__swhatbuf_r>:
 8009454:	b570      	push	{r4, r5, r6, lr}
 8009456:	460c      	mov	r4, r1
 8009458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800945c:	2900      	cmp	r1, #0
 800945e:	b096      	sub	sp, #88	; 0x58
 8009460:	4615      	mov	r5, r2
 8009462:	461e      	mov	r6, r3
 8009464:	da0d      	bge.n	8009482 <__swhatbuf_r+0x2e>
 8009466:	89a3      	ldrh	r3, [r4, #12]
 8009468:	f013 0f80 	tst.w	r3, #128	; 0x80
 800946c:	f04f 0100 	mov.w	r1, #0
 8009470:	bf0c      	ite	eq
 8009472:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009476:	2340      	movne	r3, #64	; 0x40
 8009478:	2000      	movs	r0, #0
 800947a:	6031      	str	r1, [r6, #0]
 800947c:	602b      	str	r3, [r5, #0]
 800947e:	b016      	add	sp, #88	; 0x58
 8009480:	bd70      	pop	{r4, r5, r6, pc}
 8009482:	466a      	mov	r2, sp
 8009484:	f000 f848 	bl	8009518 <_fstat_r>
 8009488:	2800      	cmp	r0, #0
 800948a:	dbec      	blt.n	8009466 <__swhatbuf_r+0x12>
 800948c:	9901      	ldr	r1, [sp, #4]
 800948e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009492:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009496:	4259      	negs	r1, r3
 8009498:	4159      	adcs	r1, r3
 800949a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800949e:	e7eb      	b.n	8009478 <__swhatbuf_r+0x24>

080094a0 <__smakebuf_r>:
 80094a0:	898b      	ldrh	r3, [r1, #12]
 80094a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80094a4:	079d      	lsls	r5, r3, #30
 80094a6:	4606      	mov	r6, r0
 80094a8:	460c      	mov	r4, r1
 80094aa:	d507      	bpl.n	80094bc <__smakebuf_r+0x1c>
 80094ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80094b0:	6023      	str	r3, [r4, #0]
 80094b2:	6123      	str	r3, [r4, #16]
 80094b4:	2301      	movs	r3, #1
 80094b6:	6163      	str	r3, [r4, #20]
 80094b8:	b002      	add	sp, #8
 80094ba:	bd70      	pop	{r4, r5, r6, pc}
 80094bc:	ab01      	add	r3, sp, #4
 80094be:	466a      	mov	r2, sp
 80094c0:	f7ff ffc8 	bl	8009454 <__swhatbuf_r>
 80094c4:	9900      	ldr	r1, [sp, #0]
 80094c6:	4605      	mov	r5, r0
 80094c8:	4630      	mov	r0, r6
 80094ca:	f7fe fecb 	bl	8008264 <_malloc_r>
 80094ce:	b948      	cbnz	r0, 80094e4 <__smakebuf_r+0x44>
 80094d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094d4:	059a      	lsls	r2, r3, #22
 80094d6:	d4ef      	bmi.n	80094b8 <__smakebuf_r+0x18>
 80094d8:	f023 0303 	bic.w	r3, r3, #3
 80094dc:	f043 0302 	orr.w	r3, r3, #2
 80094e0:	81a3      	strh	r3, [r4, #12]
 80094e2:	e7e3      	b.n	80094ac <__smakebuf_r+0xc>
 80094e4:	89a3      	ldrh	r3, [r4, #12]
 80094e6:	6020      	str	r0, [r4, #0]
 80094e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094ec:	81a3      	strh	r3, [r4, #12]
 80094ee:	9b00      	ldr	r3, [sp, #0]
 80094f0:	6163      	str	r3, [r4, #20]
 80094f2:	9b01      	ldr	r3, [sp, #4]
 80094f4:	6120      	str	r0, [r4, #16]
 80094f6:	b15b      	cbz	r3, 8009510 <__smakebuf_r+0x70>
 80094f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094fc:	4630      	mov	r0, r6
 80094fe:	f000 f81d 	bl	800953c <_isatty_r>
 8009502:	b128      	cbz	r0, 8009510 <__smakebuf_r+0x70>
 8009504:	89a3      	ldrh	r3, [r4, #12]
 8009506:	f023 0303 	bic.w	r3, r3, #3
 800950a:	f043 0301 	orr.w	r3, r3, #1
 800950e:	81a3      	strh	r3, [r4, #12]
 8009510:	89a3      	ldrh	r3, [r4, #12]
 8009512:	431d      	orrs	r5, r3
 8009514:	81a5      	strh	r5, [r4, #12]
 8009516:	e7cf      	b.n	80094b8 <__smakebuf_r+0x18>

08009518 <_fstat_r>:
 8009518:	b538      	push	{r3, r4, r5, lr}
 800951a:	4d07      	ldr	r5, [pc, #28]	; (8009538 <_fstat_r+0x20>)
 800951c:	2300      	movs	r3, #0
 800951e:	4604      	mov	r4, r0
 8009520:	4608      	mov	r0, r1
 8009522:	4611      	mov	r1, r2
 8009524:	602b      	str	r3, [r5, #0]
 8009526:	f7f9 fa18 	bl	800295a <_fstat>
 800952a:	1c43      	adds	r3, r0, #1
 800952c:	d102      	bne.n	8009534 <_fstat_r+0x1c>
 800952e:	682b      	ldr	r3, [r5, #0]
 8009530:	b103      	cbz	r3, 8009534 <_fstat_r+0x1c>
 8009532:	6023      	str	r3, [r4, #0]
 8009534:	bd38      	pop	{r3, r4, r5, pc}
 8009536:	bf00      	nop
 8009538:	20000a24 	.word	0x20000a24

0800953c <_isatty_r>:
 800953c:	b538      	push	{r3, r4, r5, lr}
 800953e:	4d06      	ldr	r5, [pc, #24]	; (8009558 <_isatty_r+0x1c>)
 8009540:	2300      	movs	r3, #0
 8009542:	4604      	mov	r4, r0
 8009544:	4608      	mov	r0, r1
 8009546:	602b      	str	r3, [r5, #0]
 8009548:	f7f9 fa16 	bl	8002978 <_isatty>
 800954c:	1c43      	adds	r3, r0, #1
 800954e:	d102      	bne.n	8009556 <_isatty_r+0x1a>
 8009550:	682b      	ldr	r3, [r5, #0]
 8009552:	b103      	cbz	r3, 8009556 <_isatty_r+0x1a>
 8009554:	6023      	str	r3, [r4, #0]
 8009556:	bd38      	pop	{r3, r4, r5, pc}
 8009558:	20000a24 	.word	0x20000a24

0800955c <_init>:
 800955c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800955e:	bf00      	nop
 8009560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009562:	bc08      	pop	{r3}
 8009564:	469e      	mov	lr, r3
 8009566:	4770      	bx	lr

08009568 <_fini>:
 8009568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800956a:	bf00      	nop
 800956c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800956e:	bc08      	pop	{r3}
 8009570:	469e      	mov	lr, r3
 8009572:	4770      	bx	lr
