Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Applications/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20f02de1e1b848588249c47d51196ced --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot asyn_tb_behav xil_defaultlib.asyn_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.T_ff_str
Compiling module xil_defaultlib.asyn_cunt_default
Compiling module xil_defaultlib.asyn_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot asyn_tb_behav
