{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518678739981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518678739987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:12:19 2018 " "Processing started: Wed Feb 14 23:12:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518678739987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678739987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678739987 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Power dynamic power reduced timing performance and increased compilation time " "Aggressive Power optimization mode selected -- dynamic power will be prioritized at the potential cost of reduced timing performance and increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678740286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518678740357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518678740357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sha256 " "Found entity 1: tb_sha256" {  } { { "tb_sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/tb_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678751199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678751199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha256.sv(45) " "Verilog HDL information at sha256.sv(45): always construct contains both blocking and non-blocking assignments" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1518678751201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678751202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678751202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256 " "Elaborating entity \"sha256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518678751232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(63) " "Verilog HDL assignment warning at sha256.sv(63): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518678751253 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(78) " "Verilog HDL assignment warning at sha256.sv(78): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518678751253 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(85) " "Verilog HDL assignment warning at sha256.sv(85): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518678751253 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(94) " "Verilog HDL assignment warning at sha256.sv(94): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518678751253 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(120) " "Verilog HDL assignment warning at sha256.sv(120): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518678751253 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(138) " "Verilog HDL assignment warning at sha256.sv(138): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518678751253 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(145) " "Verilog HDL assignment warning at sha256.sv(145): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518678751253 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(154) " "Verilog HDL assignment warning at sha256.sv(154): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518678751254 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(221) " "Verilog HDL assignment warning at sha256.sv(221): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518678751254 "|sha256"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sha256.sv(223) " "Verilog HDL Case Statement warning at sha256.sv(223): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 223 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1518678751254 "|sha256"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518678755869 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518678757287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Evan Green/Desktop/sha256/output_files/sha256.map.smsg " "Generated suppressed messages file C:/Users/Evan Green/Desktop/sha256/output_files/sha256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678757387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518678757777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518678757777 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|message_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[16\] " "No output dependent on input pin \"output_addr\[16\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[17\] " "No output dependent on input pin \"output_addr\[17\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[18\] " "No output dependent on input pin \"output_addr\[18\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[19\] " "No output dependent on input pin \"output_addr\[19\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[20\] " "No output dependent on input pin \"output_addr\[20\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[21\] " "No output dependent on input pin \"output_addr\[21\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[22\] " "No output dependent on input pin \"output_addr\[22\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[23\] " "No output dependent on input pin \"output_addr\[23\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[24\] " "No output dependent on input pin \"output_addr\[24\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[25\] " "No output dependent on input pin \"output_addr\[25\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[26\] " "No output dependent on input pin \"output_addr\[26\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[27\] " "No output dependent on input pin \"output_addr\[27\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[28\] " "No output dependent on input pin \"output_addr\[28\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[29\] " "No output dependent on input pin \"output_addr\[29\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[30\] " "No output dependent on input pin \"output_addr\[30\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[31\] " "No output dependent on input pin \"output_addr\[31\]\"" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518678758112 "|sha256|output_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1518678758112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3659 " "Implemented 3659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518678758124 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518678758124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3477 " "Implemented 3477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518678758124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518678758124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518678758164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 23:12:38 2018 " "Processing ended: Wed Feb 14 23:12:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518678758164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518678758164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518678758164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678758164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1518678759383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518678759388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:12:39 2018 " "Processing started: Wed Feb 14 23:12:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518678759388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1518678759388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sha256 -c sha256 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1518678759388 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1518678759476 ""}
{ "Info" "0" "" "Project  = sha256" {  } {  } 0 0 "Project  = sha256" 0 0 "Fitter" 0 0 1518678759477 ""}
{ "Info" "0" "" "Revision = sha256" {  } {  } 0 0 "Revision = sha256" 0 0 "Fitter" 0 0 1518678759477 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Power dynamic power reduced timing performance and increased compilation time " "Aggressive Power optimization mode selected -- dynamic power will be prioritized at the potential cost of reduced timing performance and increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1518678759596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1518678759600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518678759600 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sha256 EP2AGX45DF29I5 " "Selected device EP2AGX45DF29I5 for design \"sha256\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518678759628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518678759677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518678759677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518678760076 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1518678760086 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX45DF29C5 " "Device EP2AGX45DF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29C5 " "Device EP2AGX65DF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29I5 " "Device EP2AGX65DF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95EF29C5 " "Device EP2AGX95EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95EF29I5 " "Device EP2AGX95EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29C5 " "Device EP2AGX125EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I5ES " "Device EP2AGX125EF29I5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I5 " "Device EP2AGX125EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29C5ES " "Device EP2AGX125EF29C5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29C5 " "Device EP2AGX190EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29I5 " "Device EP2AGX190EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29C5 " "Device EP2AGX260EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29I5 " "Device EP2AGX260EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518678760245 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518678760245 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AB16 " "Pin ~ALTERA_nCEO~ is reserved at location AB16" {  } { { "f:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 7997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518678760260 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518678760260 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518678760264 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "182 182 " "No exact pin location assignment(s) for 182 pins of 182 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1518678760932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sha256.sdc " "Synopsys Design Constraints File file not found: 'sha256.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1518678761506 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1518678761507 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1518678761548 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1518678761548 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1518678761550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_clk~output " "Destination node mem_clk~output" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 7844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1518678761921 ""}  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 7894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518678761921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN AF15 (CLK4, DIFFCLK_0n)) " "Automatically promoted node reset_n~input (placed in PIN AF15 (CLK4, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_we~reg0 " "Destination node mem_we~reg0" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 1988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_write_data\[7\]~reg0 " "Destination node mem_write_data\[7\]~reg0" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_write_data\[15\]~reg0 " "Destination node mem_write_data\[15\]~reg0" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_write_data\[23\]~reg0 " "Destination node mem_write_data\[23\]~reg0" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h5\[0\] " "Destination node h5\[0\]" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h3\[0\] " "Destination node h3\[0\]" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h2\[0\] " "Destination node h2\[0\]" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h7\[1\] " "Destination node h7\[1\]" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h5\[1\] " "Destination node h5\[1\]" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h1\[1\] " "Destination node h1\[1\]" {  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518678761921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1518678761921 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1518678761921 ""}  } { { "sha256.sv" "" { Text "C:/Users/Evan Green/Desktop/sha256/sha256.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 0 { 0 ""} 0 7895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518678761921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518678762517 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518678762521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518678762521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518678762526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518678762533 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518678762538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518678762538 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518678762540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518678762720 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1518678762723 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518678762723 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1518678762759 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1518678763006 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "180 unused 2.5V 129 51 0 " "Number of I/O pins in group: 180 (unused VREF, 2.5V VCCIO, 129 input, 51 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1518678763016 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1518678763016 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1518678763016 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 3 51 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 68 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 64 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 48 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 68 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 52 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518678763018 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1518678763018 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1518678763018 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518678763263 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1518678763272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518678765389 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1518678765430 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1518678765678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518678766439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518678766470 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518678805587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:39 " "Fitter placement operations ending: elapsed time is 00:00:39" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518678805587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518678806357 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1518678808702 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1518678808950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X36_Y11 X47_Y21 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X36_Y11 to location X47_Y21" {  } { { "loc" "" { Generic "C:/Users/Evan Green/Desktop/sha256/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X36_Y11 to location X47_Y21"} { { 12 { 0 ""} 36 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1518678810861 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518678810861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1518678816324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518678816329 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.74 " "Total time spent on timing analysis during the Fitter is 2.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1518678817682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518678817702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518678818251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518678818293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518678818966 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518678820210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Evan Green/Desktop/sha256/output_files/sha256.fit.smsg " "Generated suppressed messages file C:/Users/Evan Green/Desktop/sha256/output_files/sha256.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518678821260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1861 " "Peak virtual memory: 1861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518678822396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 23:13:42 2018 " "Processing ended: Wed Feb 14 23:13:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518678822396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518678822396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518678822396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518678822396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1518678823466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518678823471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:13:43 2018 " "Processing started: Wed Feb 14 23:13:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518678823471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1518678823471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sha256 -c sha256 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1518678823471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1518678823819 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1518678826256 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1518678826373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518678826848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 23:13:46 2018 " "Processing ended: Wed Feb 14 23:13:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518678826848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518678826848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518678826848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1518678826848 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1518678827596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1518678828113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518678828118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:13:47 2018 " "Processing started: Wed Feb 14 23:13:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518678828118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678828118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sha256 -c sha256 " "Command: quartus_sta sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678828118 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1518678828224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678828459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678828459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678828509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678828509 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sha256.sdc " "Synopsys Design Constraints File file not found: 'sha256.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829066 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518678829074 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829074 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829102 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1518678829103 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518678829115 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1518678829328 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.785 " "Worst-case setup slack is -7.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678829334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678829334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.785           -6448.703 clk  " "   -7.785           -6448.703 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678829334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678829363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678829363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 clk  " "    0.366               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678829363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678829409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678829409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -1979.389 clk  " "   -2.846           -1979.389 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678829409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829409 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518678829641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678829700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678830544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678830902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1518678830979 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678830979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.804 " "Worst-case setup slack is -7.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678830987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678830987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.804           -6309.270 clk  " "   -7.804           -6309.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678830987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678830987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk  " "    0.356               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -1978.969 clk  " "   -2.846           -1978.969 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831041 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518678831121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831352 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1518678831377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.991 " "Worst-case setup slack is -2.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.991           -2306.060 clk  " "   -2.991           -2306.060 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk  " "    0.156               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -822.332 clk  " "   -2.846            -822.332 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518678831436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678831436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678832352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678832352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678832503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678832517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678832527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518678832639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 23:13:52 2018 " "Processing ended: Wed Feb 14 23:13:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518678832639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518678832639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518678832639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678832639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518678833718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518678833722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:13:53 2018 " "Processing started: Wed Feb 14 23:13:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518678833722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1518678833722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sha256 -c sha256 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1518678833722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1518678834341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sha256_5_900mv_100c_slow.svo C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/ simulation " "Generated file sha256_5_900mv_100c_slow.svo in folder \"C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1518678835360 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sha256_5_900mv_-40c_slow.svo C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/ simulation " "Generated file sha256_5_900mv_-40c_slow.svo in folder \"C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1518678836042 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sha256_min_900mv_-40c_fast.svo C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/ simulation " "Generated file sha256_min_900mv_-40c_fast.svo in folder \"C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1518678836742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sha256.svo C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/ simulation " "Generated file sha256.svo in folder \"C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1518678837432 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sha256_5_900mv_100c_v_slow.sdo C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/ simulation " "Generated file sha256_5_900mv_100c_v_slow.sdo in folder \"C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1518678837985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sha256_5_900mv_-40c_v_slow.sdo C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/ simulation " "Generated file sha256_5_900mv_-40c_v_slow.sdo in folder \"C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1518678838543 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sha256_min_900mv_-40c_v_fast.sdo C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/ simulation " "Generated file sha256_min_900mv_-40c_v_fast.sdo in folder \"C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1518678839118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sha256_v.sdo C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/ simulation " "Generated file sha256_v.sdo in folder \"C:/Users/Evan Green/Desktop/sha256/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1518678839691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518678839815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 23:13:59 2018 " "Processing ended: Wed Feb 14 23:13:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518678839815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518678839815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518678839815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1518678839815 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1518678840502 ""}
