Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 18 15:49:59 2023
| Host         : DESKTOP-IRHHT3D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Multi_Channel_top_control_sets_placed.rpt
| Design       : Multi_Channel_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   327 |
| Unused register locations in slices containing registers |  1693 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |             228 |          143 |
| No           | Yes                   | No                     |             208 |           96 |
| Yes          | No                    | No                     |             291 |           75 |
| Yes          | No                    | Yes                    |            1145 |          389 |
| Yes          | Yes                   | No                     |             396 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                 Enable Signal                                                |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|  Control_new/cmd_channel_reg[4]_LDC_i_1_n_0  |                                                                                                              | Control_new/cmd_channel_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  Control_new/cmd_channel_reg[6]_LDC_i_1_n_0  |                                                                                                              | Control_new/cmd_channel_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  Control_new/cmd_channel_reg[5]_LDC_i_1_n_0  |                                                                                                              | Control_new/cmd_channel_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  Control_new/cmd_channel_reg[7]_LDC_i_1_n_0  |                                                                                                              | Control_new/cmd_channel_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  Control_new/cmd_channel_reg[3]_LDC_i_1_n_0  |                                                                                                              | Control_new/cmd_channel_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  Control_new/cmd_channel_reg[0]_LDC_i_1_n_0  |                                                                                                              | Control_new/cmd_channel_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  Control_new/cmd_channel_reg[1]_LDC_i_1_n_0  |                                                                                                              | Control_new/cmd_channel_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  Control_new/cmd_channel_reg[2]_LDC_i_1_n_0  |                                                                                                              | Control_new/cmd_channel_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  Control_new/cmd_data_reg[15]_LDC_i_1_n_0    |                                                                                                              | Control_new/cmd_data_reg[15]_LDC_i_2_n_0    |                1 |              1 |
|  Control_new/cmd_data_reg[11]_LDC_i_1_n_0    |                                                                                                              | Control_new/cmd_data_reg[11]_LDC_i_2_n_0    |                1 |              1 |
|  Control_new/cmd_data_reg[2]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[2]_LDC_i_2_n_0     |                1 |              1 |
|  Control_new/cmd_data_reg[4]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[4]_LDC_i_2_n_0     |                1 |              1 |
|  Control_new/cmd_data_reg[5]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[5]_LDC_i_2_n_0     |                1 |              1 |
|  Control_new/cmd_data_reg[1]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[1]_LDC_i_2_n_0     |                1 |              1 |
|  Control_new/cmd_data_reg[0]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[0]_LDC_i_2_n_0     |                1 |              1 |
|  Control_new/cmd_data_reg[14]_LDC_i_1_n_0    |                                                                                                              | Control_new/cmd_data_reg[14]_LDC_i_2_n_0    |                1 |              1 |
|  Control_new/cmd_data_reg[12]_LDC_i_1_n_0    |                                                                                                              | Control_new/cmd_data_reg[12]_LDC_i_2_n_0    |                1 |              1 |
|  Control_new/cmd_data_reg[10]_LDC_i_1_n_0    |                                                                                                              | Control_new/cmd_data_reg[10]_LDC_i_2_n_0    |                1 |              1 |
|  Control_new/cmd_data_reg[13]_LDC_i_1_n_0    |                                                                                                              | Control_new/cmd_data_reg[13]_LDC_i_2_n_0    |                1 |              1 |
|  Control_new/cmd_data_reg[6]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[6]_LDC_i_2_n_0     |                1 |              1 |
|  Control_new/cmd_data_reg[3]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[3]_LDC_i_2_n_0     |                1 |              1 |
|  Control_new/cmd_data_reg[9]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[9]_LDC_i_2_n_0     |                1 |              1 |
|  Control_new/cmd_data_reg[7]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[7]_LDC_i_2_n_0     |                1 |              1 |
|  Control_new/cmd_data_reg[8]_LDC_i_1_n_0     |                                                                                                              | Control_new/cmd_data_reg[8]_LDC_i_2_n_0     |                1 |              1 |
|  u_pid_contorl/AD_output_reg[12]_LDC_i_1_n_0 |                                                                                                              | u_pid_contorl/AD_output_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  u_pid_contorl/AD_output_reg[13]_LDC_i_1_n_0 |                                                                                                              | u_pid_contorl/AD_output_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  u_pid_contorl/AD_output_reg[10]_LDC_i_1_n_0 |                                                                                                              | u_pid_contorl/AD_output_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  u_pid_contorl/AD_output_reg[11]_LDC_i_1_n_0 |                                                                                                              | u_pid_contorl/AD_output_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  u_pid_contorl/AD_output_reg[0]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  u_pid_contorl/AD_output_reg[15]_LDC_i_1_n_0 |                                                                                                              | u_pid_contorl/AD_output_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  u_pid_contorl/AD_output_reg[1]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  u_pid_contorl/AD_output_reg[5]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  u_pid_contorl/AD_output_reg[14]_LDC_i_1_n_0 |                                                                                                              | u_pid_contorl/AD_output_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  u_pid_contorl/AD_output_reg[9]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  u_pid_contorl/AD_output_reg[2]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  u_pid_contorl/AD_output_reg[6]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  u_pid_contorl/AD_output_reg[3]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  u_pid_contorl/AD_output_reg[4]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  u_pid_contorl/AD_output_reg[7]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  u_pid_contorl/AD_output_reg[8]_LDC_i_1_n_0  |                                                                                                              | u_pid_contorl/AD_output_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  uart_top_new/channel_reg[1]_LDC_i_1_n_0     |                                                                                                              | uart_top_new/channel_reg[1]_LDC_i_2_n_0     |                1 |              1 |
|  uart_top_new/channel_reg[0]_LDC_i_1_n_0     |                                                                                                              | uart_top_new/channel_reg[0]_LDC_i_2_n_0     |                1 |              1 |
|  uart_top_new/channel_reg[2]_LDC_i_1_n_0     |                                                                                                              | uart_top_new/channel_reg[2]_LDC_i_2_n_0     |                1 |              1 |
|  uart_top_new/channel_reg[4]_LDC_i_1_n_0     |                                                                                                              | uart_top_new/channel_reg[4]_LDC_i_2_n_0     |                1 |              1 |
|  uart_top_new/channel_reg[5]_LDC_i_1_n_0     |                                                                                                              | uart_top_new/channel_reg[5]_LDC_i_2_n_0     |                1 |              1 |
|  uart_top_new/channel_reg[6]_LDC_i_1_n_0     |                                                                                                              | uart_top_new/channel_reg[6]_LDC_i_2_n_0     |                1 |              1 |
|  uart_top_new/channel_reg[3]_LDC_i_1_n_0     |                                                                                                              | uart_top_new/channel_reg[3]_LDC_i_2_n_0     |                1 |              1 |
|  uart_top_new/channel_reg[7]_LDC_i_1_n_0     |                                                                                                              | uart_top_new/channel_reg[7]_LDC_i_2_n_0     |                1 |              1 |
|  uart_top_new/value_reg[10]_LDC_i_1_n_0      |                                                                                                              | uart_top_new/value_reg[10]_LDC_i_2_n_0      |                1 |              1 |
|  uart_top_new/value_reg[0]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[0]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[11]_LDC_i_1_n_0      |                                                                                                              | uart_top_new/value_reg[11]_LDC_i_2_n_0      |                1 |              1 |
|  uart_top_new/value_reg[15]_LDC_i_1_n_0      |                                                                                                              | uart_top_new/value_reg[15]_LDC_i_2_n_0      |                1 |              1 |
|  uart_top_new/value_reg[1]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[1]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[2]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[2]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[9]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[9]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[8]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[8]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[14]_LDC_i_1_n_0      |                                                                                                              | uart_top_new/value_reg[14]_LDC_i_2_n_0      |                1 |              1 |
|  uart_top_new/value_reg[12]_LDC_i_1_n_0      |                                                                                                              | uart_top_new/value_reg[12]_LDC_i_2_n_0      |                1 |              1 |
|  uart_top_new/value_reg[3]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[3]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[4]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[4]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[5]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[5]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[6]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[6]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[7]_LDC_i_1_n_0       |                                                                                                              | uart_top_new/value_reg[7]_LDC_i_2_n_0       |                1 |              1 |
|  uart_top_new/value_reg[13]_LDC_i_1_n_0      |                                                                                                              | uart_top_new/value_reg[13]_LDC_i_2_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/SCLK_i_1_n_0                                                                            | DAC_2/SPI_Master_new/CS_reg_0               |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/CS_i_1_n_0                                                                              | DAC_2/SPI_Master_new/CS_reg_0               |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[8]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_channel_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_channel_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_channel_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_channel_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_channel_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_channel_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_channel_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_channel_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[1]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[0]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[5]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[12]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[14]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[11]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[15]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[3]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[2]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[4]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[10]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[6]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[13]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[7]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[8]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/cmd_data_reg[9]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[7]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[9]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[3]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/AD_output_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[6]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[13]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/channel_reg[0]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/channel_reg[1]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/channel_reg[2]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/channel_reg[5]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/channel_reg[7]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/channel_reg[3]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/channel_reg[6]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/channel_reg[4]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[11]_LDC_i_2_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[0]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[10]_LDC_i_2_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[15]_LDC_i_2_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[5]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[14]_LDC_i_2_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[6]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[12]_LDC_i_2_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[7]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[9]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[13]_LDC_i_2_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[4]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[3]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[8]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[2]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                              | uart_top_new/value_reg[1]_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[10]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[12]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[14]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[0]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[1]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[5]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[4]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | Voltage2Temp/W                                                                                               | AD7606_1/ad_ch8_reg[0]_0                    |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[2]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[11]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_data_reg[15]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_channel_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_channel_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_channel_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_channel_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_channel_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_channel_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_2/cmd                                                                                                    | u_pid_contorl/Target_Temp2_reg[6]_0         |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_channel_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                         | Control_new/cmd_channel_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_4[15]_i_1_n_0                                                                          | u_pid_contorl/Target_Temp2_reg[6]_0         |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_1/cmd                                                                                                    | u_pid_contorl/Target_Temp2_reg[6]_0         |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/CS_i_1__0_n_0                                                                           | DAC_2/SPI_Master_new/CS_reg_0               |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/SCLK_i_1__0_n_0                                                                         | DAC_2/SPI_Master_new/CS_reg_0               |                1 |              1 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_cs_i_1_n_0                                                                                       | u_pid_contorl/P_reg[0]_0                    |                1 |              1 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_convstab_i_1_n_0                                                                                 | u_pid_contorl/P_reg[0]_0                    |                1 |              1 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_rd_i_1_n_0                                                                                       | u_pid_contorl/P_reg[0]_0                    |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[12]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[13]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[11]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[15]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[14]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[9]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                        | u_pid_contorl/AD_output_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_3[15]_i_1_n_0                                                                          | u_pid_contorl/Target_Temp2_reg[6]_0         |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[13]_LDC_i_1_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_1[15]_i_1_n_0                                                                          | u_pid_contorl/Target_Temp2_reg[6]_0         |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_tx_inst/bit_flag_reg_n_0                                                        | DAC_2/SPI_Master_new/CS_reg_0               |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                            | uart_top_new/channel_reg[1]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                            | uart_top_new/channel_reg[0]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                            | uart_top_new/channel_reg[2]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                            | uart_top_new/channel_reg[4]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                            | uart_top_new/channel_reg[5]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                            | uart_top_new/channel_reg[6]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                            | uart_top_new/channel_reg[3]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                            | uart_top_new/channel_reg[7]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[10]_LDC_i_1_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[0]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[11]_LDC_i_1_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[15]_LDC_i_1_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[1]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[2]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[9]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[8]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[14]_LDC_i_1_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[12]_LDC_i_1_n_0      |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[3]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[4]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[5]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[6]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                             | uart_top_new/value_reg[7]_LDC_i_1_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_1/Channel_en_reg[7]_i_1_n_0                                                                              | Control_new/channel_state_reg[0]_0          |                1 |              2 |
|  clk_IBUF_BUFG                               | Control_new/DAC2_Channel_en[7]_i_1_n_0                                                                       | Control_new/LD3_Current_reg[13]_0           |                1 |              2 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/P_reg[0]_0                    |                1 |              2 |
|  clk_IBUF_BUFG                               | Control_new/DA1_open_state[7]_i_1_n_0                                                                        | Control_new/LD3_Current_reg[13]_0           |                1 |              2 |
|  clk_IBUF_BUFG                               | DAC_2/Channel_en_reg[7]_i_1__0_n_0                                                                           | u_pid_contorl/error_sum_1_reg[0]_0          |                1 |              3 |
|  clk_IBUF_BUFG                               | Control_new/LD3_Current[15]_i_1_n_0                                                                          | Control_new/LD3_Current_reg[13]_0           |                1 |              3 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_rx_inst/bit_flag_reg_n_0                                                        | Control_new/LD3_reverse_voltage_reg[0]_0    |                1 |              4 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_tx_inst/bit_cnt[3]_i_1_n_0                                                      | DAC_2/SPI_Master_new/CS_reg_0               |                1 |              4 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/E[0]                                                                                    | DAC_2/SPI_Master_new/CS_reg_0               |                1 |              4 |
|  clk_IBUF_BUFG                               | AD7606_1/FSM_sequential_state[3]_i_1_n_0                                                                     | AD7606_1/ad_ch8_reg[0]_0                    |                2 |              4 |
|  clk_IBUF_BUFG                               | Control_new/control_state[3]_i_1_n_0                                                                         | Control_new/channel_state_reg[0]_0          |                2 |              4 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/E[0]                                                                                    | DAC_2/SPI_Master_new/CS_reg_0               |                1 |              4 |
|  clk_IBUF_BUFG                               | Voltage2Temp/cnt                                                                                             | AD7606_1/ad_ch8_reg[0]_0                    |                2 |              4 |
|  clk_IBUF_BUFG                               | Control_new/DAC1_Channel_en[7]_i_1_n_0                                                                       | Control_new/channel_state_reg[0]_0          |                1 |              4 |
|  clk_IBUF_BUFG                               | Control_new/DAC1_Channel_en[7]_i_1_n_0                                                                       | u_pid_contorl/Target_Temp2_reg[6]_0         |                1 |              4 |
|  clk_IBUF_BUFG                               | Control_new/change_target_temp0                                                                              | Control_new/channel_state_reg[0]_0          |                1 |              4 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_last_2[15]_i_1_n_0                                                                       | u_pid_contorl/allow_adjust[3]_i_2_n_0       |                1 |              4 |
|  clk_IBUF_BUFG                               | uart_top_new/frame_state[3]_i_1_n_0                                                                          | Control_new/LD3_reverse_voltage_reg[0]_0    |                3 |              4 |
|  clk_IBUF_BUFG                               | u_pid_contorl/mul_cnt[3]_i_1_n_0                                                                             | u_pid_contorl/Target_Temp2_reg[6]_0         |                2 |              4 |
|  clk_IBUF_BUFG                               | u_pid_contorl/pid_state[3]_i_1_n_0                                                                           | u_pid_contorl/allow_adjust[3]_i_2_n_0       |                4 |              4 |
|  clk_IBUF_BUFG                               | DAC_2/Channel_en_reg[7]_i_1__0_n_0                                                                           | Control_new/channel_state_reg[0]_0          |                1 |              5 |
|  clk_IBUF_BUFG                               | DAC_2/FSM_onehot_DAC_init_state[4]_i_1__0_n_0                                                                | Control_new/channel_state_reg[0]_0          |                2 |              5 |
|  clk_IBUF_BUFG                               | DAC_1/FSM_onehot_DAC_init_state[4]_i_1_n_0                                                                   | u_pid_contorl/Target_Temp2_reg[6]_0         |                1 |              5 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/counter_0                                                                               | DAC_2/SPI_Master_new/CS_reg_0               |                3 |              6 |
|  clk_IBUF_BUFG                               | Control_new/DAC2_Channel_en[7]_i_1_n_0                                                                       | Control_new/channel_state_reg[0]_0          |                3 |              6 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_3[15]_i_1_n_0                                                                          | Control_new/channel_state_reg[0]_0          |                1 |              6 |
|  clk_IBUF_BUFG                               |                                                                                                              | AD7606_1/ad_ch8_reg[0]_0                    |                4 |              6 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/counter_0                                                                               | DAC_2/SPI_Master_new/CS_reg_0               |                3 |              6 |
|  clk_IBUF_BUFG                               | DAC_1/Channel_en_reg[7]_i_1_n_0                                                                              | u_pid_contorl/Target_Temp2_reg[6]_0         |                1 |              6 |
|  clk_IBUF_BUFG                               | Control_new/DA1_open_state[7]_i_1_n_0                                                                        | u_pid_contorl/Target_Temp2_reg[6]_0         |                3 |              6 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_last_3[15]_i_1_n_0                                                                       | Control_new/LD3_Current_reg[13]_0           |                1 |              7 |
|  clk_IBUF_BUFG                               |                                                                                                              |                                             |                5 |              7 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_rx_inst/rx_flag                                                                 | Control_new/LD3_reverse_voltage_reg[0]_0    |                1 |              8 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_last_4[15]_i_1_n_0                                                                       | Control_new/LD3_Current_reg[13]_0           |                2 |              8 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_last_1[15]_i_1_n_0                                                                       | u_pid_contorl/cnt[31]_i_3_n_0               |                2 |              8 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_last_1[15]_i_1_n_0                                                                       | Control_new/LD3_Current_reg[13]_0           |                1 |              8 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_rx_inst/bit_data0                                                               | Control_new/LD3_reverse_voltage_reg[0]_0    |                1 |              8 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_last_4[15]_i_1_n_0                                                                       | u_pid_contorl/cnt[31]_i_3_n_0               |                2 |              8 |
|  clk_IBUF_BUFG                               | uart_top_new/mode[7]_i_1_n_0                                                                                 | Control_new/LD3_reverse_voltage_reg[0]_0    |                1 |              8 |
|  clk_IBUF_BUFG                               | Control_new/DA1_open_state[7]_i_1_n_0                                                                        | Control_new/channel_state_reg[0]_0          |                2 |              8 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_3[15]_i_1_n_0                                                                          | u_pid_contorl/cnt[31]_i_3_n_0               |                2 |              9 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/allow_adjust[3]_i_2_n_0       |                7 |              9 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_last_3[15]_i_1_n_0                                                                       | u_pid_contorl/cnt[31]_i_3_n_0               |                3 |              9 |
|  clk_IBUF_BUFG                               | DAC_2/DAC_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              | DAC_2/SPI_Master_new/CS_reg_0               |                3 |             10 |
|  clk_IBUF_BUFG                               | DAC_1/DAC_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]              | DAC_2/SPI_Master_new/CS_reg_0               |                2 |             10 |
|  clk_IBUF_BUFG                               | DAC_1/DAC_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              | DAC_2/SPI_Master_new/CS_reg_0               |                3 |             10 |
|  clk_IBUF_BUFG                               | DAC_2/DAC_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]              | DAC_2/SPI_Master_new/CS_reg_0               |                3 |             10 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_last_2[15]_i_1_n_0                                                                       | u_pid_contorl/error_sum_1_reg[0]_0          |                3 |             12 |
|  clk_IBUF_BUFG                               | u_pid_contorl/Target_Temp4[15]_i_1_n_0                                                                       | u_pid_contorl/allow_adjust[3]_i_2_n_0       |                4 |             13 |
|  clk_IBUF_BUFG                               | Control_new/LD3_Current[15]_i_1_n_0                                                                          | Control_new/LD3_reverse_voltage_reg[0]_0    |                3 |             13 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_1[15]_i_1_n_0                                                                          | u_pid_contorl/cnt[31]_i_3_n_0               |                4 |             15 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_2[15]_i_1_n_0                                                                          | u_pid_contorl/cnt[31]_i_3_n_0               |                2 |             15 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_4[15]_i_1_n_0                                                                          | u_pid_contorl/cnt[31]_i_3_n_0               |                4 |             15 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[0][14]_i_2_n_0                                                                               | DAC_2/Volte_reg[0][14]_i_1_n_0              |                2 |             15 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[1][14]_i_2_n_0                                                                               | DAC_2/Volte_reg[1][14]_i_1_n_0              |                2 |             15 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[2][14]_i_2_n_0                                                                               | DAC_1/Volte_reg[2][14]_i_1_n_0              |                3 |             15 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[3][14]_i_2_n_0                                                                               | DAC_1/Volte_reg[3][14]_i_1_n_0              |                4 |             15 |
|  clk_IBUF_BUFG                               | Control_new/LD1_Current[15]_i_1_n_0                                                                          | Control_new/LD3_Current_reg[13]_0           |                2 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/i                                                                                                   | AD7606_1/ad_ch8_reg[0]_0                    |                9 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/cnt                                                                                                    | Control_new/LD3_Current_reg[13]_0           |                4 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[7][15]_i_2__0_n_0                                                                            | DAC_2/Volte_reg[7][15]_i_1__0_n_0           |                3 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[6][15]_i_2__0_n_0                                                                            | DAC_2/Volte_reg[6][15]_i_1__0_n_0           |                2 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[5][15]_i_2__0_n_0                                                                            | DAC_2/Volte_reg[5][15]_i_1__0_n_0           |                3 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[4][15]_i_2__0_n_0                                                                            | DAC_2/Volte_reg[4][15]_i_1__0_n_0           |                5 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD1_reverse_voltage[15]_i_1_n_0                                                                  | Control_new/LD3_Current_reg[13]_0           |                3 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/Temp[15]_i_1_n_0                                                                                |                                             |                8 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/TEC_Temp1[15]_i_1_n_0                                                                           |                                             |                2 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/TEC_Temp2[15]_i_1_n_0                                                                           |                                             |                3 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/TEC_Temp4[15]_i_1_n_0                                                                           |                                             |                5 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/TEC_Temp3[15]_i_1_n_0                                                                           |                                             |                4 |             16 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[5][15]_i_2_n_0                                                                               | DAC_1/Volte_reg[5][15]_i_1_n_0              |                4 |             16 |
|  clk_IBUF_BUFG                               | Control_new/set_P[15]_i_1_n_0                                                                                |                                             |                2 |             16 |
|  clk_IBUF_BUFG                               | Control_new/set_D[15]_i_1_n_0                                                                                |                                             |                3 |             16 |
|  clk_IBUF_BUFG                               | Control_new/set_I[15]_i_1_n_0                                                                                |                                             |                2 |             16 |
|  clk_IBUF_BUFG                               | Control_new/target_temp[15]_i_1_n_0                                                                          | Control_new/channel_state_reg[0]_0          |                3 |             16 |
|  clk_IBUF_BUFG                               | Control_new/P_reg[15][0]                                                                                     | u_pid_contorl/P_reg[0]_0                    |                2 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD3_reverse_voltage[15]_i_1_n_0                                                                  | Control_new/LD3_reverse_voltage_reg[0]_0    |                2 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD2_reverse_voltage[15]_i_1_n_0                                                                  | Control_new/LD3_Current_reg[13]_0           |                3 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch3                                                                                              | AD7606_1/ad_ch8_reg[0]_0                    |                6 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch1                                                                                              | AD7606_1/ad_ch8_reg[0]_0                    |                7 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD4_Current[15]_i_1_n_0                                                                          | Control_new/LD3_reverse_voltage_reg[0]_0    |                2 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch4                                                                                              | AD7606_1/ad_ch8_reg[0]_0                    |                8 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch2                                                                                              | AD7606_1/ad_ch8_reg[0]_0                    |                5 |             16 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[7][15]_i_2_n_0                                                                               | DAC_1/Volte_reg[7][15]_i_1_n_0              |                2 |             16 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[4][15]_i_2_n_0                                                                               | DAC_1/Volte_reg[4][15]_i_1_n_0              |                5 |             16 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[6][15]_i_2_n_0                                                                               | DAC_1/Volte_reg[6][15]_i_1_n_0              |                3 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD4_reverse_voltage[15]_i_1_n_0                                                                  | Control_new/LD3_reverse_voltage_reg[0]_0    |                2 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch8                                                                                              | AD7606_1/ad_ch8_reg[0]_0                    |                6 |             16 |
|  clk_IBUF_BUFG                               | DAC_1/cnt[0]_i_1__1_n_0                                                                                      | Control_new/channel_state_reg[0]_0          |                4 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch7                                                                                              | AD7606_1/ad_ch8_reg[0]_0                    |                6 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch5                                                                                              | AD7606_1/ad_ch8_reg[0]_0                    |                6 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch6                                                                                              | AD7606_1/ad_ch8_reg[0]_0                    |                6 |             16 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_send_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | DAC_2/SPI_Master_new/CS_reg_0               |                3 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD2_Current[15]_i_1_n_0                                                                          | Control_new/LD3_Current_reg[13]_0           |                3 |             16 |
|  clk_IBUF_BUFG                               | u_pid_contorl/last_error[15]_i_1_n_0                                                                         | u_pid_contorl/allow_adjust[3]_i_2_n_0       |                5 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/Voltage_reg                                                                                     | AD7606_1/ad_ch8_reg[0]_0                    |                5 |             17 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/LD3_reverse_voltage_reg[0]_0    |                6 |             18 |
|  clk_IBUF_BUFG                               | u_pid_contorl/Target_Temp4[15]_i_1_n_0                                                                       | u_pid_contorl/Target_Temp2_reg[6]_0         |                6 |             19 |
|  clk_IBUF_BUFG                               | DAC_2/cmd                                                                                                    | u_pid_contorl/P_reg[0]_0                    |               10 |             20 |
|  clk_IBUF_BUFG                               | DAC_1/cmd                                                                                                    | u_pid_contorl/P_reg[0]_0                    |                9 |             20 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_send_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | DAC_2/SPI_Master_new/CS_reg_0               |                4 |             22 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/sendData_reg                                                                            | DAC_2/SPI_Master_new/CS_reg_0               |                7 |             24 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/sendData_reg                                                                            | DAC_2/SPI_Master_new/CS_reg_0               |                6 |             24 |
|  clk_IBUF_BUFG                               | Uart_Output_new/cnt[31]_i_1_n_0                                                                              |                                             |               14 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/cnt[31]_i_1__0_n_0                                                                             | u_pid_contorl/cnt[31]_i_3_n_0               |               12 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_3[15]_i_1_n_0                                                                          | u_pid_contorl/error_sum_1_reg[0]_0          |                8 |             32 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_rx_inst/E[0]                                                                    |                                             |                6 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/Target_Temp4[15]_i_1_n_0                                                                       | u_pid_contorl/error_sum_1_reg[0]_0          |               10 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_1[15]_i_1_n_0                                                                          | u_pid_contorl/error_sum_1_reg[0]_0          |                7 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_4[15]_i_1_n_0                                                                          | u_pid_contorl/allow_adjust[3]_i_2_n_0       |                9 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_2[15]_i_1_n_0                                                                          | u_pid_contorl/allow_adjust[3]_i_2_n_0       |                8 |             33 |
|  clk_IBUF_BUFG                               |                                                                                                              | Control_new/channel_state_reg[0]_0          |               21 |             35 |
|  clk_IBUF_BUFG                               | Control_new/E[0]                                                                                             |                                             |               10 |             35 |
|  clk_IBUF_BUFG                               |                                                                                                              | DAC_2/SPI_Master_new/CS_reg_0               |               18 |             44 |
|  clk_IBUF_BUFG                               | Voltage2Temp/W                                                                                               | u_pid_contorl/P_reg[0]_0                    |               15 |             59 |
|  clk_IBUF_BUFG                               |                                                                                                              | u_pid_contorl/Target_Temp2_reg[6]_0         |               27 |             62 |
|  clk_IBUF_BUFG                               | u_pid_contorl/target[15]_i_1_n_0                                                                             | u_pid_contorl/P_reg[0]_0                    |               21 |             64 |
|  clk_IBUF_BUFG                               | u_pid_contorl/CE                                                                                             |                                             |               16 |             64 |
|  clk_IBUF_BUFG                               | u_pid_contorl/CE                                                                                             | u_pid_contorl/P_reg[0]_0                    |               15 |             65 |
|  clk_IBUF_BUFG                               | u_pid_contorl/CE                                                                                             | Control_new/LD3_Current_reg[13]_0           |               13 |             65 |
|  clk_IBUF_BUFG                               |                                                                                                              | AD7606_1/SR[0]                              |               27 |            132 |
+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   206 |
| 2      |                     4 |
| 3      |                     2 |
| 4      |                    14 |
| 5      |                     3 |
| 6      |                     7 |
| 7      |                     2 |
| 8      |                     8 |
| 9      |                     3 |
| 10     |                     4 |
| 12     |                     1 |
| 13     |                     2 |
| 15     |                     7 |
| 16+    |                    64 |
+--------+-----------------------+


