INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:40:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.268ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.647ns (35.706%)  route 2.966ns (64.294%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3489, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X31Y71         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]/Q
                         net (fo=24, routed)          0.447     1.171    lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I1_O)        0.043     1.214 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_24__0/O
                         net (fo=1, routed)           0.000     1.214    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_24__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.465 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.465    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.514 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     1.514    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.563 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.563    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.716 f  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_6__0/O[1]
                         net (fo=1, routed)           0.274     1.990    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[13]
    SLICE_X34Y72         LUT4 (Prop_lut4_I0_O)        0.119     2.109 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_3__0/O
                         net (fo=35, routed)          0.305     2.414    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_3__0_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.457 r  lsq3/handshake_lsq_lsq3_core/i__i_8/O
                         net (fo=1, routed)           0.160     2.617    lsq3/handshake_lsq_lsq3_core/i__i_8_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.043     2.660 r  lsq3/handshake_lsq_lsq3_core/i__i_2/O
                         net (fo=5, routed)           0.163     2.823    lsq3/handshake_lsq_lsq3_core/lsq3_ldData_0_valid
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.043     2.866 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18/O
                         net (fo=16, routed)          0.331     3.197    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I3_O)        0.043     3.240 r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q[31]_i_3__0/O
                         net (fo=3, routed)           0.254     3.494    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_3_1
    SLICE_X34Y73         LUT4 (Prop_lut4_I0_O)        0.043     3.537 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_10__0/O
                         net (fo=1, routed)           0.000     3.537    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_10__0_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.724 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.724    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.773 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.007     3.780    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.829 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.829    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_7_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     3.933 f  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_6__0/O[0]
                         net (fo=1, routed)           0.327     4.259    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_110_out[12]
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.120     4.379 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_2__0/O
                         net (fo=34, routed)          0.320     4.699    lsq3/handshake_lsq_lsq3_core/stq_data_wen_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.043     4.742 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_1__0/O
                         net (fo=32, routed)          0.379     5.121    lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_1__0_n_0
    SLICE_X37Y78         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=3489, unset)         0.483     3.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X37Y78         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[17]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X37Y78         FDRE (Setup_fdre_C_R)       -0.295     2.852    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[17]
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 -2.268    




