perf/x86/msr: Add Comet Lake CPU support

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-193.el8
commit-author Kan Liang <kan.liang@linux.intel.com>
commit 9674b1cc0f94c34f76e58c102623a866836f269e
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-193.el8/9674b1cc.failed

Comet Lake is the new 10th Gen Intel processor. PPERF and SMI_COUNT MSRs
are also supported.

The External Design Specification (EDS) is not published yet. It comes
from an authoritative internal source.

The patch has been tested on real hardware.

	Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
	Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
	Cc: Linus Torvalds <torvalds@linux-foundation.org>
	Cc: Peter Zijlstra <peterz@infradead.org>
	Cc: Thomas Gleixner <tglx@linutronix.de>
Link: https://lkml.kernel.org/r/1570549810-25049-4-git-send-email-kan.liang@linux.intel.com
	Signed-off-by: Ingo Molnar <mingo@kernel.org>
(cherry picked from commit 9674b1cc0f94c34f76e58c102623a866836f269e)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/events/msr.c
diff --cc arch/x86/events/msr.c
index 1b9f85abf9bc,c177bbe2ce6b..000000000000
--- a/arch/x86/events/msr.c
+++ b/arch/x86/events/msr.c
@@@ -84,11 -84,14 +84,19 @@@ static bool test_intel(int idx
  			return true;
  		break;
  
 -	case INTEL_FAM6_SKYLAKE_L:
 -	case INTEL_FAM6_SKYLAKE:
 +	case INTEL_FAM6_SKYLAKE_MOBILE:
 +	case INTEL_FAM6_SKYLAKE_DESKTOP:
  	case INTEL_FAM6_SKYLAKE_X:
++<<<<<<< HEAD
 +	case INTEL_FAM6_KABYLAKE_MOBILE:
 +	case INTEL_FAM6_KABYLAKE_DESKTOP:
++=======
+ 	case INTEL_FAM6_KABYLAKE_L:
+ 	case INTEL_FAM6_KABYLAKE:
+ 	case INTEL_FAM6_COMETLAKE_L:
+ 	case INTEL_FAM6_COMETLAKE:
+ 	case INTEL_FAM6_ICELAKE_L:
++>>>>>>> 9674b1cc0f94 (perf/x86/msr: Add Comet Lake CPU support)
  		if (idx == PERF_MSR_SMI || idx == PERF_MSR_PPERF)
  			return true;
  		break;
* Unmerged path arch/x86/events/msr.c
