{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668477448059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668477448066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 19:57:27 2022 " "Processing started: Mon Nov 14 19:57:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668477448066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668477448066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta praccinco -c praccinco " "Command: quartus_sta praccinco -c praccinco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668477448067 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668477448194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668477448352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668477448352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477448405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477448405 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1668477448666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "praccinco.sdc " "Synopsys Design Constraints File file not found: 'praccinco.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668477448688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477448689 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u2\|clkl divf:u2\|clkl " "create_clock -period 1.000 -name divf:u2\|clkl divf:u2\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668477448690 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668477448690 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel\[0\] sel\[0\] " "create_clock -period 1.000 -name sel\[0\] sel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668477448690 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u1\|clkl divf:u1\|clkl " "create_clock -period 1.000 -name divf:u1\|clkl divf:u1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668477448690 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668477448690 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Mux34~1  from: datad  to: combout " "Cell: u3\|Mux34~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668477448692 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668477448692 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668477448694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668477448694 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668477448698 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668477448719 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1668477448729 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668477448736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.031 " "Worst-case setup slack is -6.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.031             -23.687 divf:u1\|clkl  " "   -6.031             -23.687 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.867            -140.040 sel\[0\]  " "   -4.867            -140.040 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.289             -65.124 clk  " "   -4.289             -65.124 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.125            -261.060 divf:u2\|clkl  " "   -4.125            -261.060 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477448738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.006 " "Worst-case hold slack is -0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.006 sel\[0\]  " "   -0.006              -0.006 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk  " "    0.362               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 divf:u2\|clkl  " "    0.645               0.000 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 divf:u1\|clkl  " "    0.658               0.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477448744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668477448748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668477448753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.105 clk  " "   -3.000             -52.105 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[0\]  " "   -3.000              -3.000 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -89.792 divf:u2\|clkl  " "   -1.403             -89.792 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u1\|clkl  " "   -1.403             -15.433 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477448756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477448756 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668477448778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668477448806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668477449377 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Mux34~1  from: datad  to: combout " "Cell: u3\|Mux34~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668477449475 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668477449475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668477449476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668477449490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.473 " "Worst-case setup slack is -5.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.473             -20.798 divf:u1\|clkl  " "   -5.473             -20.798 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.563            -131.589 sel\[0\]  " "   -4.563            -131.589 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.912             -56.396 clk  " "   -3.912             -56.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.704            -234.628 divf:u2\|clkl  " "   -3.704            -234.628 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477449492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.060 " "Worst-case hold slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 sel\[0\]  " "    0.060               0.000 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 clk  " "    0.327               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 divf:u2\|clkl  " "    0.596               0.000 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 divf:u1\|clkl  " "    0.613               0.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477449501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668477449504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668477449507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.105 clk  " "   -3.000             -52.105 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[0\]  " "   -3.000              -3.000 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -89.792 divf:u2\|clkl  " "   -1.403             -89.792 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u1\|clkl  " "   -1.403             -15.433 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477449509 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668477449529 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Mux34~1  from: datad  to: combout " "Cell: u3\|Mux34~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668477449794 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668477449794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668477449796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668477449809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.519 " "Worst-case setup slack is -2.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.519              -4.870 divf:u1\|clkl  " "   -2.519              -4.870 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.111             -60.780 sel\[0\]  " "   -2.111             -60.780 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.443              -8.537 clk  " "   -1.443              -8.537 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184             -74.292 divf:u2\|clkl  " "   -1.184             -74.292 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477449813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.062 " "Worst-case hold slack is -0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.236 sel\[0\]  " "   -0.062              -0.236 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clk  " "    0.155               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 divf:u2\|clkl  " "    0.250               0.000 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 divf:u1\|clkl  " "    0.255               0.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477449829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668477449838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668477449843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.115 clk  " "   -3.000             -39.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[0\]  " "   -3.000              -3.000 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -64.000 divf:u2\|clkl  " "   -1.000             -64.000 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u1\|clkl  " "   -1.000             -11.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668477449850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668477449850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668477451293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668477451293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668477451349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 19:57:31 2022 " "Processing ended: Mon Nov 14 19:57:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668477451349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668477451349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668477451349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668477451349 ""}
