
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-4E0F6V3
Date:        Fri Dec 16 19:49:44 2022
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Verilog2_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.srr"

Running: synthesis in foreground



Running Verilog2_syn|synthesis


Running: compile (Compile) on Verilog2_syn|synthesis
# Fri Dec 16 19:49:45 2022


Running: compile_flow (Compile Process) on Verilog2_syn|synthesis
# Fri Dec 16 19:49:45 2022


Running: compiler (Compile Input) on Verilog2_syn|synthesis
# Fri Dec 16 19:49:45 2022

Copied D:\project\program\QUARTUS\eda\Verilog1\synthesis\synwork\Verilog2_comp.srs to D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.srs


compiler completed
# Fri Dec 16 19:49:49 2022

Return Code: 0
Run Time:00h:00m:04s


Running: multi_srs_gen (Multi-srs Generator) on Verilog2_syn|synthesis
# Fri Dec 16 19:49:49 2022


multi_srs_gen completed
# Fri Dec 16 19:49:49 2022

Return Code: 0
Run Time:00h:00m:00s

Copied D:\project\program\QUARTUS\eda\Verilog1\synthesis\synwork\Verilog2_mult.srs to D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.srs

Complete: Compile Process on Verilog2_syn|synthesis


Running: premap (Pre-mapping) on Verilog2_syn|synthesis
# Fri Dec 16 19:49:49 2022


premap completed
# Fri Dec 16 19:49:51 2022

Return Code: 0
Run Time:00h:00m:02s

Complete: Compile on Verilog2_syn|synthesis


Running: map (Map) on Verilog2_syn|synthesis
# Fri Dec 16 19:49:51 2022

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on Verilog2_syn|synthesis
# Fri Dec 16 19:49:51 2022

Copied D:\project\program\QUARTUS\eda\Verilog1\synthesis\synwork\Verilog2_m.srm to D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.srm


fpga_mapper completed
# Fri Dec 16 19:49:52 2022

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on Verilog2_syn|synthesis

Complete: Logic Synthesis on Verilog2_syn|synthesis

Copied D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.srr to D:\project\program\QUARTUS\eda\Verilog1\synthesis\backup\Verilog2.srr

TCL script complete: "Verilog2_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

