# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Opdracht6.srcs/sources_1/ip/clk_wiz_5MHz" \
"../../../../Opdracht6.srcs/sources_1/ip/clk_wiz_5MHz/clk_wiz_5MHz_clk_wiz.v" \
"../../../../Opdracht6.srcs/sources_1/ip/clk_wiz_5MHz/clk_wiz_5MHz.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
