# Analog-Bandgap-Design-Workshop
Analog Bandgap Design Workshop

<img width="1290" height="706" alt="image" src="https://github.com/user-attachments/assets/68e851b2-2181-4659-89c1-fa8d3daba25a" />

## Overview


Bandgap Voltage Reference (BGR) Design and Characterization is a hands-on workshop for mastering one of the most critical analog circuits. Built on industry-standard principles, you will work through the complete design flow: from architecture selection and component sizing to full-circuit simulation and verification. The curriculum emphasizes a deep understanding of BGR fundamentals, robust design techniques, and credible verification methods that meet international standards for research and product development.

 

You will begin at the component level with CTAT and PTAT voltage generation circuits, understanding the physics of bipolar transistors and the design of precision resistors. You will then construct and analyze a self-biased current mirror, tackling issues of supply independence and implementing a reliable start-up circuit. Each module includes practical calculations, pre-verified netlist templates, and measurement scripts to ensure you focus on design intuition rather than tool debugging.

 

The program culminates in the integration of a complete BGR circuit. You will simulate and analyze the final output for temperature stability (tempco), line regulation (PSRR), and load regulation. Guided by detailed specifications, you will run deterministic PVT corners (Process, Voltage, Temperature) to sign-off on the designâ€™s robustness. Graduates leave with a coherent portfolio: annotated schematics, simulation results, and a comprehensive engineering report that demonstrates readiness for analog and mixed-signal design roles.

------------------------------------------------------------------------
## Bandgap design theory

&nbsp;
### Lec0 Opening Lecture
&nbsp;

<img width="1766" height="954" alt="image" src="https://github.com/user-attachments/assets/e2e503f6-2764-4919-9b25-807bd5dd46bc" />

&nbsp;
<img width="1759" height="952" alt="image" src="https://github.com/user-attachments/assets/8d4ea606-d8c8-4801-85fa-ae445b5d8fcd" />
&nbsp;

&nbsp;
<img width="1763" height="954" alt="image" src="https://github.com/user-attachments/assets/8184d065-9627-43e1-90f3-7396ffe2ce75" />
&nbsp;

&nbsp;
<img width="1757" height="953" alt="image" src="https://github.com/user-attachments/assets/f9e6e038-0ecc-4d06-a79f-fb214cfcbdab" />
&nbsp;
<img width="1760" height="953" alt="image" src="https://github.com/user-attachments/assets/d7fa1aad-eb34-4a50-a778-465ade4968e8" />
&nbsp;

&nbsp;
<img width="1761" height="951" alt="image" src="https://github.com/user-attachments/assets/bcd97b3a-e6f6-40c8-b816-d42b92e747f1" />
&nbsp;

&nbsp;
### Lec1 Introduction to BGR
&nbsp;

&nbsp;
<img width="1757" height="996" alt="image" src="https://github.com/user-attachments/assets/139681d8-359e-4650-9f64-93c0991b4711" />

<img width="1762" height="993" alt="image" src="https://github.com/user-attachments/assets/2df41e7a-adc9-4c0f-a4bb-58194da0bafc" />

<img width="1763" height="992" alt="image" src="https://github.com/user-attachments/assets/b0a63ffc-dc83-4d46-932c-fb402ac8f2d2" />

<img width="1758" height="994" alt="image" src="https://github.com/user-attachments/assets/c61aaee6-37d1-4b96-9bac-138e447408c1" />

<img width="1765" height="993" alt="image" src="https://github.com/user-attachments/assets/d5577235-2a14-43e2-95f1-d1c10d042b22" />

<img width="1764" height="994" alt="image" src="https://github.com/user-attachments/assets/be79ea3f-bc41-4fbc-a84c-ba183d9b4905" />

<img width="1760" height="988" alt="image" src="https://github.com/user-attachments/assets/017df5db-5b91-44f0-b3f1-b712c541df8e" />


<img width="1763" height="990" alt="image" src="https://github.com/user-attachments/assets/5f8feb94-6a9d-443e-add0-056b59eb54b1" />

<img width="1761" height="987" alt="image" src="https://github.com/user-attachments/assets/87be0849-7ba3-42e7-bc3c-bafd07ccdb18" />

<img width="1770" height="992" alt="image" src="https://github.com/user-attachments/assets/a0b89418-c837-4c81-b58d-50ba513ef005" />

<img width="1763" height="991" alt="image" src="https://github.com/user-attachments/assets/bc8bdb52-1199-4888-bdfc-afdcc126f4f9" />



### Lec2 CTAT Voltage generation Circuit


<img width="1763" height="992" alt="image" src="https://github.com/user-attachments/assets/b34a1680-11c8-4305-b13d-5bf49f73476c" />


###	Lec3 PTAT Voltage generation Circuit

###	Lec4 Biased Current Mirror Circuit

###	Lec5 Reference Voltage branch Circuit

###	Lec6 Start-up Circuit

###	Lec7 Complete BGR Circuit

------------------------------------------------------------------------------------------
## Bandgap design labs using Sky130	

&nbsp;
### Tools and PDK Setup
&nbsp;

<img width="1762" height="990" alt="image" src="https://github.com/user-attachments/assets/e16c1a3c-b312-42d8-990e-1efc7ade5e7a" />

<img width="796" height="266" alt="image" src="https://github.com/user-attachments/assets/4a256ace-f221-4ea2-bb62-210e1114b6b7" />

<img width="740" height="237" alt="image" src="https://github.com/user-attachments/assets/4bc6d88e-6f90-40fe-a616-fc08845d2620" />

<img width="1280" height="809" alt="image" src="https://github.com/user-attachments/assets/4c32b6ea-ee5a-42fe-a6fe-7780d854a929" />

<img width="1284" height="806" alt="image" src="https://github.com/user-attachments/assets/21b44d01-01c7-4fcb-949f-e1359923ad6d" />




### Design spec, Device data, Design Step
&nbsp;

<img width="1760" height="991" alt="image" src="https://github.com/user-attachments/assets/02038e43-d99b-4093-af8e-918d8ca8a528" />

<img width="1761" height="990" alt="image" src="https://github.com/user-attachments/assets/018b9e83-fbc4-4177-8d52-b9e577490f8b" />

<img width="1762" height="994" alt="image" src="https://github.com/user-attachments/assets/9f798c33-87c6-41f5-8348-80e5c8340347" />

<img width="1763" height="991" alt="image" src="https://github.com/user-attachments/assets/48005fcc-6133-428d-9209-1a737265b151" />

<img width="1766" height="991" alt="image" src="https://github.com/user-attachments/assets/1545896a-b736-4e88-b52b-bb4f7d8e647d" />

<img width="1765" height="992" alt="image" src="https://github.com/user-attachments/assets/9eedb5d6-0045-4f10-9d07-9e9c264bbf83" />

<img width="1766" height="990" alt="image" src="https://github.com/user-attachments/assets/d6d51041-4e75-4426-92cf-5baa24476f1f" />

<img width="1765" height="991" alt="image" src="https://github.com/user-attachments/assets/26c78286-f3d4-448a-bbbd-614f9698fd29" />











###	component design with spice netlist
&nbsp;

###	CTAT design and prelayout simulation
&nbsp;

<img width="1321" height="744" alt="image" src="https://github.com/user-attachments/assets/45b4bd6f-b38d-4f53-9b47-df7674f0c438" />

<img width="1323" height="747" alt="image" src="https://github.com/user-attachments/assets/b1c0e4de-3288-4a5b-ae6a-57a03e2103e9" />





###	PTAT design and prelayout simulation
&nbsp;

###	BGR (ideal) design and prelayout simulation
&nbsp;

###	Complete BGR design and prelayout simulation
&nbsp;

###	Detailed Startup circuit Simulation
&nbsp;

###	Layout of the components
&nbsp;

###	top-level layout extraction lvs postlayout simulation Final
&nbsp;


 


