{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543611294775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543611294783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 15:54:54 2018 " "Processing started: Fri Nov 30 15:54:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543611294783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543611294783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c ECE2300 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c ECE2300" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543611294783 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543611295391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.v 1 1 " "Found 1 design units, including 1 entities, in source file logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Found entity 1: logical" {  } { { "logical.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/logical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306011 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "eight_to_one_mux.v " "Can't analyze file -- file eight_to_one_mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543611306018 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "four_to_one_mux.v " "Can't analyze file -- file four_to_one_mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543611306023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4iram1a.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4iram1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iram1A " "Found entity 1: lab4iram1A" {  } { { "lab4iram1A.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4iram1A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306028 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu_test.v " "Can't analyze file -- file alu_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543611306033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4iramhrm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4iramhrm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iramHRM " "Found entity 1: lab4iramHRM" {  } { { "lab4iramHRM.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4iramHRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4dram " "Found entity 1: lab4dram" {  } { { "lab4dram.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4dram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven_seg " "Found entity 1: hex_to_seven_seg" {  } { { "hex_to_seven_seg.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/hex_to_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306047 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "two_to_one_mux.v " "Can't analyze file -- file two_to_one_mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543611306052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file var_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk " "Found entity 1: var_clk" {  } { { "var_clk.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/var_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306055 ""} { "Info" "ISGN_ENTITY_NAME" "2 pclock " "Found entity 2: pclock" {  } { { "var_clk.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/var_clk.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxci.v 1 1 " "Found 1 design units, including 1 entities, in source file muxci.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCI " "Found entity 1: muxCI" {  } { { "muxCI.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/muxCI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306058 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "signExtend.v " "Can't analyze file -- file signExtend.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543611306064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4iram1b.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4iram1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iram1B " "Found entity 1: lab4iram1B" {  } { { "lab4iram1B.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4iram1B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306077 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "halt_logic.v " "Can't analyze file -- file halt_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543611306084 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "one_bit_adder.v " "Can't analyze file -- file one_bit_adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543611306090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4iram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iram " "Found entity 1: lab4iram" {  } { { "lab4iram.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4iram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_test " "Found entity 1: lab4_test" {  } { { "lab4_test.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_test.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HALT halt cpu.v(33) " "Verilog HDL Declaration information at cpu.v(33): object \"HALT\" differs only in case from object \"halt\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543611306101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerFile.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_top " "Found entity 1: lab4_top" {  } { { "lab4_top.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_reg_in.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_reg_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_reg_in " "Found entity 1: dual_reg_in" {  } { { "dual_reg_in.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/dual_reg_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543611306111 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_test.v(753) " "Verilog HDL or VHDL warning at lab4_test.v(753): conditional expression evaluates to a constant" {  } { { "lab4_test.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_test.v" 753 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1543611306123 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_test.v(769) " "Verilog HDL or VHDL warning at lab4_test.v(769): conditional expression evaluates to a constant" {  } { { "lab4_test.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_test.v" 769 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1543611306125 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_test.v(733) " "Verilog HDL or VHDL warning at lab4_test.v(733): conditional expression evaluates to a constant" {  } { { "lab4_test.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_test.v" 733 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1543611306128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_top " "Elaborating entity \"lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543611306185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4 lab4:daCore " "Elaborating entity \"lab4\" for hierarchy \"lab4:daCore\"" {  } { { "lab4_top.v" "daCore" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu lab4:daCore\|cpu:proc " "Elaborating entity \"cpu\" for hierarchy \"lab4:daCore\|cpu:proc\"" {  } { { "lab4.v" "proc" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306190 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.v 1 1 " "Using design file programcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "programcounter.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/programcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter lab4:daCore\|cpu:proc\|programcounter:counter " "Elaborating entity \"programcounter\" for hierarchy \"lab4:daCore\|cpu:proc\|programcounter:counter\"" {  } { { "cpu.v" "counter" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306208 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sign_xshift.v 1 1 " "Using design file sign_xshift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sign_xshift " "Found entity 1: sign_xshift" {  } { { "sign_xshift.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/sign_xshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_xshift lab4:daCore\|cpu:proc\|sign_xshift:shift " "Elaborating entity \"sign_xshift\" for hierarchy \"lab4:daCore\|cpu:proc\|sign_xshift:shift\"" {  } { { "cpu.v" "shift" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306226 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxnextpc.v 1 1 " "Using design file muxnextpc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxNextPC " "Found entity 1: muxNextPC" {  } { { "muxnextpc.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/muxnextpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxNextPC lab4:daCore\|cpu:proc\|muxNextPC:muxpc " "Elaborating entity \"muxNextPC\" for hierarchy \"lab4:daCore\|cpu:proc\|muxNextPC:muxpc\"" {  } { { "cpu.v" "muxpc" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306245 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxmp.v 1 1 " "Using design file muxmp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxMP " "Found entity 1: muxMP" {  } { { "muxmp.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/muxmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMP lab4:daCore\|cpu:proc\|muxMP:Branchselect " "Elaborating entity \"muxMP\" for hierarchy \"lab4:daCore\|cpu:proc\|muxMP:Branchselect\"" {  } { { "cpu.v" "Branchselect" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "haltlogic.v 1 1 " "Using design file haltlogic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Haltlogic " "Found entity 1: Haltlogic" {  } { { "haltlogic.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/haltlogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306281 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Haltlogic lab4:daCore\|cpu:proc\|Haltlogic:halt " "Elaborating entity \"Haltlogic\" for hierarchy \"lab4:daCore\|cpu:proc\|Haltlogic:halt\"" {  } { { "cpu.v" "halt" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder lab4:daCore\|cpu:proc\|decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"lab4:daCore\|cpu:proc\|decoder:deco\"" {  } { { "cpu.v" "deco" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile lab4:daCore\|cpu:proc\|registerfile:regfile " "Elaborating entity \"registerfile\" for hierarchy \"lab4:daCore\|cpu:proc\|registerfile:regfile\"" {  } { { "cpu.v" "regfile" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306286 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extend.v 1 1 " "Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend lab4:daCore\|cpu:proc\|sign_extend:sext " "Elaborating entity \"sign_extend\" for hierarchy \"lab4:daCore\|cpu:proc\|sign_extend:sext\"" {  } { { "cpu.v" "sext" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_muxmb.v 1 1 " "Using design file cpu_muxmb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_muxMB " "Found entity 1: cpu_muxMB" {  } { { "cpu_muxmb.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu_muxmb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_muxMB lab4:daCore\|cpu:proc\|cpu_muxMB:muxMB " "Elaborating entity \"cpu_muxMB\" for hierarchy \"lab4:daCore\|cpu:proc\|cpu_muxMB:muxMB\"" {  } { { "cpu.v" "muxMB" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu lab4:daCore\|cpu:proc\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control lab4:daCore\|cpu:proc\|alu:alu\|control:control " "Elaborating entity \"control\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|control:control\"" {  } { { "alu.v" "control" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306327 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxb.v 1 1 " "Using design file muxb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Found entity 1: muxB" {  } { { "muxb.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/muxb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxB lab4:daCore\|cpu:proc\|alu:alu\|muxB:muxB " "Elaborating entity \"muxB\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|muxB:muxB\"" {  } { { "alu.v" "muxB" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxCI lab4:daCore\|cpu:proc\|alu:alu\|muxCI:CI " "Elaborating entity \"muxCI\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|muxCI:CI\"" {  } { { "alu.v" "CI" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder lab4:daCore\|cpu:proc\|alu:alu\|adder:adderUnit " "Elaborating entity \"adder\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|adder:adderUnit\"" {  } { { "alu.v" "adderUnit" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/alu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306347 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bitadd.v 1 1 " "Using design file bitadd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bitadd " "Found entity 1: bitadd" {  } { { "bitadd.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/bitadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306363 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitadd lab4:daCore\|cpu:proc\|alu:alu\|adder:adderUnit\|bitadd:zeroth " "Elaborating entity \"bitadd\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|adder:adderUnit\|bitadd:zeroth\"" {  } { { "adder.v" "zeroth" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/adder.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter lab4:daCore\|cpu:proc\|alu:alu\|shifter:shiftunit " "Elaborating entity \"shifter\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|shifter:shiftunit\"" {  } { { "alu.v" "shiftunit" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/alu.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical lab4:daCore\|cpu:proc\|alu:alu\|logical:logicalunit " "Elaborating entity \"logical\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|logical:logicalunit\"" {  } { { "alu.v" "logicalunit" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/alu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306370 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxy.v 1 1 " "Using design file muxy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxY " "Found entity 1: muxY" {  } { { "muxy.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/muxy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxY lab4:daCore\|cpu:proc\|alu:alu\|muxY:mux " "Elaborating entity \"muxY\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|muxY:mux\"" {  } { { "alu.v" "mux" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/alu.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_muxmd.v 1 1 " "Using design file cpu_muxmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_muxMD " "Found entity 1: cpu_muxMD" {  } { { "cpu_muxmd.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu_muxmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_muxMD lab4:daCore\|cpu:proc\|cpu_muxMD:muxMD " "Elaborating entity \"cpu_muxMD\" for hierarchy \"lab4:daCore\|cpu:proc\|cpu_muxMD:muxMD\"" {  } { { "cpu.v" "muxMD" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/cpu.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4iramhrmmod2.v 1 1 " "Using design file lab4iramhrmmod2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iramHRMmod2 " "Found entity 1: lab4iramHRMmod2" {  } { { "lab4iramhrmmod2.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4iramhrmmod2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543611306419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543611306419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4iramHRMmod2 lab4:daCore\|lab4iramHRMmod2:program2run " "Elaborating entity \"lab4iramHRMmod2\" for hierarchy \"lab4:daCore\|lab4iramHRMmod2:program2run\"" {  } { { "lab4.v" "program2run" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4dram lab4:daCore\|lab4dram:memory " "Elaborating entity \"lab4dram\" for hierarchy \"lab4:daCore\|lab4dram:memory\"" {  } { { "lab4.v" "memory" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk var_clk:clockGenerator " "Elaborating entity \"var_clk\" for hierarchy \"var_clk:clockGenerator\"" {  } { { "lab4_top.v" "clockGenerator" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_10MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_10MHz\"" {  } { { "var_clk.v" "counter_10MHz" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/var_clk.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_1MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_1MHz\"" {  } { { "var_clk.v" "counter_1MHz" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/var_clk.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_reg_in dual_reg_in:inputs " "Elaborating entity \"dual_reg_in\" for hierarchy \"dual_reg_in:inputs\"" {  } { { "lab4_top.v" "inputs" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven_seg hex_to_seven_seg:upperIOG " "Elaborating entity \"hex_to_seven_seg\" for hierarchy \"hex_to_seven_seg:upperIOG\"" {  } { { "lab4_top.v" "upperIOG" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543611306650 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1543611312406 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1543611312406 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543611318568 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab4_top.v" "" { Text "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/lab4_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543611321357 "|lab4_top|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543611321357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543611321572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/ECE2300.map.smsg " "Generated suppressed messages file C:/Users/jly72/Desktop/Cornell/lab 4 part c/lab4/ECE2300.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1543611323853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543611324149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543611324149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3512 " "Implemented 3512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543611324558 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543611324558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3444 " "Implemented 3444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543611324558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543611324558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543611324603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 15:55:24 2018 " "Processing ended: Fri Nov 30 15:55:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543611324603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543611324603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543611324603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543611324603 ""}
