--------------------------------------------------------------------------------
Release 14.6 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.6/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml final_top.twx final_top.ncd -o final_top.twr final_top.pcf -ucf
final_top.ucf

Design file:              final_top.ncd
Physical constraint file: final_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7298642 paths analyzed, 10509 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.927ns.
--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_22 (SLICE_X95Y17.B4), 2200 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd/sample_ram/Mram_RAM (RAM)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 10)
  Clock Path Skew:      -0.080ns (1.528 - 1.608)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: wd/sample_ram/Mram_RAM to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y4.DOBDOL5  Trcko_DOWB            2.180   wd/sample_ram/Mram_RAM
                                                       wd/sample_ram/Mram_RAM
    SLICE_X78Y24.C4      net (fanout=5)        1.372   wd/read_sample<5>
    SLICE_X78Y24.C       Tilo                  0.094   wd/wd/AUX_22_cmp_gt0000216
                                                       wd/wd/AUX_22_cmp_gt0000111
    SLICE_X78Y24.B5      net (fanout=1)        0.386   wd/wd/N5
    SLICE_X78Y24.B       Tilo                  0.094   wd/wd/AUX_22_cmp_gt0000216
                                                       wd/wd/AUX_22_cmp_gt0000226
    SLICE_X79Y24.B6      net (fanout=1)        0.460   wd/wd/AUX_22_cmp_gt0000226
    SLICE_X79Y24.B       Tilo                  0.094   wd/wd/AUX_22_cmp_gt0000
                                                       wd/wd/AUX_22_cmp_gt00002232
    SLICE_X83Y23.A6      net (fanout=11)       0.501   wd/wd/AUX_22_cmp_gt0000
    SLICE_X83Y23.A       Tilo                  0.094   wd/wd/g<5>119
                                                       wd/wd/valid_y_cmp_ge000031
    SLICE_X81Y23.AX      net (fanout=2)        0.450   wd/wd/N2
    SLICE_X81Y23.AMUX    Taxa                  0.313   wd/wd/g<5>1259
                                                       wd/wd/valid_y_cmp_ge0000
    SLICE_X82Y23.D5      net (fanout=1)        0.391   wd/wd/valid_y_cmp_ge00001
    SLICE_X82Y23.D       Tilo                  0.094   N427
                                                       wd/wd/valid_y_cmp_ge00001_SW4
    SLICE_X89Y23.B1      net (fanout=1)        1.015   N427
    SLICE_X89Y23.B       Tilo                  0.094   note_display/rom_base_addr<4>533
                                                       wd/wd/valid_y_cmp_ge00001
    SLICE_X89Y23.A5      net (fanout=2)        0.236   wd/wd/valid_y_cmp_ge00002
    SLICE_X89Y23.A       Tilo                  0.094   note_display/rom_base_addr<4>533
                                                       wd/wd/g<5>1111
    SLICE_X93Y23.B3      net (fanout=1)        0.827   wd/wd/g<5>1111
    SLICE_X93Y23.B       Tilo                  0.094   note_display/store_notes_5/q<84>
                                                       wd/wd/g<5>1326
    SLICE_X95Y17.B4      net (fanout=8)        0.902   b_wave<0>
    SLICE_X95Y17.CLK     Tas                   0.027   ctrl/make_chip_data/pixel<23>
                                                       r<6>11
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (3.272ns logic, 6.540ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_10 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.809ns (Levels of Logic = 11)
  Clock Path Skew:      -0.053ns (0.619 - 0.672)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_10 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y18.CQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_10
    SLICE_X86Y22.A1      net (fanout=22)       1.142   ctrl/gen_sync/x<10>
    SLICE_X86Y22.A       Tilo                  0.094   note_display/rom_base_addr<3>790
                                                       wd_note_three/wd/previous_read_value_cmp_eq0000_SW0
    SLICE_X87Y28.A4      net (fanout=5)        0.924   N572
    SLICE_X87Y28.A       Tilo                  0.094   wd_note_three/wd/AUX_22_cmp_gt0000216
                                                       wd_note_three/wd/previous_read_value_cmp_eq0000
    SLICE_X78Y24.D5      net (fanout=52)       1.080   wd/wd/previous_read_value_cmp_eq0000
    SLICE_X78Y24.D       Tilo                  0.094   wd/wd/AUX_22_cmp_gt0000216
                                                       wd/wd/AUX_22_cmp_gt0000216
    SLICE_X79Y24.B1      net (fanout=1)        0.705   wd/wd/AUX_22_cmp_gt0000216
    SLICE_X79Y24.B       Tilo                  0.094   wd/wd/AUX_22_cmp_gt0000
                                                       wd/wd/AUX_22_cmp_gt00002232
    SLICE_X83Y23.A6      net (fanout=11)       0.501   wd/wd/AUX_22_cmp_gt0000
    SLICE_X83Y23.A       Tilo                  0.094   wd/wd/g<5>119
                                                       wd/wd/valid_y_cmp_ge000031
    SLICE_X81Y23.AX      net (fanout=2)        0.450   wd/wd/N2
    SLICE_X81Y23.AMUX    Taxa                  0.313   wd/wd/g<5>1259
                                                       wd/wd/valid_y_cmp_ge0000
    SLICE_X82Y23.D5      net (fanout=1)        0.391   wd/wd/valid_y_cmp_ge00001
    SLICE_X82Y23.D       Tilo                  0.094   N427
                                                       wd/wd/valid_y_cmp_ge00001_SW4
    SLICE_X89Y23.B1      net (fanout=1)        1.015   N427
    SLICE_X89Y23.B       Tilo                  0.094   note_display/rom_base_addr<4>533
                                                       wd/wd/valid_y_cmp_ge00001
    SLICE_X89Y23.A5      net (fanout=2)        0.236   wd/wd/valid_y_cmp_ge00002
    SLICE_X89Y23.A       Tilo                  0.094   note_display/rom_base_addr<4>533
                                                       wd/wd/g<5>1111
    SLICE_X93Y23.B3      net (fanout=1)        0.827   wd/wd/g<5>1111
    SLICE_X93Y23.B       Tilo                  0.094   note_display/store_notes_5/q<84>
                                                       wd/wd/g<5>1326
    SLICE_X95Y17.B4      net (fanout=8)        0.902   b_wave<0>
    SLICE_X95Y17.CLK     Tas                   0.027   ctrl/make_chip_data/pixel<23>
                                                       r<6>11
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      9.809ns (1.636ns logic, 8.173ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_10 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.793ns (Levels of Logic = 11)
  Clock Path Skew:      -0.053ns (0.619 - 0.672)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_10 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y18.CQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_10
    SLICE_X86Y22.A1      net (fanout=22)       1.142   ctrl/gen_sync/x<10>
    SLICE_X86Y22.A       Tilo                  0.094   note_display/rom_base_addr<3>790
                                                       wd_note_three/wd/previous_read_value_cmp_eq0000_SW0
    SLICE_X87Y28.A4      net (fanout=5)        0.924   N572
    SLICE_X87Y28.A       Tilo                  0.094   wd_note_three/wd/AUX_22_cmp_gt0000216
                                                       wd_note_three/wd/previous_read_value_cmp_eq0000
    SLICE_X77Y22.A2      net (fanout=52)       1.263   wd/wd/previous_read_value_cmp_eq0000
    SLICE_X77Y22.A       Tilo                  0.094   wd/wd/AUX_22_cmp_gt0000241
                                                       wd/wd/AUX_22_cmp_gt0000294
    SLICE_X79Y24.B5      net (fanout=1)        0.506   wd/wd/AUX_22_cmp_gt0000294
    SLICE_X79Y24.B       Tilo                  0.094   wd/wd/AUX_22_cmp_gt0000
                                                       wd/wd/AUX_22_cmp_gt00002232
    SLICE_X83Y23.A6      net (fanout=11)       0.501   wd/wd/AUX_22_cmp_gt0000
    SLICE_X83Y23.A       Tilo                  0.094   wd/wd/g<5>119
                                                       wd/wd/valid_y_cmp_ge000031
    SLICE_X81Y23.AX      net (fanout=2)        0.450   wd/wd/N2
    SLICE_X81Y23.AMUX    Taxa                  0.313   wd/wd/g<5>1259
                                                       wd/wd/valid_y_cmp_ge0000
    SLICE_X82Y23.D5      net (fanout=1)        0.391   wd/wd/valid_y_cmp_ge00001
    SLICE_X82Y23.D       Tilo                  0.094   N427
                                                       wd/wd/valid_y_cmp_ge00001_SW4
    SLICE_X89Y23.B1      net (fanout=1)        1.015   N427
    SLICE_X89Y23.B       Tilo                  0.094   note_display/rom_base_addr<4>533
                                                       wd/wd/valid_y_cmp_ge00001
    SLICE_X89Y23.A5      net (fanout=2)        0.236   wd/wd/valid_y_cmp_ge00002
    SLICE_X89Y23.A       Tilo                  0.094   note_display/rom_base_addr<4>533
                                                       wd/wd/g<5>1111
    SLICE_X93Y23.B3      net (fanout=1)        0.827   wd/wd/g<5>1111
    SLICE_X93Y23.B       Tilo                  0.094   note_display/store_notes_5/q<84>
                                                       wd/wd/g<5>1326
    SLICE_X95Y17.B4      net (fanout=8)        0.902   b_wave<0>
    SLICE_X95Y17.CLK     Tas                   0.027   ctrl/make_chip_data/pixel<23>
                                                       r<6>11
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      9.793ns (1.636ns logic, 8.157ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_22 (SLICE_X95Y17.B5), 535558 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_4_1 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.829ns (Levels of Logic = 11)
  Clock Path Skew:      -0.038ns (1.528 - 1.566)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_4_1 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y20.BQ      Tcko                  0.471   ctrl/gen_sync/x_4_1
                                                       ctrl/gen_sync/x_4_1
    SLICE_X87Y18.A4      net (fanout=20)       0.927   ctrl/gen_sync/x_4_1
    SLICE_X87Y18.A       Tilo                  0.094   note_display/store_notes_3/q<39>
                                                       note_display/rom_base_addr_cmp_eq00521
    SLICE_X91Y21.C5      net (fanout=26)       1.460   note_display/rom_base_addr_cmp_eq0052
    SLICE_X91Y21.C       Tilo                  0.094   note_display/store_notes_4/q<84>
                                                       note_display/rom_base_addr<4>502
    SLICE_X91Y21.A3      net (fanout=1)        0.581   note_display/rom_base_addr<4>502
    SLICE_X91Y21.A       Tilo                  0.094   note_display/store_notes_4/q<84>
                                                       note_display/rom_base_addr<4>515
    SLICE_X91Y23.B6      net (fanout=1)        0.450   note_display/rom_base_addr<4>515
    SLICE_X91Y23.B       Tilo                  0.094   b_n2<0>
                                                       note_display/rom_base_addr<4>560
    SLICE_X91Y15.A6      net (fanout=1)        0.612   note_display/rom_base_addr<4>560
    SLICE_X91Y15.A       Tilo                  0.094   note_display/store_notes_2/q<51>
                                                       note_display/rom_base_addr<4>996_SW0
    SLICE_X92Y13.A6      net (fanout=1)        0.541   N319
    SLICE_X92Y13.CMUX    Topac                 0.676   note_display/Madd_rom_addr_cy<7>
                                                       note_display/rom_base_addr<4>996
                                                       note_display/Madd_rom_addr_cy<7>
    SLICE_X93Y13.CX      net (fanout=28)       0.903   note_display/rom_addr<6>
    SLICE_X93Y13.CMUX    Taxc                  0.330   note_display_char_rom/Mrom_data1_f71
                                                       note_display_char_rom/Mrom_data1_f7_0
    SLICE_X95Y15.D6      net (fanout=1)        0.437   note_display_char_rom/Mrom_data1_f71
    SLICE_X95Y15.D       Tilo                  0.094   note_display/rom_data<0>
                                                       note_display_char_rom/Mrom_data211
    SLICE_X95Y15.A3      net (fanout=1)        0.581   note_display/rom_data<0>
    SLICE_X95Y15.BMUX    Topab                 0.438   note_display/rom_data<0>
                                                       note_display/AUX_26_and00001
                                                       note_display/AUX_26_and0000_f7
                                                       note_display/AUX_26_and0000_f8
    SLICE_X95Y16.B6      net (fanout=9)        0.377   note_display/AUX_26_and0000
    SLICE_X95Y16.B       Tilo                  0.094   note_display/rom_base_addr<6>183
                                                       note_display/_AUX_26<6>491
    SLICE_X95Y17.B5      net (fanout=1)        0.360   note_display/N107
    SLICE_X95Y17.CLK     Tas                   0.027   ctrl/make_chip_data/pixel<23>
                                                       r<6>11
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      9.829ns (2.600ns logic, 7.229ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_5_1 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.619 - 0.674)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_5_1 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y19.BQ      Tcko                  0.450   ctrl/gen_sync/x_5_1
                                                       ctrl/gen_sync/x_5_1
    SLICE_X86Y18.B2      net (fanout=20)       0.880   ctrl/gen_sync/x_5_1
    SLICE_X86Y18.B       Tilo                  0.094   note_display/store_notes_3/q<13>
                                                       note_display/rom_base_addr_cmp_eq00511
    SLICE_X90Y18.D1      net (fanout=25)       1.135   note_display/rom_base_addr_cmp_eq0051
    SLICE_X90Y18.D       Tilo                  0.094   ctrl/gen_sync/x<10>
                                                       note_display/rom_base_addr<5>676
    SLICE_X92Y19.A4      net (fanout=1)        1.240   note_display/rom_base_addr<5>676
    SLICE_X92Y19.A       Tilo                  0.094   note_display/color_reg_and0006
                                                       note_display/rom_base_addr<5>747
    SLICE_X93Y19.B1      net (fanout=1)        0.900   note_display/rom_base_addr<5>747
    SLICE_X93Y19.B       Tilo                  0.094   note_display/rom_base_addr<6>259
                                                       note_display/rom_base_addr<5>780
    SLICE_X92Y13.B6      net (fanout=1)        0.485   note_display/rom_base_addr<5>780
    SLICE_X92Y13.CMUX    Topbc                 0.658   note_display/Madd_rom_addr_cy<7>
                                                       note_display/rom_base_addr<5>799
                                                       note_display/Madd_rom_addr_cy<7>
    SLICE_X93Y13.CX      net (fanout=28)       0.903   note_display/rom_addr<6>
    SLICE_X93Y13.CMUX    Taxc                  0.330   note_display_char_rom/Mrom_data1_f71
                                                       note_display_char_rom/Mrom_data1_f7_0
    SLICE_X95Y15.D6      net (fanout=1)        0.437   note_display_char_rom/Mrom_data1_f71
    SLICE_X95Y15.D       Tilo                  0.094   note_display/rom_data<0>
                                                       note_display_char_rom/Mrom_data211
    SLICE_X95Y15.A3      net (fanout=1)        0.581   note_display/rom_data<0>
    SLICE_X95Y15.BMUX    Topab                 0.438   note_display/rom_data<0>
                                                       note_display/AUX_26_and00001
                                                       note_display/AUX_26_and0000_f7
                                                       note_display/AUX_26_and0000_f8
    SLICE_X95Y16.B6      net (fanout=9)        0.377   note_display/AUX_26_and0000
    SLICE_X95Y16.B       Tilo                  0.094   note_display/rom_base_addr<6>183
                                                       note_display/_AUX_26<6>491
    SLICE_X95Y17.B5      net (fanout=1)        0.360   note_display/N107
    SLICE_X95Y17.CLK     Tas                   0.027   ctrl/make_chip_data/pixel<23>
                                                       r<6>11
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      9.765ns (2.467ns logic, 7.298ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_6 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.619 - 0.670)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_6 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y17.CQ      Tcko                  0.450   ctrl/gen_sync/x<7>
                                                       ctrl/gen_sync/x_6
    SLICE_X87Y18.A6      net (fanout=113)      0.880   ctrl/gen_sync/x<6>
    SLICE_X87Y18.A       Tilo                  0.094   note_display/store_notes_3/q<39>
                                                       note_display/rom_base_addr_cmp_eq00521
    SLICE_X91Y21.C5      net (fanout=26)       1.460   note_display/rom_base_addr_cmp_eq0052
    SLICE_X91Y21.C       Tilo                  0.094   note_display/store_notes_4/q<84>
                                                       note_display/rom_base_addr<4>502
    SLICE_X91Y21.A3      net (fanout=1)        0.581   note_display/rom_base_addr<4>502
    SLICE_X91Y21.A       Tilo                  0.094   note_display/store_notes_4/q<84>
                                                       note_display/rom_base_addr<4>515
    SLICE_X91Y23.B6      net (fanout=1)        0.450   note_display/rom_base_addr<4>515
    SLICE_X91Y23.B       Tilo                  0.094   b_n2<0>
                                                       note_display/rom_base_addr<4>560
    SLICE_X91Y15.A6      net (fanout=1)        0.612   note_display/rom_base_addr<4>560
    SLICE_X91Y15.A       Tilo                  0.094   note_display/store_notes_2/q<51>
                                                       note_display/rom_base_addr<4>996_SW0
    SLICE_X92Y13.A6      net (fanout=1)        0.541   N319
    SLICE_X92Y13.CMUX    Topac                 0.676   note_display/Madd_rom_addr_cy<7>
                                                       note_display/rom_base_addr<4>996
                                                       note_display/Madd_rom_addr_cy<7>
    SLICE_X93Y13.CX      net (fanout=28)       0.903   note_display/rom_addr<6>
    SLICE_X93Y13.CMUX    Taxc                  0.330   note_display_char_rom/Mrom_data1_f71
                                                       note_display_char_rom/Mrom_data1_f7_0
    SLICE_X95Y15.D6      net (fanout=1)        0.437   note_display_char_rom/Mrom_data1_f71
    SLICE_X95Y15.D       Tilo                  0.094   note_display/rom_data<0>
                                                       note_display_char_rom/Mrom_data211
    SLICE_X95Y15.A3      net (fanout=1)        0.581   note_display/rom_data<0>
    SLICE_X95Y15.BMUX    Topab                 0.438   note_display/rom_data<0>
                                                       note_display/AUX_26_and00001
                                                       note_display/AUX_26_and0000_f7
                                                       note_display/AUX_26_and0000_f8
    SLICE_X95Y16.B6      net (fanout=9)        0.377   note_display/AUX_26_and0000
    SLICE_X95Y16.B       Tilo                  0.094   note_display/rom_base_addr<6>183
                                                       note_display/_AUX_26<6>491
    SLICE_X95Y17.B5      net (fanout=1)        0.360   note_display/N107
    SLICE_X95Y17.CLK     Tas                   0.027   ctrl/make_chip_data/pixel<23>
                                                       r<6>11
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (2.579ns logic, 7.182ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_22 (SLICE_X95Y17.SR), 2200 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_3 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.774ns (Levels of Logic = 10)
  Clock Path Skew:      -0.048ns (0.619 - 0.667)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_3 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y16.DQ      Tcko                  0.450   ctrl/gen_sync/x<3>
                                                       ctrl/gen_sync/x_3
    SLICE_X89Y25.D4      net (fanout=113)      1.636   ctrl/gen_sync/x<3>
    SLICE_X89Y25.D       Tilo                  0.094   wd/wd/address_tracker/q<5>
                                                       wd_note_three/wd/current_address_reg<5>11
    SLICE_X89Y25.C6      net (fanout=4)        0.150   wd_note_three/wd/N32
    SLICE_X89Y25.C       Tilo                  0.094   wd/wd/address_tracker/q<5>
                                                       wd_note_three/wd/current_address_reg<5>2
    SLICE_X87Y24.C4      net (fanout=6)        0.678   wd/read_address<5>
    SLICE_X87Y24.C       Tilo                  0.094   wd/wd/address_tracker/q<6>
                                                       wd_note_three/wd/AUX_22_cmp_gt00002153
    SLICE_X91Y32.D1      net (fanout=4)        1.376   wd/wd/AUX_22_cmp_gt00002153
    SLICE_X91Y32.D       Tilo                  0.094   wd_note_one/wd/AUX_22_cmp_gt0000
                                                       wd_note_one/wd/AUX_22_cmp_gt00002232
    SLICE_X92Y30.C6      net (fanout=11)       0.594   wd_note_one/wd/AUX_22_cmp_gt0000
    SLICE_X92Y30.C       Tilo                  0.094   wd_note_three/wd/value_tracker/q<3>
                                                       wd_note_one/wd/valid_y_cmp_ge000031
    SLICE_X93Y31.AX      net (fanout=2)        0.324   wd_note_one/wd/N2
    SLICE_X93Y31.AMUX    Taxa                  0.313   wd_note_three/wd/valid_y_cmp_ge00001
                                                       wd_note_one/wd/valid_y_cmp_ge0000
    SLICE_X93Y29.D3      net (fanout=1)        0.593   wd_note_one/wd/valid_y_cmp_ge00001
    SLICE_X93Y29.D       Tilo                  0.094   N423
                                                       wd_note_one/wd/valid_y_cmp_ge00001_SW4
    SLICE_X92Y26.D6      net (fanout=1)        0.500   N423
    SLICE_X92Y26.D       Tilo                  0.094   wd_note_one/wd/valid_y_cmp_ge00002
                                                       wd_note_one/wd/valid_y_cmp_ge00001
    SLICE_X95Y23.A6      net (fanout=2)        0.540   wd_note_one/wd/valid_y_cmp_ge00002
    SLICE_X95Y23.A       Tilo                  0.094   N43
                                                       wd_note_one/wd/g<5>153
    SLICE_X95Y23.B5      net (fanout=1)        0.410   wd_note_one/wd/g<5>153
    SLICE_X95Y23.B       Tilo                  0.094   N43
                                                       wd_note_one/wd/g<5>1326
    SLICE_X95Y17.SR      net (fanout=3)        0.817   b_n1<6>
    SLICE_X95Y17.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      9.774ns (2.156ns logic, 7.618ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_3 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.756ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.619 - 0.667)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_3 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y16.DQ      Tcko                  0.450   ctrl/gen_sync/x<3>
                                                       ctrl/gen_sync/x_3
    SLICE_X89Y25.D4      net (fanout=113)      1.636   ctrl/gen_sync/x<3>
    SLICE_X89Y25.D       Tilo                  0.094   wd/wd/address_tracker/q<5>
                                                       wd_note_three/wd/current_address_reg<5>11
    SLICE_X89Y25.C6      net (fanout=4)        0.150   wd_note_three/wd/N32
    SLICE_X89Y25.C       Tilo                  0.094   wd/wd/address_tracker/q<5>
                                                       wd_note_three/wd/current_address_reg<5>2
    SLICE_X87Y24.C4      net (fanout=6)        0.678   wd/read_address<5>
    SLICE_X87Y24.C       Tilo                  0.094   wd/wd/address_tracker/q<6>
                                                       wd_note_three/wd/AUX_22_cmp_gt00002153
    SLICE_X91Y32.D1      net (fanout=4)        1.376   wd/wd/AUX_22_cmp_gt00002153
    SLICE_X91Y32.D       Tilo                  0.094   wd_note_one/wd/AUX_22_cmp_gt0000
                                                       wd_note_one/wd/AUX_22_cmp_gt00002232
    SLICE_X93Y33.CX      net (fanout=11)       0.589   wd_note_one/wd/AUX_22_cmp_gt0000
    SLICE_X93Y33.CMUX    Taxc                  0.330   wd_note_one/wd/valid_y_cmp_le0000_f7
                                                       wd_note_one/wd/valid_y_cmp_le00001_SW2
    SLICE_X93Y34.D6      net (fanout=2)        0.296   N368
    SLICE_X93Y34.D       Tilo                  0.094   N614
                                                       wd_note_one/wd/g<5>1173_SW0
    SLICE_X93Y34.C3      net (fanout=1)        0.716   N614
    SLICE_X93Y34.C       Tilo                  0.094   N614
                                                       wd_note_one/wd/g<5>1173
    SLICE_X92Y32.D3      net (fanout=1)        0.616   wd_note_one/wd/g<5>1173
    SLICE_X92Y32.D       Tilo                  0.094   wd_note_one/wd/g<5>1259
                                                       wd_note_one/wd/g<5>1259
    SLICE_X95Y23.B6      net (fanout=1)        0.803   wd_note_one/wd/g<5>1259
    SLICE_X95Y23.B       Tilo                  0.094   N43
                                                       wd_note_one/wd/g<5>1326
    SLICE_X95Y17.SR      net (fanout=3)        0.817   b_n1<6>
    SLICE_X95Y17.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      9.756ns (2.079ns logic, 7.677ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_3 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.752ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.619 - 0.667)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_3 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y16.DQ      Tcko                  0.450   ctrl/gen_sync/x<3>
                                                       ctrl/gen_sync/x_3
    SLICE_X89Y25.D4      net (fanout=113)      1.636   ctrl/gen_sync/x<3>
    SLICE_X89Y25.D       Tilo                  0.094   wd/wd/address_tracker/q<5>
                                                       wd_note_three/wd/current_address_reg<5>11
    SLICE_X89Y25.C6      net (fanout=4)        0.150   wd_note_three/wd/N32
    SLICE_X89Y25.C       Tilo                  0.094   wd/wd/address_tracker/q<5>
                                                       wd_note_three/wd/current_address_reg<5>2
    SLICE_X87Y24.C4      net (fanout=6)        0.678   wd/read_address<5>
    SLICE_X87Y24.C       Tilo                  0.094   wd/wd/address_tracker/q<6>
                                                       wd_note_three/wd/AUX_22_cmp_gt00002153
    SLICE_X91Y32.D1      net (fanout=4)        1.376   wd/wd/AUX_22_cmp_gt00002153
    SLICE_X91Y32.D       Tilo                  0.094   wd_note_one/wd/AUX_22_cmp_gt0000
                                                       wd_note_one/wd/AUX_22_cmp_gt00002232
    SLICE_X92Y33.B6      net (fanout=11)       0.598   wd_note_one/wd/AUX_22_cmp_gt0000
    SLICE_X92Y33.B       Tilo                  0.094   wd_note_one/wd/value_tracker/q<7>
                                                       wd_note_one/wd/_AUX_22<13>1
    SLICE_X93Y34.D4      net (fanout=3)        0.519   wd_note_one/wd/max_value<5>
    SLICE_X93Y34.D       Tilo                  0.094   N614
                                                       wd_note_one/wd/g<5>1173_SW0
    SLICE_X93Y34.C3      net (fanout=1)        0.716   N614
    SLICE_X93Y34.C       Tilo                  0.094   N614
                                                       wd_note_one/wd/g<5>1173
    SLICE_X92Y32.D3      net (fanout=1)        0.616   wd_note_one/wd/g<5>1173
    SLICE_X92Y32.D       Tilo                  0.094   wd_note_one/wd/g<5>1259
                                                       wd_note_one/wd/g<5>1259
    SLICE_X95Y23.B6      net (fanout=1)        0.803   wd_note_one/wd/g<5>1259
    SLICE_X95Y23.B       Tilo                  0.094   N43
                                                       wd_note_one/wd/g<5>1326
    SLICE_X95Y17.SR      net (fanout=3)        0.817   b_n1<6>
    SLICE_X95Y17.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      9.752ns (1.843ns logic, 7.909ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point play_button_press_unit/debounce/state/q_1 (SLICE_X94Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               play_button_press_unit/debounce/counter/q_13 (FF)
  Destination:          play_button_press_unit/debounce/state/q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.205ns (1.609 - 1.404)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: play_button_press_unit/debounce/counter/q_13 to play_button_press_unit/debounce/state/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y40.BQ      Tcko                  0.433   play_button_press_unit/debounce/counter/q<15>
                                                       play_button_press_unit/debounce/counter/q_13
    SLICE_X94Y39.A6      net (fanout=3)        0.288   play_button_press_unit/debounce/counter/q<13>
    SLICE_X94Y39.CLK     Tah         (-Th)     0.197   play_button_press_unit/debounce/state/q<1>
                                                       play_button_press_unit/debounce/next_state_d<1>258
                                                       play_button_press_unit/debounce/state/q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.236ns logic, 0.288ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81 (RAMB36_X1Y11.ADDRAU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player_v2/echo/write_address_ff/q_12 (FF)
  Destination:          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.796 - 0.574)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: music_player_v2/echo/write_address_ff/q_12 to music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y58.AQ         Tcko                  0.433   music_player_v2/echo/write_address_ff/q<15>
                                                          music_player_v2/echo/write_address_ff/q_12
    RAMB36_X1Y11.ADDRAU12   net (fanout=66)       0.445   music_player_v2/echo/write_address_ff/q<12>
    RAMB36_X1Y11.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81
                                                          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81
    ----------------------------------------------------  ---------------------------
    Total                                         0.584ns (0.139ns logic, 0.445ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81 (RAMB36_X1Y11.ADDRAL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player_v2/echo/write_address_ff/q_12 (FF)
  Destination:          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.791 - 0.574)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: music_player_v2/echo/write_address_ff/q_12 to music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y58.AQ         Tcko                  0.433   music_player_v2/echo/write_address_ff/q<15>
                                                          music_player_v2/echo/write_address_ff/q_12
    RAMB36_X1Y11.ADDRAL12   net (fanout=66)       0.445   music_player_v2/echo/write_address_ff/q<12>
    RAMB36_X1Y11.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81
                                                          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren81
    ----------------------------------------------------  ---------------------------
    Total                                         0.584ns (0.139ns logic, 0.445ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKAL
  Logical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKAL
  Location pin: RAMB36_X0Y14.CLKARDCLKL
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKAU
  Logical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKAU
  Location pin: RAMB36_X0Y14.CLKARDCLKU
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKBL
  Logical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKBL
  Location pin: RAMB36_X0Y14.CLKBWRCLKL
  Clock network: clk_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.927|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7298642 paths, 0 nets, and 17946 connections

Design statistics:
   Minimum period:   9.927ns{1}   (Maximum frequency: 100.735MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  9 19:40:38 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 343 MB



