# Computer-Organization-and-Architecture-Software-Lab
All Computer Organization and Architecture Software Laboratory (PCCCS493) assignments for ready reference

## DAY 1
| Name | Code | 
| -- | -- |
| AND Gate | [link](DAY1/and_gate.vhd) | 
| OR Gate | [link](DAY1/or_gate.vhd) | 
| NOT Gate | [link](DAY1/not_gate.vhd) | 
| NAND Gate | [link](DAY1/nand_gate.vhd) | 
| NOR Gate | [link](DAY1/nor_gate.vhd) | 
| XOR Gate | [link](DAY1/xor_gate.vhd) | 
| XNOR Gate | [link](DAY1/xnor_gate.vhd) | 

## DAY 2
| Name | Code | 
| -- | -- |
| Half Adder | [link](DAY2/half_adder.vhd) | 
| Full Adder | [link](DAY2/full_adder.vhd) | 
| Half Subtractor | [link](DAY2/half_subtractor.vhd) | 
| Full Subtractor | [link](DAY2/full_subtractor.vhd) | 
| 2:1 MUX | [link](DAY2/2_1_MUX.vhd) | 
| 4:1 MUX | [link](DAY2/4_1_MUX.vhd) | 
| 8:1 MUX | [link](DAY2/8_1_MUX.vhd) | 
| 16:1 MUX | [link](DAY2/16_1_MUX.vhd) | 
| 1:2 DeMUX | [link](DAY2/1_2_DeMUX.vhd) | 
| 1:4 DeMUX | [link](DAY2/1_4_DeMUX.vhd) | 
| 1:8 DeMUX | [link](DAY2/1_8_DeMUX.vhd) | 
| 1:16 DeMUX | [link](DAY2/1_16_DeMUX.vhd) | 
| 1x2 Decoder | [link](DAY2/1_2_Decoder.vhd) | 
| 3x8 Decoder | [link](DAY2/3_8_Decoder.vhd) | 
| 4x16 Decoder | [link](DAY2/4_16_Decoder.vhd) | 
| 2x1 Encoder | [link](DAY2/2_1_Encoder.vhd) | 
| 4x2 Encoder | [link](DAY2/4_2_Encoder.vhd) | 
| 8x3 Encoder | [link](DAY2/8_3_Encoder.vhd) | 
| 2x1 Encoder | [link](DAY2/16_4_Encoder.vhd) | 
| 2bit Comparator | [link](DAY2/2bit_com.vhd) | 
| 3bit Comparator | [link](DAY2/3bit_com.vhd) | 
| 4bit Comparator | [link](DAY2/4bit_com.vhd) | 
| 8bit Comparator | [link](DAY2/8bit_com.vhd) | 
| 4bit Parity Checker | [link](DAY2/par_check.vhd) | 
| 3bit Parity Generator | [link](DAY2/par_gen.vhd) | 
| 4x2 Priority Encoder | [link](DAY2/4_2_pri_encoder.vhd) | 
| 4x2 Priority Encoder | [link](DAY2/8_3_pri_encoder.vhd) | 
| Binary to Grey Convertor | [link](DAY2/bin2grey.vhd) | 
| Binary to Excess-3 Convertor | [link](DAY2/bin2xs3.vhd) | 
| Binary to BCD Convertor | [link](DAY2/bin2bcd.vhd) | 
| BCD to Excess-3 Convertor | [link](DAY2/bcd2xs3.vhd) | 
| BCD to Grey Convertor | [link](DAY2/bcd2grey.vhd) | 
| BCD to Binary Convertor | [link](DAY2/bcd2bin.vhd) | 
| Grey to BCD Convertor | [link](DAY2/grey2bcd.vhd) | 
| Grey to Binary Convertor | [link](DAY2/grey2bin.vhd) | 
| Excess-3 to BCD Convertor | [link](DAY2/xs32bcd.vhd) | 
| Excess-3 to Binary Convertor | [link](DAY2/xs32bin.vhd) | 

## DAY 3
| Name | Code | 
| -- | -- |
| SR Flip FLop | [link](DAY3/sr_ff.vhd) |
| JK Flip FLop | [link](DAY3/sr_ff.vhd) |
| D Flip FLop | [link](DAY3/d_ff.vhd) |
| T Flip FLop | [link](DAY3/t_ff.vhd) |
| SISO Shift Regiter | [link](DAY3/siso_reg.vhd) |
| SIPO Shift Regiter | [link](DAY3/sipo_reg.vhd) |
| PISO Shift Regiter | [link](DAY3/piso_reg.vhd) |
| PIPO Shift Regiter | [link](DAY3/pipo_reg.vhd) |
| 2bit UP Counter | [link](DAY3/2up_count.vhd) |
| 3bit UP Counter | [link](DAY3/3up_count.vhd) |
| 4bit UP Counter | [link](DAY3/4up_count.vhd) |
| 2bit DOWN Counter | [link](DAY3/2down_count.vhd) |
| 3bit DOWN Counter | [link](DAY3/3down_count.vhd) |
| 4bit DOWN Counter | [link](DAY3/4down_count.vhd) |
| MOD-2 Counter | [link](DAY3/mod2_count.vhd) |
| MOD-3 Counter | [link](DAY3/mod3_count.vhd) |
| MOD-4 Counter | [link](DAY3/mod3_count.vhd) |
| 3bit UP DOWN Counter | [link](DAY3/3updown_count.vhd) |