# compile vhdl design source files
vhdl xil_defaultlib  "../../../snake.srcs/sources_1/new/display.vhd"
vhdl xil_defaultlib  "../../../snake.srcs/sim_1/new/simulation.vhd"

# Do not sort compile order
nosort
