Origin Design
Verilog Netlist File	bench_1.v
Cell Library File	cell_info_large_2.5
Top Module	 bench_1
IO Supply Voltage	3.3V
Core Supply Voltage	2.5V

Cell Name		Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
			(um*um)	Name	200MHz	(uW)	100MHz	(uW)
					Number		Number
-------------------------------------------------------------------------------------------------------
AND2X1		20	650.0	A	20	400.75 	0	0
				B	20	425.50 	0	0
AND2X2		12	600.0	A	12	346.95 	0	0
				B	12	393.30	0	0
AND4X1          	8	400.0	A	8	164.80	0	0
				B	8	181.10 	0	0
				C	8	199.20	0	0
				D	8	213.30 	0	0
DFFX1		20	2800.0	D	16	399.20	4	49.90
				CK	16	449.40	4	56.18 
				Data	16	400.00	4	50.0
DFFX2		21	3675.0	D	21	700.88	0	0
				CK	19	743.85	2	39.15
				Data	19	733.40	2	38.6
INVX1		26	429.0	A	26	372.78	0	0
INVX2		7	175.0	A	7	200.64 	0	0
MX2X1		23	1529.5	A	23	592.83	0	0
				B	23	646.59	0	0
				S0	23	766.48	0	0
MX2X2		7	717.5	A	7	298.90 	0	0
				B	7	334.95	0	0
				S0	7	373.71	0	0
NAND2X1	1	25.0	A	1	17.08 	0	0
				B	1	19.04	0	0
NAND2X2	1	37.5	A	1	34.15	0	0
				B	0	0	1	18.96
NAND4X1	4	166.0	A	4	80.40	0	0
				B	4	97.00	0	0
				C	4	107.40	0	0
				D	4	125.05 	0	0
NAND4X2	4	254.0	A	4	150.10	0	0
				B	4	189.50	0	0
				C	4	208.00	0	0
				D	4	252.90	0	0
NOR2X1		17	425.0	A	1	17.26	16	138.10
				B	17	327.68	0	0
NOR2X2		10	375.0	A	4	129.30	6	96.98
				B	10	365.50	0	0
NOR3X2		1	50.0	A	1	38.35	0	0
				B	0	0	1	22.80 
				C	1	57.81	0	0
OR2X1		1	32.5	A	1	18.65 	0	0
				B	1	19.85	0	0
OR2X2		2	100.0	A	0	0	2	28.54
				B	0	0	2	30.01
OR4X1		1	50.0	A	1	20.98	0	0
				B	1	22.98	0	0
				C	1	26.38	0	0
				D	1	29.10	0	0
OR4X2		1	76.5	A	1	36.35	0	0
				B	1	39.15	0	0
				C	1	41.63	0	0
				D	1	45.23	0	0
XNOR2X1	3	199.5	A	0	0	3	52.73
				B	3	135.38 	0	0
XNOR2X2	3	277.5	A	1	60.35  	2	60.35 
				B	2	178.00	1	44.50
XOR2X1		6	399.0	A	2	63.50  	4	63.50
				B	6	243.15	0	0
XOR2X2		2	165.0	A	1	57.35	1	28.68
				B	2	171.20 	0	0
-------------------------------------------------------------------------------------------------------

CORE
POWER			13.58 mW
CURRENT		5.43 mA	
 P/G PAD		2	800.00

IO
IN_PAD		5	2000.00		1	5660.00	4	11320.00
OUT_PAD		2	800.00		0	0	2	39600.0
POWER			56.58mW
CURRENT		17.15mA
P/G PAD		2	800.00

Total		212	18008.5 (um*um)


Partitioned Design
Verilog File		bench_1_mod_split_power.v
Top Module	bench_1_top
Layer Number	3

LAYER 1
Verilog File		bench_1_mod_split_power_1.v

Cell Name		Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	200MHz	(uW)	100MHz	(uW)
					Number		Number
--------------------------------------------------------------------------------------------------------
AND2X2		5	250.0	A	5	144.56  	0	0
				B	5	163.88	0	0
DFFX1		2	280.0	D	0	0	2	24.95
				CK	0	0	2	28.09
				Data	0	0	2	25.00
DFFX2		6	1050.0	D	6	200.25	0	0
				CK	6	234.90 	0	0
				Data	6	231.60	0	0
INVX1		6	99.0	A	6	86.03 	0	0
MX2X1		5	332.5	A	5	128.88 	0	0
				B	5	140.56 	0	0
				S0	5	166.63 	0	0
MX2X2		1	102.5	A	1	42.70	0	0
				B	1	47.85 	0	0
				S0	1	53.39 	0	0
NAND4X2	1	63.5	A	1	37.53  	0	0
				B	1	47.38	0	0
				C	1	52.00	0	0
				D	1	63.23 	0	0
NOR2X1		2	50.0	A	0	0	2	17.26 
				B	2	38.55 	0	0
OR2X2		1	50.0	A	0	0	1	14.27
				B	0	0	1	15.01
XNOR2X1	1	66.5	A	0	0	1	17.58
				B	1	45.13 	0	0
XOR2X1		2	133.0	A	0	0	2	31.75
				B	2	81.05	0	0
XOR2X2		1	82.5	A	0	0	1	28.68
				B	1	85.60	0	0
-------------------------------------------------------------------------------------------------------

TSV_LAND	14	0.0

CORE
POWER_PAD	2	800.00
POWER			2.29mW
CURRENT		0.92mA
PG_TSV_LAND	2	0.0

IO
IN_PAD		5	2000.00		1	5660.00	4	11320.00
OUT_PAD		2	800.00		0	0	2	39600.0
P/G PAD	2	800.00

Total		60	6959.5 (um*um)


LAYER 2
Verilog File		bench_1_mod_split_power_2.v
Power Density Limit	100 W/(cm*cm)

Cell Name		Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	200MHz	(uW)	100MHz	(uW)
					Number		Number
--------------------------------------------------------------------------------------------------------
AND2X1		9	292.5	A	9	180.34	0	0
				B	9	191.48	0	0
AND2X2		5	250.0	A	5	144.56	0	0
				B	5	163.88 	0	0
DFFX1		5	700.0	D	5	124.75	0	0
				CK	5	140.44 	0	0
				Data	5	125.00	0	0
DFFX2		10	1750.0	D	10	333.75 	0	0
				CK	10	391.50	0	0
				Data	10	386.00	0	0
INVX1		10	165.0	A	10	143.38	0	0
INVX2		 4	100.0	A	4	114.65	0	0
MX2X1		10	665.0	A	10	257.75	0	0
				B	10	281.13	0	0
				S0	10	333.25	0	0
MX2X2		3	307.5	A	3	128.10	0	0
				B	3	143.55	0	0
				S0	3	160.16	0	0
NAND2X2	1	37.5	A	1	34.15	0	0
				B	0	0	1	18.96
NAND4X1	1	41.5	A	1	20.10 	0	0
				B	1	24.25	0	0
				C	1	26.85 	0	0
				D	1	31.26	0	0
NAND4X2	3	190.5	A	3	112.58	0	0
				B	3	142.13	0	0
				C	3	156.00	0	0
				D	3	189.68	0	0
NOR2X1		7	175.0	A	0	0	7	60.42
				B	7	134.93	0	0
NOR2X2		3	112.5	A	0	0	3	48.49
				B	3	109.65	0	0
NOR3X2		1	50.0	A	1	38.35	0	0
				B	0	0	1	22.80
				C	1	57.18	0	0
OR4X2		1	76.5	A	1	36.35	0	0
				B	1	39.15 	0	0
				C	1	41.63	0	0
				D	1	45.23 	0	0
XNOR2X1	2	133.0	A	0	0	2	35.15
				B	2	90.25	0	0
XNOR2X2	3	277.5	A	1	60.35	2	60.35
				B	2	178.00 	1	44.50
XOR2X1		2	133.0	A	1	31.75	1	15.88
				B	2	81.05 	0	0
-------------------------------------------------------------------------------------------------------

TSV_CELL	14	1400.0
TSV_LAND	15	0.0

POWER			5.73 mW
CURRENT		2.29 mA
PG_TSV_CELL	2	200.0
PG_TSV_LAND	2	0.0

PASS_THROUGH
PG_TSV_CELL	2	200.0
PG_TSV_LAND	2	0.0

Power Dnesity		79.0 W/(cm*cm)  

Total		117	7257.0 (um*um)


LAYER 3
Verilog File		bench_1_mod_split_power_3.v

Cell Name	Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	200MHz	(uW)	100MHz	(uW)
					Number		Number
-------------------------------------------------------------------------------------------------------
AND2X1		11	357.5	A	11	220.41 	0	0
				B	11	234.03	0	0
AND2X2		2	100.0	A	2	57.83	0	0
				B	2	65.55 	0	0
AND4X1		8	400.0	A	8	164.80	0	0
				B	8	181.10	0	0
				C	8	199.20	0	0
				D	8	213.30	0	0
DFFX1		13	1820.0	D	11	274.45 	2	24.95
				CK	11	308.96 	2	28.09	
				Data	11	275.00 	2	25.00	
DFFX2		 5	875.0	D	5	166.88	0	0
				CK	3	117.45	2	39.15
				Data	3	115.80	2	38.60
INVX1		10	165.0	A	10	143.38 	0	0
INVX2		3	75.0	A	3	85.99	0	0
MX2X1		8	532.0	A	8	206.20	0	0
				B	8	224.90	0	0
				S0	8	266.60	0	0		
MX2X2		3	307.5	A	3	128.10	0	0
				B	3	143.55 	0	0
				S0	3	160.16	0	0
NAND2X1	1	25.0	A	1	17.08	0	0
				B	1	19.04	0	0
NAND4X1	3	124.5	A	3	60.30 	0	0
				B	3	72.75	0	0
				C	3	80.55	0	0
				D	3	93.79	0	0
NOR2X1		8	200.0	A	1	17.26	7	60.42
				B	8	154.20 	0	0
NOR2X2		7	262.5	A	4	129.30	3	48.49
				B	7	255.85	0	0
OR2X1		1	32.5	A	1	18.65	0	0
				B	1	19.85	0	0
OR2X2		1	50.0	A	0	0	1	14.27
				B	0	0	1	15.01
OR4X1		1	50.0	A	1	20.98	0	0
				B	1	22.98	0	0
				C	1	26.38 	0	0
				D	1	26.04	0	0
XOR2X1		2	133.0	A	1	31.75	1	15.88
				B	2	81.05	0	0
XOR2X2		1	82.5	A	1	57.35	0	0
				B	1	85.60	0	0
-------------------------------------------------------------------------------------------------------

TSV_CELL	15	1500.0

POWER			5.56 mW
CURRENT		2.22 mA
PG_TSV_CELL	2	200.0
	

Total		105	7292.00 (um*um)

Design Summary (After Partition)
---------------------------------------------------
POWER_INFO
CORE
POWER			13.58 mW
CURRENT		5.43 mA
POWER_PAD	2	800.00
IO
POWER			56.58mW
CURRENT		17.15mA
POWER_PAD	2	800.00

TSV_INFO
SIGNAL
TSV_CELL	29	2900.0
TSV_LAND	29	0.0
POWER
TSV_CELL	6	600.0
TSV_LAND	6	0.0

Total Area (3 Layers)	21508.5
