
AVRASM ver. 2.1.30  C:\Users\Dima.DESKTOP-MGEHVVB\Desktop\Rul\List\Rul.asm Sun Jan 13 17:03:07 2019

C:\Users\Dima.DESKTOP-MGEHVVB\Desktop\Rul\List\Rul.asm(971): warning: Register r2 already defined by the .DEF directive
C:\Users\Dima.DESKTOP-MGEHVVB\Desktop\Rul\List\Rul.asm(972): warning: Register r4 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.3 Standard
                 ;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATtiny261
                 ;Program type             : Application
                 ;Clock frequency          : 8,000000 MHz
                 ;Memory model             : Tiny
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 32 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;Global 'const' stored in FLASH     : No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions         : On
                 ;Smart register allocation          : On
                 ;Automatic register allocation      : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATtiny261
                 	#pragma AVRPART MEMORY PROG_FLASH 2048
                 	#pragma AVRPART MEMORY EEPROM 128
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 223
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 
                 	.EQU WDTCR=0x21
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x0A
                 	.EQU GPIOR1=0x0B
                 	.EQU GPIOR2=0x0C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x00DF
                 	.EQU __DSTACK_SIZE=0x0020
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _comand=R2
                 	.DEF _adc_data=R4
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION VALUES
                 	.EQU __GPIOR0_INIT=0x00
                 	.EQU __GPIOR1_INIT=0x00
                 	.EQU __GPIOR2_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c012      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b c024      	RJMP _adc_isr
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 __RESET:
000013 94f8      	CLI
000014 27ee      	CLR  R30
000015 bbec      	OUT  EECR,R30
000016 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000017 e1f8      	LDI  R31,0x18
000018 95a8      	WDR
000019 b7a4      	IN   R26,MCUSR
00001a 7fa7      	CBR  R26,8
00001b bfa4      	OUT  MCUSR,R26
00001c bdf1      	OUT  WDTCR,R31
00001d bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00001e e08d      	LDI  R24,(14-2)+1
00001f e0a2      	LDI  R26,2
                 __CLEAR_REG:
000020 93ed      	ST   X+,R30
000021 958a      	DEC  R24
000022 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000023 e880      	LDI  R24,__CLEAR_SRAM_SIZE
000024 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000025 93ed      	ST   X+,R30
000026 958a      	DEC  R24
000027 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION
000028 e0e0      	LDI  R30,__GPIOR0_INIT
000029 b9ea      	OUT  GPIOR0,R30
                 	;__GPIOR1_INIT = __GPIOR0_INIT
00002a b9eb      	OUT  GPIOR1,R30
                 	;__GPIOR2_INIT = __GPIOR0_INIT
00002b b9ec      	OUT  GPIOR2,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00002c edef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00002d bfed      	OUT  SPL,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00002e e8c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
                 
00002f c013      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x80
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.3 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 16.11.2018
                 ;Author  : Dima
                 ;Company : Dima
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATtiny261
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Tiny
                 ;External RAM size       : 0
                 ;Data Stack size         : 32
                 ;*****************************************************/
                 ;
                 ;#include <tiny261.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_adc_noise_red=0x08
                 	.EQU __sm_mask=0x18
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_standby=0x18
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;unsigned int comand;
                 ;unsigned int adc_data;
                 ;#define ADC_VREF_TYPE 0x00
                 ;
                 ;// ADC interrupt service routine
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 0020 {
                 
                 	.CSEG
                 _adc_isr:
                 ; 0000 0021 // Read the AD conversion result
                 ; 0000 0022 adc_data=ADCW;
                +
000030 b044     +IN R4 , 4
000031 b055     +IN R5 , 4 + 1
                 	__INWR 4,5,4
                 ; 0000 0023 }
000032 9518      	RETI
                 ;
                 ;// Read the AD conversion result
                 ;// with noise canceling
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0028 {
                 _read_adc:
                 ; 0000 0029 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
000033 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
000034 81e8      	LD   R30,Y
000035 b9e7      	OUT  0x7,R30
                 ; 0000 002A // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 002B delay_us(10);
                +
000036 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000037 958a     +DEC R24
000038 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 002C #asm
                 ; 0000 002D     in   r30,mcucr
000039 b7e5          in   r30,mcucr
                 ; 0000 002E     cbr  r30,__sm_mask
00003a 7ee7          cbr  r30,__sm_mask
                 ; 0000 002F     sbr  r30,__se_bit | __sm_adc_noise_red
00003b 62e8          sbr  r30,__se_bit | __sm_adc_noise_red
                 ; 0000 0030     out  mcucr,r30
00003c bfe5          out  mcucr,r30
                 ; 0000 0031     sleep
00003d 9588          sleep
                 ; 0000 0032     cbr  r30,__se_bit
00003e 7def          cbr  r30,__se_bit
                 ; 0000 0033     out  mcucr,r30
00003f bfe5          out  mcucr,r30
                 ; 0000 0034 #endasm
                 ; 0000 0035 return adc_data;
000040 01f2      	MOVW R30,R4
000041 9621      	ADIW R28,1
000042 9508      	RET
                 ; 0000 0036 }
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 003B {
                 _main:
                 ; 0000 003C // Declare your local variables here
                 ; 0000 003D 
                 ; 0000 003E // Crystal Oscillator division factor: 1
                 ; 0000 003F #pragma optsize-
                 ; 0000 0040 CLKPR=0x80;
000043 e8e0      	LDI  R30,LOW(128)
000044 bde8      	OUT  0x28,R30
                 ; 0000 0041 CLKPR=0x00;
000045 e0e0      	LDI  R30,LOW(0)
000046 bde8      	OUT  0x28,R30
                 ; 0000 0042 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0043 #pragma optsize+
                 ; 0000 0044 #endif
                 ; 0000 0045 
                 ; 0000 0046 // Input/Output Ports initialization
                 ; 0000 0047 // Port A initialization
                 ; 0000 0048 // Func7=In Func6=Out Func5=Out Func4=Out Func3=Out Func2=In Func1=In Func0=In
                 ; 0000 0049 // State7=T State6=0 State5=0 State4=0 State3=0 State2=T State1=T State0=T
                 ; 0000 004A PORTA=0x00;
000047 bbeb      	OUT  0x1B,R30
                 ; 0000 004B DDRA=0x78;
000048 e7e8      	LDI  R30,LOW(120)
000049 bbea      	OUT  0x1A,R30
                 ; 0000 004C 
                 ; 0000 004D // Port B initialization
                 ; 0000 004E // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 004F // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0050 PORTB=0x00;
00004a e0e0      	LDI  R30,LOW(0)
00004b bbe8      	OUT  0x18,R30
                 ; 0000 0051 DDRB=0x00;
00004c bbe7      	OUT  0x17,R30
                 ; 0000 0052 
                 ; 0000 0053 // Timer/Counter 0 initialization
                 ; 0000 0054 // Clock source: System Clock
                 ; 0000 0055 // Clock value: Timer 0 Stopped
                 ; 0000 0056 // Mode: 8bit top=0xFF
                 ; 0000 0057 TCCR0A=0x00;
00004d bbe5      	OUT  0x15,R30
                 ; 0000 0058 TCCR0B=0x00;
00004e bfe3      	OUT  0x33,R30
                 ; 0000 0059 TCNT0H=0x00;
00004f bbe4      	OUT  0x14,R30
                 ; 0000 005A TCNT0L=0x00;
000050 bfe2      	OUT  0x32,R30
                 ; 0000 005B OCR0A=0x00;
000051 bbe3      	OUT  0x13,R30
                 ; 0000 005C OCR0B=0x00;
000052 bbe2      	OUT  0x12,R30
                 ; 0000 005D 
                 ; 0000 005E // Timer/Counter 1 initialization
                 ; 0000 005F // Clock source: System Clock
                 ; 0000 0060 // Clock value: Timer1 Stopped
                 ; 0000 0061 // Mode: Normal top=OCR1C
                 ; 0000 0062 // OC1A output: Discon.
                 ; 0000 0063 // OC1B output: Discon.
                 ; 0000 0064 // OC1C output: Discon.
                 ; 0000 0065 // Fault Protection Mode: Off
                 ; 0000 0066 // Fault Protection Noise Canceler: Off
                 ; 0000 0067 // Fault Protection triggered on Falling edge
                 ; 0000 0068 // Fault Protection triggered by the Analog Comparator: Off
                 ; 0000 0069 // Dead Time Rising Edge: 0.000 us
                 ; 0000 006A // Dead Time Falling Edge: 0.000 us
                 ; 0000 006B // Timer1 Overflow Interrupt: Off
                 ; 0000 006C // Compare A Match Interrupt: Off
                 ; 0000 006D // Compare B Match Interrupt: Off
                 ; 0000 006E // Compare D Match Interrupt: Off
                 ; 0000 006F // Fault Protection Interrupt: Off
                 ; 0000 0070 PLLCSR=0x00;
000053 bde9      	OUT  0x29,R30
                 ; 0000 0071 
                 ; 0000 0072 TCCR1A=0x00;
000054 bfe0      	OUT  0x30,R30
                 ; 0000 0073 TCCR1B=0x00;
000055 bdef      	OUT  0x2F,R30
                 ; 0000 0074 TCCR1C=0x00;
000056 bde7      	OUT  0x27,R30
                 ; 0000 0075 TCCR1D=0x00;
000057 bde6      	OUT  0x26,R30
                 ; 0000 0076 TCCR1E=0x00;
000058 b9e0      	OUT  0x0,R30
                 ; 0000 0077 TC1H=0x00;
000059 d08a      	RCALL SUBOPT_0x0
                 ; 0000 0078 TCNT1=0x00;
00005a bdee      	OUT  0x2E,R30
                 ; 0000 0079 TC1H=0x00;
00005b d088      	RCALL SUBOPT_0x0
                 ; 0000 007A OCR1A=0x00;
00005c bded      	OUT  0x2D,R30
                 ; 0000 007B TC1H=0x00;
00005d d086      	RCALL SUBOPT_0x0
                 ; 0000 007C OCR1B=0x00;
00005e bdec      	OUT  0x2C,R30
                 ; 0000 007D TC1H=0x00;
00005f d084      	RCALL SUBOPT_0x0
                 ; 0000 007E OCR1C=0x00;
000060 bdeb      	OUT  0x2B,R30
                 ; 0000 007F TC1H=0x00;
000061 d082      	RCALL SUBOPT_0x0
                 ; 0000 0080 OCR1D=0x00;
000062 bdea      	OUT  0x2A,R30
                 ; 0000 0081 DT1=0x00;
000063 e0e0      	LDI  R30,LOW(0)
000064 bde4      	OUT  0x24,R30
                 ; 0000 0082 
                 ; 0000 0083 // External Interrupt(s) initialization
                 ; 0000 0084 // INT0: Off
                 ; 0000 0085 // INT1: Off
                 ; 0000 0086 // Interrupt on any change on pins PCINT0-7, 12-15: Off
                 ; 0000 0087 // Interrupt on any change on pins PCINT8-11: Off
                 ; 0000 0088 MCUCR=0x00;
000065 bfe5      	OUT  0x35,R30
                 ; 0000 0089 GIMSK=0x00;
000066 bfeb      	OUT  0x3B,R30
                 ; 0000 008A 
                 ; 0000 008B // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 008C TIMSK=0x00;
000067 bfe9      	OUT  0x39,R30
                 ; 0000 008D 
                 ; 0000 008E // Universal Serial Interface initialization
                 ; 0000 008F // Mode: Disabled
                 ; 0000 0090 // Clock source: Register & Counter=no clk.
                 ; 0000 0091 // USI Counter Overflow Interrupt: Off
                 ; 0000 0092 USICR=0x00;
000068 b9ed      	OUT  0xD,R30
                 ; 0000 0093 
                 ; 0000 0094 // Analog Comparator initialization
                 ; 0000 0095 // Analog Comparator: Off
                 ; 0000 0096 ACSRA=0x80;
000069 e8e0      	LDI  R30,LOW(128)
00006a b9e8      	OUT  0x8,R30
                 ; 0000 0097 // Hysterezis level: 0 mV
                 ; 0000 0098 ACSRB=0x00;
00006b e0e0      	LDI  R30,LOW(0)
00006c b9e9      	OUT  0x9,R30
                 ; 0000 0099 DIDR1=0x00;
00006d b9e2      	OUT  0x2,R30
                 ; 0000 009A 
                 ; 0000 009B // ADC initialization
                 ; 0000 009C // ADC Clock frequency: 500,000 kHz
                 ; 0000 009D // ADC Voltage Reference: AVCC pin
                 ; 0000 009E // ADC Bipolar Input Mode: Off
                 ; 0000 009F // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 00A0 // Digital input buffers on ADC0: On, ADC1: On, ADC2: On, Aref: On
                 ; 0000 00A1 // ADC3: On, ADC4: On, ADC5: On, ADC6: On
                 ; 0000 00A2 DIDR0=0x00;
00006e b9e1      	OUT  0x1,R30
                 ; 0000 00A3 // Digital input buffers on ADC7: On, ADC8: On, ADC9: On, ADC10: On
                 ; 0000 00A4 DIDR1=0x00;
00006f b9e2      	OUT  0x2,R30
                 ; 0000 00A5 ADMUX=ADC_VREF_TYPE & 0xff;
000070 b9e7      	OUT  0x7,R30
                 ; 0000 00A6 ADCSRA=0x8C;
000071 e8ec      	LDI  R30,LOW(140)
000072 b9e6      	OUT  0x6,R30
                 ; 0000 00A7 ADCSRB&=0x7F;
000073 981f      	CBI  0x3,7
                 ; 0000 00A8 ADCSRB|=0x00 | ((ADC_VREF_TYPE & 0x100) >> 4);
000074 b1e3      	IN   R30,0x3
000075 b9e3      	OUT  0x3,R30
                 ; 0000 00A9 
                 ; 0000 00AA // Global enable interrupts
                 ; 0000 00AB #asm("sei")
000076 9478      	sei
                 ; 0000 00AC      PORTA.6=0;
000077 98de      	CBI  0x1B,6
                 ; 0000 00AD      PORTA.5=0;
000078 98dd      	CBI  0x1B,5
                 ; 0000 00AE      PORTA.4=0;
000079 98dc      	CBI  0x1B,4
                 ; 0000 00AF      PORTA.3=0;
00007a 98db      	CBI  0x1B,3
                 ; 0000 00B0 while (1)
                 _0xB:
                 ; 0000 00B1       {
                 ; 0000 00B2 
                 ; 0000 00B3      read_adc(0);
00007b e0a0      	LDI  R26,LOW(0)
00007c dfb6      	RCALL _read_adc
                 ; 0000 00B4       delay_ms(50);
00007d d069      	RCALL SUBOPT_0x1
                 ; 0000 00B5 
                 ; 0000 00B6      if ((adc_data>180)&&(adc_data<355))
00007e ebe4      	LDI  R30,LOW(180)
00007f e0f0      	LDI  R31,HIGH(180)
000080 d069      	RCALL SUBOPT_0x2
000081 f420      	BRSH _0xF
000082 e6e3      	LDI  R30,LOW(355)
000083 e0f1      	LDI  R31,HIGH(355)
000084 d068      	RCALL SUBOPT_0x3
000085 f008      	BRLO _0x10
                 _0xF:
000086 c004      	RJMP _0xE
                 _0x10:
                 ; 0000 00B7       {
                 ; 0000 00B8      comand=1;
000087 e0e1      	LDI  R30,LOW(1)
000088 e0f0      	LDI  R31,HIGH(1)
000089 011f      	MOVW R2,R30
                 ; 0000 00B9      delay_ms(50);
00008a d05c      	RCALL SUBOPT_0x1
                 ; 0000 00BA       };
                 _0xE:
                 ; 0000 00BB 
                 ; 0000 00BC        if ((adc_data>135)&&(adc_data<200))
00008b e8e7      	LDI  R30,LOW(135)
00008c e0f0      	LDI  R31,HIGH(135)
00008d d05c      	RCALL SUBOPT_0x2
00008e f420      	BRSH _0x12
00008f ece8      	LDI  R30,LOW(200)
000090 e0f0      	LDI  R31,HIGH(200)
000091 d05b      	RCALL SUBOPT_0x3
000092 f008      	BRLO _0x13
                 _0x12:
000093 c004      	RJMP _0x11
                 _0x13:
                 ; 0000 00BD       {
                 ; 0000 00BE      comand=2;
000094 e0e2      	LDI  R30,LOW(2)
000095 e0f0      	LDI  R31,HIGH(2)
000096 011f      	MOVW R2,R30
                 ; 0000 00BF      delay_ms(50);
000097 d04f      	RCALL SUBOPT_0x1
                 ; 0000 00C0       };
                 _0x11:
                 ; 0000 00C1 
                 ; 0000 00C2        if ((adc_data>100)&&(adc_data<130))
000098 e6e4      	LDI  R30,LOW(100)
000099 e0f0      	LDI  R31,HIGH(100)
00009a d04f      	RCALL SUBOPT_0x2
00009b f420      	BRSH _0x15
00009c e8e2      	LDI  R30,LOW(130)
00009d e0f0      	LDI  R31,HIGH(130)
00009e d04e      	RCALL SUBOPT_0x3
00009f f008      	BRLO _0x16
                 _0x15:
0000a0 c004      	RJMP _0x14
                 _0x16:
                 ; 0000 00C3       {
                 ; 0000 00C4      comand=3;
0000a1 e0e3      	LDI  R30,LOW(3)
0000a2 e0f0      	LDI  R31,HIGH(3)
0000a3 011f      	MOVW R2,R30
                 ; 0000 00C5      delay_ms(50);
0000a4 d042      	RCALL SUBOPT_0x1
                 ; 0000 00C6       };
                 _0x14:
                 ; 0000 00C7 
                 ; 0000 00C8        if ((adc_data>60)&&(adc_data<90))
0000a5 e3ec      	LDI  R30,LOW(60)
0000a6 e0f0      	LDI  R31,HIGH(60)
0000a7 d042      	RCALL SUBOPT_0x2
0000a8 f420      	BRSH _0x18
0000a9 e5ea      	LDI  R30,LOW(90)
0000aa e0f0      	LDI  R31,HIGH(90)
0000ab d041      	RCALL SUBOPT_0x3
0000ac f008      	BRLO _0x19
                 _0x18:
0000ad c005      	RJMP _0x17
                 _0x19:
                 ; 0000 00C9       {
                 ; 0000 00CA      comand=4;
0000ae e0e4      	LDI  R30,LOW(4)
0000af e0f0      	LDI  R31,HIGH(4)
0000b0 011f      	MOVW R2,R30
                 ; 0000 00CB      delay_ms(100);
0000b1 e6a4      	LDI  R26,LOW(100)
0000b2 d03d      	RCALL SUBOPT_0x4
                 ; 0000 00CC       };
                 _0x17:
                 ; 0000 00CD 
                 ; 0000 00CE        switch (comand)
0000b3 01f1      	MOVW R30,R2
                 ; 0000 00CF       {
                 ; 0000 00D0     case 1:  PORTA.6=1; PORTA.5=0;PORTA.4=0;PORTA.3=0;comand=0;
0000b4 30e1      	CPI  R30,LOW(0x1)
0000b5 e0a0      	LDI  R26,HIGH(0x1)
0000b6 07fa      	CPC  R31,R26
0000b7 f411      	BRNE _0x1D
0000b8 9ade      	SBI  0x1B,6
0000b9 c026      	RJMP _0x4B
                 ; 0000 00D1     break;
                 ; 0000 00D2     case 2:  PORTA.6=0; PORTA.5=1;PORTA.4=0;PORTA.3=0;comand=0; delay_ms(200);
                 _0x1D:
0000ba 30e2      	CPI  R30,LOW(0x2)
0000bb e0a0      	LDI  R26,HIGH(0x2)
0000bc 07fa      	CPC  R31,R26
0000bd f431      	BRNE _0x26
0000be 98de      	CBI  0x1B,6
0000bf 9add      	SBI  0x1B,5
0000c0 d031      	RCALL SUBOPT_0x5
0000c1 eca8      	LDI  R26,LOW(200)
0000c2 d02d      	RCALL SUBOPT_0x4
                 ; 0000 00D3     break;
0000c3 c01e      	RJMP _0x1C
                 ; 0000 00D4     case 3:  PORTA.6=0; PORTA.5=0;PORTA.4=1;PORTA.3=0;comand=0; delay_ms(200);
                 _0x26:
0000c4 30e3      	CPI  R30,LOW(0x3)
0000c5 e0a0      	LDI  R26,HIGH(0x3)
0000c6 07fa      	CPC  R31,R26
0000c7 f449      	BRNE _0x2F
0000c8 98de      	CBI  0x1B,6
0000c9 98dd      	CBI  0x1B,5
0000ca 9adc      	SBI  0x1B,4
0000cb 98db      	CBI  0x1B,3
0000cc 2422      	CLR  R2
0000cd 2433      	CLR  R3
0000ce eca8      	LDI  R26,LOW(200)
0000cf d020      	RCALL SUBOPT_0x4
                 ; 0000 00D5     break;
0000d0 c011      	RJMP _0x1C
                 ; 0000 00D6     case 4:  PORTA.6=0; PORTA.5=0;PORTA.4=0;PORTA.3=1;comand=0; delay_ms(400);
                 _0x2F:
0000d1 30e4      	CPI  R30,LOW(0x4)
0000d2 e0a0      	LDI  R26,HIGH(0x4)
0000d3 07fa      	CPC  R31,R26
0000d4 f451      	BRNE _0x41
0000d5 98de      	CBI  0x1B,6
0000d6 98dd      	CBI  0x1B,5
0000d7 98dc      	CBI  0x1B,4
0000d8 9adb      	SBI  0x1B,3
0000d9 2422      	CLR  R2
0000da 2433      	CLR  R3
0000db e9a0      	LDI  R26,LOW(400)
0000dc e0b1      	LDI  R27,HIGH(400)
0000dd d019      	RCALL _delay_ms
                 ; 0000 00D7     break;
0000de c003      	RJMP _0x1C
                 ; 0000 00D8 
                 ; 0000 00D9     default:PORTA.6=0; PORTA.5=0;PORTA.4=0;PORTA.3=0;comand=0;
                 _0x41:
0000df 98de      	CBI  0x1B,6
                 _0x4B:
0000e0 98dd      	CBI  0x1B,5
0000e1 d010      	RCALL SUBOPT_0x5
                 ; 0000 00DA       };
                 _0x1C:
                 ; 0000 00DB 
                 ; 0000 00DC 
                 ; 0000 00DD 
                 ; 0000 00DE 
                 ; 0000 00DF 
                 ; 0000 00E0       }
0000e2 cf98      	RJMP _0xB
                 ; 0000 00E1 }
                 _0x4A:
0000e3 cfff      	RJMP _0x4A
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x0:
0000e4 e0e0      	LDI  R30,LOW(0)
0000e5 bde5      	OUT  0x25,R30
0000e6 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x1:
0000e7 e3a2      	LDI  R26,LOW(50)
0000e8 e0b0      	LDI  R27,0
0000e9 c00d      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
0000ea 15e4      	CP   R30,R4
0000eb 05f5      	CPC  R31,R5
0000ec 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
0000ed 164e      	CP   R4,R30
0000ee 065f      	CPC  R5,R31
0000ef 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x4:
0000f0 e0b0      	LDI  R27,0
0000f1 c005      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
0000f2 98dc      	CBI  0x1B,4
0000f3 98db      	CBI  0x1B,3
0000f4 2422      	CLR  R2
0000f5 2433      	CLR  R3
0000f6 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0000f7 9610      	adiw r26,0
0000f8 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0000f9 ed80     +LDI R24 , LOW ( 0x7D0 )
0000fa e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0000fb 9701     +SBIW R24 , 1
0000fc f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0000fd 95a8      	wdr
0000fe 9711      	sbiw r26,1
0000ff f7c9      	brne __delay_ms0
                 __delay_ms1:
000100 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATtiny261 register use summary:
r0 :   0 r1 :   0 r2 :   8 r3 :   3 r4 :   4 r5 :   3 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   0 r23:   0 
r24:   8 r25:   1 r26:  22 r27:   3 r28:   2 r29:   0 r30:  91 r31:  20 
x  :   2 y  :   2 z  :   0 
Registers used: 13 out of 35 (37.1%)

ATtiny261 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   2 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   0 brmi  :   0 brne  :   9 brpl  :   0 brsh  :   4 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :  16 
cbr   :   3 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   7 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 
cpc   :   6 cpi   :   4 cpse  :   0 dec   :   3 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   5 
inc   :   0 ld    :   1 ldd   :   0 ldi   :  57 lds   :   0 lpm   :   0 
lsl   :   0 lsr   :   0 mov   :   0 movw  :   6 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  49 
pop   :   0 push  :   0 rcall :  24 ret   :   6 reti  :   1 rjmp  :  32 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :   4 sbic  :   0 
sbis  :   0 sbiw  :   2 sbr   :   1 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   1 spm   :   0 st    :   3 std   :   0 
sts   :   0 sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   2 

Instructions used: 29 out of 114 (25.4%)

ATtiny261 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000202    514      0    514    2048  25.1%
[.dseg] 0x000060 0x000080      0      0      0     223   0.0%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 2 warnings
