INFO-FLOW: Workspace /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1 opened at Mon Jan 13 20:07:40 CET 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
Execute       create_platform xcvu13p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
Command       create_platform done; 1.45 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.56 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 5.8 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.65 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.8 seconds; current allocated memory: 0.234 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.336 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.92 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.66 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.02 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.53 seconds; current allocated memory: 257.523 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.29 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.54 sec.
Execute         run_link_or_opt -opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.67 sec.
Execute         run_link_or_opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7 Compile/Link /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4 Unroll/Inline (step 1) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4 Unroll/Inline (step 2) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO-FLOW: background_tcl error: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang exited with code 1
WARNING: [HLS 214-180] The array partition pragma on function argument, in 'call' is unsupported (firmware/myproject.cpp:15:9)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'layer3_out' of function 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*)'  (firmware/myproject.cpp:10:0)
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 58)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 105)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 15.2 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 15.29 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.26 seconds. CPU system time: 1.09 seconds. Elapsed time: 15.29 seconds; current allocated memory: 4.203 MB.
Command   ap_source done; error code: 1; 22.77 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1 opened at Tue Jan 14 08:04:10 CET 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       set_part xcvu13p-flga2577-2-e 
Execute         create_platform xcvu13p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
Command         create_platform done; 1.56 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.68 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 1.78 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
Execute       create_platform xcvu13p-flga2577-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.18 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.52 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.5 seconds. CPU system time: 0.75 seconds. Elapsed time: 9.77 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 282.977 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:64:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:65:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:66:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:67:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:114:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:119:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:171:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:172:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:173:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:196:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:197:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:198:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.76 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.77 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/nnet_utils/nnet_multiheadattention.h:284:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (firmware/nnet_utils/nnet_multiheadattention.h:284:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.39 seconds. CPU system time: 0.87 seconds. Elapsed time: 11.07 seconds; current allocated memory: 288.664 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.34 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.61 sec.
Execute         run_link_or_opt -opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.67 sec.
Execute         run_link_or_opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e 2> /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,547 Compile/Link /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,547 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 1,848,742 Unroll/Inline (step 1) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 1,848,742 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 602,667 Unroll/Inline (step 2) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 602,667 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 602,339 Unroll/Inline (step 3) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 602,339 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 595,359 Unroll/Inline (step 4) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 595,359 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 613,342 Array/Struct (step 1) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 613,342 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 582,937 Array/Struct (step 2) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 582,937 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 583,183 Array/Struct (step 3) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 583,183 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 587,045 Array/Struct (step 4) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 587,045 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 588,047 Array/Struct (step 5) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 588,047 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 584,161 Performance (step 1) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 584,161 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 584,161 Performance (step 2) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 584,161 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 584,161 Performance (step 3) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 584,161 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 584,161 Performance (step 4) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 584,161 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 615,269 HW Transforms /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 615,269 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 613,657 HW Transforms (step 2) /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 613,657 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:203:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:204:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:205:9)
INFO: [HLS 214-131] Inlining function 'void nnet::softmax<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len])' (firmware/nnet_utils/nnet_multiheadattention.h:102:9)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len])' (firmware/nnet_utils/nnet_multiheadattention.h:97:24)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len], hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*)' (firmware/nnet_utils/nnet_multiheadattention.h:152:23)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>::dense(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' into 'void nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0> (*) [config3::head_dim_value], ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:234:9)
INFO: [HLS 214-291] Loop 'maxtrixmul2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:320:5)
INFO: [HLS 214-291] Loop 'maxtrixmul1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:314:5)
INFO: [HLS 214-291] Loop 'lin_proj' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:303:5)
INFO: [HLS 214-291] Loop 'prepvk' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:297:5)
INFO: [HLS 214-291] Loop 'prepq' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:292:5)
INFO: [HLS 214-291] Loop 'output_dense' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:224:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_227_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:227:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_229_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:229:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_236_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:236:27)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'row' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:140:5)
INFO: [HLS 214-291] Loop 'qk' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:143:9)
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:148:9)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:151:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:127:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:130:27)
INFO: [HLS 214-291] Loop 'row' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:83:5)
INFO: [HLS 214-291] Loop 'q' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:88:9)
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:93:9)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:96:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:103:27)
INFO: [HLS 214-291] Loop 'prep_k' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:73:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:76:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_346_4' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:346:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_328_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:328:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_329_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:329:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_323_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:323:23)
INFO: [HLS 214-291] Loop 'k_h' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:179:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:39:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_246_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:246:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_247_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:247:27)
INFO: [HLS 214-186] Unrolling loop 'maxtrixmul2' (firmware/nnet_utils/nnet_multiheadattention.h:320:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:268:0)
INFO: [HLS 214-186] Unrolling loop 'maxtrixmul1' (firmware/nnet_utils/nnet_multiheadattention.h:314:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:268:0)
INFO: [HLS 214-186] Unrolling loop 'lin_proj' (firmware/nnet_utils/nnet_multiheadattention.h:303:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:268:0)
INFO: [HLS 214-186] Unrolling loop 'prepvk' (firmware/nnet_utils/nnet_multiheadattention.h:297:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:268:0)
INFO: [HLS 214-186] Unrolling loop 'prepq' (firmware/nnet_utils/nnet_multiheadattention.h:292:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:268:0)
INFO: [HLS 214-186] Unrolling loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:224:5) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:218:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:224:5) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:218:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_3' (firmware/nnet_utils/nnet_multiheadattention.h:236:27) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:218:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_1' (firmware/nnet_utils/nnet_multiheadattention.h:227:20) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:218:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_2' (firmware/nnet_utils/nnet_multiheadattention.h:229:20) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:218:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:140:5) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:113:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:140:5) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:113:0)
INFO: [HLS 214-186] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:148:9) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:113:0)
INFO: [HLS 214-186] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:151:13) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:113:0)
INFO: [HLS 214-186] Unrolling loop 'qk' (firmware/nnet_utils/nnet_multiheadattention.h:143:9) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (firmware/nnet_utils/nnet_multiheadattention.h:127:20) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:113:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_127_1' (firmware/nnet_utils/nnet_multiheadattention.h:127:20) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (firmware/nnet_utils/nnet_multiheadattention.h:130:27) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:113:0)
INFO: [HLS 214-186] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:83:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:49:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:83:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_2' (firmware/nnet_utils/nnet_multiheadattention.h:103:27) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:93:9) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:96:13) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'q' (firmware/nnet_utils/nnet_multiheadattention.h:88:9) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:73:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:49:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:73:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (firmware/nnet_utils/nnet_multiheadattention.h:76:26) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_4' (firmware/nnet_utils/nnet_activation.h:346:23) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:298:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_2' (firmware/nnet_utils/nnet_activation.h:328:23) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:298:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_329_3' (firmware/nnet_utils/nnet_activation.h:329:27) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:298:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_1' (firmware/nnet_utils/nnet_activation.h:323:23) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:298:0)
INFO: [HLS 214-186] Unrolling loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:179:5) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:170:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:179:5) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (firmware/nnet_utils/nnet_multiheadattention.h:39:22) in function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_1' (firmware/nnet_utils/nnet_multiheadattention.h:246:20) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_2' (firmware/nnet_utils/nnet_multiheadattention.h:247:27) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:244:0)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' by setting 'weights' to 'value_weight', 'biases' to 'value_bias' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.125)' by setting 'weights' to 'query_weight', 'biases' to 'query_bias' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.126)' by setting 'weights' to 'key_weight', 'biases' to 'key_bias' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.126)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.125)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(config3_2::accum_t)' into 'void nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'value_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:39:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'query_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:39:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'key_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:39:2)
INFO: [HLS 214-248] Applying array_partition to 'attention_output_bias3': Complete partitioning on dimension 1. (firmware/weights/attention_output_bias3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_q': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'in_v': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'Product': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:54:12)
INFO: [HLS 214-248] Applying array_partition to 'qk_smout': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:55:11)
INFO: [HLS 214-248] Applying array_partition to 'mat_res_con': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:219:12)
INFO: [HLS 214-248] Applying array_partition to 'dense_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:220:11)
INFO: [HLS 214-248] Applying array_partition to 'd_value': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:269:25)
INFO: [HLS 214-248] Applying array_partition to 'd_query': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:270:25)
INFO: [HLS 214-248] Applying array_partition to 'q_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:271:58)
INFO: [HLS 214-248] Applying array_partition to 'k_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:272:58)
INFO: [HLS 214-248] Applying array_partition to 'v_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:273:60)
INFO: [HLS 214-248] Applying array_partition to 'qk_mul': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (firmware/nnet_utils/nnet_multiheadattention.h:274:11)
INFO: [HLS 214-248] Applying array_partition to 'matr_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:275:24)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_proj_1' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:271:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_proj_0' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:271:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_proj_1' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:272:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_proj_0' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:272:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_proj_1' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:273:60)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_proj_0' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:273:60)
INFO: [HLS 214-248] Applying array_reshape to 'input_1': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_2': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.89 seconds. CPU system time: 0.86 seconds. Elapsed time: 32.56 seconds; current allocated memory: 301.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.344 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 4.04 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.05 seconds; current allocated memory: 360.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 3.8 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.92 seconds; current allocated memory: 404.980 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'proj_k_pack' (firmware/nnet_utils/nnet_multiheadattention.h:193) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_q_pack' (firmware/nnet_utils/nnet_multiheadattention.h:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_v_pack' (firmware/nnet_utils/nnet_multiheadattention.h:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_k_pack' (firmware/nnet_utils/nnet_multiheadattention.h:193) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_q_pack' (firmware/nnet_utils/nnet_multiheadattention.h:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_v_pack' (firmware/nnet_utils/nnet_multiheadattention.h:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.1' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.2' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.3' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.4' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.5' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.6' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.7' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.8' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.9' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.10' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.11' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.12' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.13' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.14' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.15' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.16' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.17' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.18' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.19' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.20' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.21' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.22' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.23' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.24' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.25' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.26' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.27' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.28' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.29' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.30' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.31' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.32' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.33' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.34' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.35' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.36' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.37' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.38' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.39' (firmware/nnet_utils/nnet_multiheadattention.h:274) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:269), detected/extracted 11 process function(s): 
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.6'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.7'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.8'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.3'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.4'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.5'
	 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'.
Command           transform done; 10.94 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation.h:355:1) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>'... converting 801 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' (firmware/nnet_utils/nnet_activation.h:322:64)...740 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.5' (firmware/nnet_utils/nnet_multiheadattention.h:73:21)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:73:21)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>.2' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>.1' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...6 expression(s) balanced.
Command           transform done; 5.93 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 16.87 seconds; current allocated memory: 473.117 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-993] Function 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:269:2) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop . Ignoring pipeline directive to allow the dataflow directive to take precedence. 
Execute             auto_get_db
Command           transform done; 16.87 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16.65 seconds. CPU system time: 0.18 seconds. Elapsed time: 16.88 seconds; current allocated memory: 826.676 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 41.74 sec.
Command       elaborate done; 85.38 sec.
Execute       ap_eval exec zip -j /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8'.
WARNING: [SYN 201-103] Legalizing function name 'read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>' to 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>' to 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         preproc_iomode -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         preproc_iomode -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         preproc_iomode -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         preproc_iomode -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         preproc_iomode -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         preproc_iomode -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         preproc_iomode -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         preproc_iomode -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
INFO-FLOW: Configuring Module : data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         apply_spec_resource_limit data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
INFO-FLOW: Configuring Module : read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> ...
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         apply_spec_resource_limit read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
INFO-FLOW: Configuring Module : lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         apply_spec_resource_limit lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
INFO-FLOW: Configuring Module : softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> ...
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         apply_spec_resource_limit softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO-FLOW: Configuring Module : matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         apply_spec_resource_limit matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
INFO-FLOW: Configuring Module : matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         apply_spec_resource_limit matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
INFO-FLOW: Configuring Module : matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         apply_spec_resource_limit matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> ...
Execute         set_default_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
INFO-FLOW: Configuring Module : dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 ...
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         cdfg_preprocess -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
INFO-FLOW: Preprocessing Module: read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> ...
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         cdfg_preprocess -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         rtl_gen_preprocess read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
INFO-FLOW: Preprocessing Module: lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 ...
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         cdfg_preprocess -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
INFO-FLOW: Preprocessing Module: softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> ...
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         cdfg_preprocess -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         rtl_gen_preprocess softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO-FLOW: Preprocessing Module: matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         cdfg_preprocess -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
INFO-FLOW: Preprocessing Module: matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         cdfg_preprocess -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
INFO-FLOW: Preprocessing Module: matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 ...
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         cdfg_preprocess -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> ...
Execute         set_default_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
INFO-FLOW: Preprocessing Module: dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> ...
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 832.664 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 832.930 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 834.242 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 834.492 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 835.789 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 836.020 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         schedule -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 837.352 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8.
Execute         set_default_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         bind -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 837.609 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         schedule -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 837.824 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>.
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         bind -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 837.887 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.bind.adb -f 
INFO-FLOW: Finish binding read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 838.961 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 838.961 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 839.672 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 839.672 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.363 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 840.363 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 843.648 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 843.648 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         schedule -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 846.867 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.sched.adb -f 
INFO-FLOW: Finish scheduling lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3.
Execute         set_default_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         bind -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 846.867 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.bind.adb -f 
INFO-FLOW: Finish binding lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         schedule -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.79 seconds; current allocated memory: 921.680 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.sched.adb -f 
Command         db_write done; 0.99 sec.
INFO-FLOW: Finish scheduling softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>.
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         bind -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.36 seconds; current allocated memory: 937.680 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.bind.adb -f 
Command         db_write done; 1.05 sec.
INFO-FLOW: Finish binding softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         schedule -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 10 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.29 seconds; current allocated memory: 965.621 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1.
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         bind -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.81 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.14 seconds; current allocated memory: 965.621 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 1.23 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         schedule -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 10 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.5 seconds; current allocated memory: 1003.508 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         bind -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.67 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 4 seconds; current allocated memory: 1003.508 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 1.24 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish binding matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.82 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.89 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         schedule -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.65 seconds; current allocated memory: 1.030 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5.
Execute         set_default_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         bind -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.87 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.030 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         schedule -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.030 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>.
Execute         set_default_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         bind -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.030 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.030 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.030 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         schedule -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.039 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
Execute         set_default_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         bind -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.96 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.039 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 2.42 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.039 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.83 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.039 GB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 2.39 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 
Execute         rtl_gen_preprocess data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 
Execute         rtl_gen_preprocess read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 
Execute         rtl_gen_preprocess softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> 
Execute         rtl_gen_preprocess dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.48 seconds; current allocated memory: 1.040 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.045 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.adb 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6 -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.049 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.adb 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7 -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.054 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 
Execute         gen_rtl data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 
Execute         syn_report -csynth -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.adb 
Execute         db_write -model data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8 -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.057 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s 
Execute         gen_rtl read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s 
Execute         syn_report -csynth -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/read_stream_array_ap_fixed_16_6_5_3_0_4_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/read_stream_array_ap_fixed_16_6_5_3_0_4_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.adb 
Execute         db_write -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.058 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.060 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1 -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.062 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2 -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.066 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.075 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 
Execute         gen_rtl lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 
Execute         syn_report -csynth -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.adb 
Execute         db_write -model lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3 -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_AUTO_1R' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_ROM_AUTO_1R' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' pipeline 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi' using auto ROMs.
Command         create_rtl_model done; 2.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.176 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s 
Execute         gen_rtl softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s 
Execute         syn_report -csynth -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.35 sec.
Execute         syn_report -rtlxml -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.48 sec.
Execute         db_write -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.adb 
Command         db_write done; 1.27 sec.
Execute         db_write -model softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.61 sec.
Execute         gen_tb_info softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1' is 69600 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_21ns_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_46_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1'.
Command         create_rtl_model done; 46.57 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 50.32 seconds. CPU system time: 0.7 seconds. Elapsed time: 51.24 seconds; current allocated memory: 1.840 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 
Execute         syn_report -csynth -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 1.42 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.adb 
Command         db_write done; 0.37 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 2.26 sec.
Execute         gen_tb_info matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s' is 69600 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_21ns_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_46_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s'.
Command         create_rtl_model done; 46.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 51.09 seconds. CPU system time: 0.49 seconds. Elapsed time: 51.78 seconds; current allocated memory: 2.413 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 1.38 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.adb 
Command         db_write done; 0.37 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 2.26 sec.
Execute         gen_tb_info matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' is 79200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_53_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
Command         create_rtl_model done; 0.59 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.72 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.94 seconds; current allocated memory: 2.413 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Command         db_write done; 0.23 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.61 sec.
Execute         gen_tb_info matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5' is 79200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_53_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5'.
Command         create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.47 seconds; current allocated memory: 2.467 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 
Execute         gen_rtl matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 
Execute         syn_report -csynth -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.adb 
Command         db_write done; 0.23 sec.
Execute         db_write -model matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.64 sec.
Execute         gen_tb_info matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5 -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_33s_10ns_36_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_10s_36_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_11s_36_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_6s_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_7ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_8ns_36_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_9ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_9s_36_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.537 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s 
Execute         gen_rtl dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.adb 
Execute         db_write -model dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.589 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Execute         db_write -model dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_2_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_3_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_4_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_5_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_6_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_7_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_2_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_3_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_4_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_5_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_6_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_7_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_0_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_0_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_0_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_1_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_1_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_1_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_U(myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0_U(myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0_U(myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0_U(myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_U(myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
Command         create_rtl_model done; 8.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.81 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.49 seconds; current allocated memory: 2.596 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         gen_rtl multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Execute         syn_report -csynth -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 2.55 sec.
Execute         db_write -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.adb 
Command         db_write done; 0.17 sec.
Execute         db_write -model multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3> -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s 
Command         gen_tb_info done; 0.14 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 2.71 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.2 seconds. CPU system time: 0.14 seconds. Elapsed time: 6.35 seconds; current allocated memory: 2.636 GB.
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model myproject -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model myproject -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 2.4 sec.
Execute         db_write -model myproject -f -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info myproject -p /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject 
Command         gen_tb_info done; 0.14 sec.
Execute         export_constraint_db -f -tool general -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.84 sec.
Execute         syn_report -csynthDesign -model myproject -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -wcfg -model myproject -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7} {data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8} {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3} softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3> {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5} {dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>} {dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} {multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>} myproject
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.compgen.tcl 
INFO-FLOW: Handling components in module [read_stream_array_ap_fixed_16_6_5_3_0_4_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_11s_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_11s_26_1_1
INFO-FLOW: Found component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb.
INFO-FLOW: Append model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.compgen.tcl 
INFO-FLOW: Found component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud.
INFO-FLOW: Append model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.compgen.tcl 
INFO-FLOW: Found component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe.
INFO-FLOW: Append model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe
INFO-FLOW: Handling components in module [lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg.
INFO-FLOW: Append model myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg
INFO-FLOW: Found component myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi.
INFO-FLOW: Append model myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi
INFO-FLOW: Handling components in module [matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.compgen.tcl 
INFO-FLOW: Found component myproject_mul_33s_33s_46_1_1.
INFO-FLOW: Append model myproject_mul_33s_33s_46_1_1
INFO-FLOW: Found component myproject_mul_16s_21ns_37_1_1.
INFO-FLOW: Append model myproject_mul_16s_21ns_37_1_1
INFO-FLOW: Handling components in module [matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_33s_33s_53_1_1.
INFO-FLOW: Append model myproject_mul_33s_33s_53_1_1
INFO-FLOW: Handling components in module [matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_33s_10s_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_10s_36_1_0
INFO-FLOW: Found component myproject_mul_33s_9s_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_9s_36_1_0
INFO-FLOW: Found component myproject_mul_33s_10ns_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_10ns_36_1_0
INFO-FLOW: Found component myproject_mul_33s_8ns_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_8ns_36_1_0
INFO-FLOW: Found component myproject_mul_33s_7ns_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_7ns_36_1_0
INFO-FLOW: Found component myproject_mul_33s_6s_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_6s_36_1_0
INFO-FLOW: Found component myproject_mul_33s_9ns_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_9ns_36_1_0
INFO-FLOW: Found component myproject_mul_33s_11s_36_1_0.
INFO-FLOW: Append model myproject_mul_33s_11s_36_1_0
INFO-FLOW: Handling components in module [dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w16_d4_S.
INFO-FLOW: Append model myproject_fifo_w16_d4_S
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w66_d20_A.
INFO-FLOW: Append model myproject_fifo_w66_d20_A
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_fifo_w33_d2_S.
INFO-FLOW: Append model myproject_fifo_w33_d2_S
INFO-FLOW: Found component myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.
INFO-FLOW: Append model myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: Found component myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0.
INFO-FLOW: Append model myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0
INFO-FLOW: Found component myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0.
INFO-FLOW: Append model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0
INFO-FLOW: Found component myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0.
INFO-FLOW: Append model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: Found component myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.
INFO-FLOW: Append model myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
Command         ap_source done; 0.21 sec.
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
INFO-FLOW: Append model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
INFO-FLOW: Append model read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
INFO-FLOW: Append model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
INFO-FLOW: Append model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1
INFO-FLOW: Append model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5
INFO-FLOW: Append model dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
INFO-FLOW: Append model dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_11s_26_1_1 myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi myproject_mul_33s_33s_46_1_1 myproject_mul_16s_21ns_37_1_1 myproject_mul_33s_33s_53_1_1 myproject_mul_33s_10s_36_1_0 myproject_mul_33s_9s_36_1_0 myproject_mul_33s_10ns_36_1_0 myproject_mul_33s_8ns_36_1_0 myproject_mul_33s_7ns_36_1_0 myproject_mul_33s_6s_36_1_0 myproject_mul_33s_9ns_36_1_0 myproject_mul_33s_11s_36_1_0 myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w16_d4_S myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w66_d20_A myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_fifo_w33_d2_S myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 read_stream_array_ap_fixed_16_6_5_3_0_4_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s myproject
INFO-FLOW: Generating /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_16s_11s_26_1_1
INFO-FLOW: To file: write model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb
INFO-FLOW: To file: write model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud
INFO-FLOW: To file: write model myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe
INFO-FLOW: To file: write model myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg
INFO-FLOW: To file: write model myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi
INFO-FLOW: To file: write model myproject_mul_33s_33s_46_1_1
INFO-FLOW: To file: write model myproject_mul_16s_21ns_37_1_1
INFO-FLOW: To file: write model myproject_mul_33s_33s_53_1_1
INFO-FLOW: To file: write model myproject_mul_33s_10s_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_9s_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_10ns_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_8ns_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_7ns_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_6s_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_9ns_36_1_0
INFO-FLOW: To file: write model myproject_mul_33s_11s_36_1_0
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w16_d4_S
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w66_d20_A
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_fifo_w33_d2_S
INFO-FLOW: To file: write model myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: To file: write model myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0
INFO-FLOW: To file: write model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0
INFO-FLOW: To file: write model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: To file: write model myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
INFO-FLOW: To file: write model data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
INFO-FLOW: To file: write model read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
INFO-FLOW: To file: write model softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
INFO-FLOW: To file: write model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1
INFO-FLOW: To file: write model matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5
INFO-FLOW: To file: write model dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
INFO-FLOW: To file: write model dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_16s_11s_26_1_1
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe
myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg
myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi
myproject_mul_33s_33s_46_1_1
myproject_mul_16s_21ns_37_1_1
myproject_mul_33s_33s_53_1_1
myproject_mul_33s_10s_36_1_0
myproject_mul_33s_9s_36_1_0
myproject_mul_33s_10ns_36_1_0
myproject_mul_33s_8ns_36_1_0
myproject_mul_33s_7ns_36_1_0
myproject_mul_33s_6s_36_1_0
myproject_mul_33s_9ns_36_1_0
myproject_mul_33s_11s_36_1_0
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0
myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
read_stream_array_ap_fixed_16_6_5_3_0_4_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2
lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1
matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s
matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5
dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
myproject
' expOnly='0'
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.19 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.51 seconds; current allocated memory: 2.636 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
INFO-FLOW: No bind nodes found for module_name read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: No bind nodes found for module_name lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: No bind nodes found for module_name lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
INFO-FLOW: No bind nodes found for module_name dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO-FLOW: No bind nodes found for module_name myproject
INFO-FLOW: Done: create_csynth_xml bind info time: 0.9 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_16s_11s_26_1_1
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud
myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe
myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg
myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi
myproject_mul_33s_33s_46_1_1
myproject_mul_16s_21ns_37_1_1
myproject_mul_33s_33s_53_1_1
myproject_mul_33s_10s_36_1_0
myproject_mul_33s_9s_36_1_0
myproject_mul_33s_10ns_36_1_0
myproject_mul_33s_8ns_36_1_0
myproject_mul_33s_7ns_36_1_0
myproject_mul_33s_6s_36_1_0
myproject_mul_33s_9ns_36_1_0
myproject_mul_33s_11s_36_1_0
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w16_d4_S
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w66_d20_A
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_fifo_w33_d2_S
myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0
myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
read_stream_array_ap_fixed_16_6_5_3_0_4_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2
lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1
matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s
matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5
dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_206 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 read_stream_array_ap_fixed_16_6_5_3_0_4_s {grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s {grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 {grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 {grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s {grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_U0 dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s grp_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_fu_768} INST2MODULE {myproject myproject grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_206 multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 read_stream_array_ap_fixed_16_6_5_3_0_4_s grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 read_stream_array_ap_fixed_16_6_5_3_0_4_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600 softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s grp_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_fu_768 dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s} INSTDATA {myproject {DEPTH 1 CHILDREN grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_206} grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_206 {DEPTH 2 CHILDREN {data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_U0 data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_U0 dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN {}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6_U0 {DEPTH 3 CHILDREN {}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7_U0 {DEPTH 3 CHILDREN {}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8_U0 {DEPTH 3 CHILDREN {}} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN {grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121}} grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 {DEPTH 4 CHILDREN {}} grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121 {DEPTH 4 CHILDREN {}} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0 {DEPTH 3 CHILDREN {grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_fu_97 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_fu_109 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_fu_121}} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0 {DEPTH 3 CHILDREN {grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600 {DEPTH 4 CHILDREN {}} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN {grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_68 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_96 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_124 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_152 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_180 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_208 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_236 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_264 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_292 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_320 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_348 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_376 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_404 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_432 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_460 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_488 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_516 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_544 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_572 grp_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_fu_600}} matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN {}} matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5_U0 {DEPTH 3 CHILDREN {}} dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0 {DEPTH 3 CHILDREN grp_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_fu_768} grp_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s_fu_768 {DEPTH 4 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U27 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_434_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U30 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_13_fu_444_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U25 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_14_fu_454_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U28 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_15_fu_386_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U26 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_16_fu_397_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U32 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_17_fu_408_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U31 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_18_fu_419_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U29 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_22_fu_534_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_25_fu_540_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME key_weight3_U SOURCE {} VARIABLE key_weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 16 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 8 BRAM 0 URAM 0}} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U42 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_434_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U45 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_7_fu_444_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U40 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_8_fu_454_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U43 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_9_fu_386_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U41 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_10_fu_397_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U47 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_11_fu_408_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U46 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_12_fu_419_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U44 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_17_fu_534_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_20_fu_540_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME query_weight3_U SOURCE {} VARIABLE query_weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 16 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 8 BRAM 0 URAM 0}} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U56 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_434_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U59 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_444_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U54 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_454_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U57 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_386_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U55 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_4_fu_397_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U61 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_5_fu_408_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U60 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_6_fu_419_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U58 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_12_fu_534_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_540_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME value_weight3_U SOURCE {} VARIABLE value_weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 16 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 8 BRAM 0 URAM 0}} softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_fu_5364_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_fu_5416_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_fu_5438_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_1_fu_5488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_1_fu_5540_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_3_fu_5562_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_2_fu_5612_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_2_fu_5664_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_6_fu_5686_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_3_fu_5736_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_3_fu_5788_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_9_fu_5810_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_4_fu_5860_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_4_fu_5912_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_12_fu_5934_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_5_fu_5984_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_5_fu_6036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_15_fu_6058_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_6_fu_6108_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_6_fu_6160_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_18_fu_6182_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_7_fu_6232_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_7_fu_6284_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_21_fu_6306_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_8_fu_6356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_8_fu_6408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_24_fu_6430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_9_fu_6480_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_9_fu_6532_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_27_fu_6554_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_10_fu_6604_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_10_fu_6656_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_30_fu_6678_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_11_fu_6728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_11_fu_6780_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_33_fu_6802_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_12_fu_6852_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_12_fu_6904_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_36_fu_6926_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_13_fu_6976_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_13_fu_7028_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_39_fu_7050_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_14_fu_7100_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_14_fu_7152_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_42_fu_7174_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_15_fu_7224_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_15_fu_7276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_45_fu_7298_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_16_fu_7348_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_16_fu_7400_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_48_fu_7422_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_17_fu_7472_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_17_fu_7524_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_51_fu_7546_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_18_fu_7596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_18_fu_7648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_54_fu_7670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_9_fu_55784_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_19_fu_7716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_19_fu_7768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_57_fu_7790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_20_fu_7836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_20_fu_7888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_60_fu_7910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_21_fu_7956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_21_fu_8008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_63_fu_8030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_22_fu_8076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_22_fu_8128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_66_fu_8150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_23_fu_8196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_23_fu_8248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_69_fu_8270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_24_fu_8316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_24_fu_8368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_72_fu_8390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_25_fu_8436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_25_fu_8488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_75_fu_8510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_26_fu_8556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_26_fu_8608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_78_fu_8630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_27_fu_8676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_27_fu_8728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_81_fu_8750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_28_fu_8796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_28_fu_8848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_84_fu_8870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_29_fu_8916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_29_fu_8968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_87_fu_8990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_30_fu_9036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_30_fu_9088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_90_fu_9110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_31_fu_9156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_31_fu_9208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_93_fu_9230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_32_fu_9276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_32_fu_9328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_96_fu_9350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_33_fu_9396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_33_fu_9448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_99_fu_9470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_34_fu_9516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_34_fu_9568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_102_fu_9590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_35_fu_9636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_35_fu_9688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_105_fu_9710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_36_fu_9756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_36_fu_9808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_108_fu_9830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_37_fu_9876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_37_fu_9928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_111_fu_9950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_28_fu_55886_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_38_fu_9996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_38_fu_10048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_114_fu_10070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_39_fu_10116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_39_fu_10168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_117_fu_10190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_40_fu_10236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_40_fu_10288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_120_fu_10310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_41_fu_10356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_41_fu_10408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_123_fu_10430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_42_fu_10476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_42_fu_10528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_126_fu_10550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_43_fu_10596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_43_fu_10648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_129_fu_10670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_44_fu_10716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_44_fu_10768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_132_fu_10790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_45_fu_10836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_45_fu_10888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_135_fu_10910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_46_fu_10956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_46_fu_11008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_138_fu_11030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_47_fu_11076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_47_fu_11128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_141_fu_11150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_48_fu_11196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_48_fu_11248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_144_fu_11270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_49_fu_11316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_49_fu_11368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_147_fu_11390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_50_fu_11436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_50_fu_11488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_150_fu_11510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_51_fu_11556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_51_fu_11608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_153_fu_11630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_52_fu_11676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_52_fu_11728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_156_fu_11750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_53_fu_11796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_53_fu_11848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_159_fu_11870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_54_fu_11916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_54_fu_11968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_162_fu_11990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_55_fu_12036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_55_fu_12088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_165_fu_12110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_56_fu_12156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_56_fu_12208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_168_fu_12230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_47_fu_55988_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_57_fu_12276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_57_fu_12328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_171_fu_12350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_58_fu_12396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_58_fu_12448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_174_fu_12470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_59_fu_12516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_59_fu_12568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_177_fu_12590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_60_fu_12636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_60_fu_12688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_180_fu_12710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_61_fu_12756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_61_fu_12808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_183_fu_12830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_62_fu_12876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_62_fu_12928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_186_fu_12950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_63_fu_12996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_63_fu_13048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_189_fu_13070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_64_fu_13116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_64_fu_13168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_192_fu_13190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_65_fu_13236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_65_fu_13288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_195_fu_13310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_66_fu_13356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_66_fu_13408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_198_fu_13430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_67_fu_13476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_67_fu_13528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_201_fu_13550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_68_fu_13596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_68_fu_13648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_204_fu_13670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_69_fu_13716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_69_fu_13768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_207_fu_13790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_70_fu_13836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_70_fu_13888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_210_fu_13910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_71_fu_13956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_71_fu_14008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_213_fu_14030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_72_fu_14076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_72_fu_14128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_216_fu_14150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_73_fu_14196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_73_fu_14248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_219_fu_14270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_74_fu_14316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_74_fu_14368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_222_fu_14390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_75_fu_14436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_75_fu_14488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_225_fu_14510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_66_fu_56090_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_76_fu_14556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_76_fu_14608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_228_fu_14630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_77_fu_14676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_77_fu_14728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_231_fu_14750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_78_fu_14796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_78_fu_14848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_234_fu_14870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_79_fu_14916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_79_fu_14968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_237_fu_14990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_80_fu_15036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_80_fu_15088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_240_fu_15110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_81_fu_15156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_81_fu_15208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_243_fu_15230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_82_fu_15276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_82_fu_15328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_246_fu_15350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_83_fu_15396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_83_fu_15448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_249_fu_15470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_84_fu_15516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_84_fu_15568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_252_fu_15590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_85_fu_15636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_85_fu_15688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_255_fu_15710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_86_fu_15756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_86_fu_15808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_258_fu_15830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_87_fu_15876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_87_fu_15928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_261_fu_15950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_88_fu_15996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_88_fu_16048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_264_fu_16070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_89_fu_16116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_89_fu_16168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_267_fu_16190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_90_fu_16236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_90_fu_16288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_270_fu_16310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_91_fu_16356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_91_fu_16408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_273_fu_16430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_92_fu_16476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_92_fu_16528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_276_fu_16550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_93_fu_16596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_93_fu_16648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_279_fu_16670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_94_fu_16716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_94_fu_16768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_282_fu_16790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_85_fu_56192_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_95_fu_16836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_95_fu_16888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_285_fu_16910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_96_fu_16956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_96_fu_17008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_288_fu_17030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_97_fu_17076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_97_fu_17128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_291_fu_17150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_98_fu_17196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_98_fu_17248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_294_fu_17270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_99_fu_17316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_99_fu_17368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_297_fu_17390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_100_fu_17436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_100_fu_17488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_300_fu_17510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_101_fu_17556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_101_fu_17608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_303_fu_17630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_102_fu_17676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_102_fu_17728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_306_fu_17750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_103_fu_17796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_103_fu_17848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_309_fu_17870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_104_fu_17916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_104_fu_17968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_312_fu_17990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_105_fu_18036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_105_fu_18088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_315_fu_18110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_106_fu_18156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_106_fu_18208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_318_fu_18230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_107_fu_18276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_107_fu_18328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_321_fu_18350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_108_fu_18396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_108_fu_18448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_324_fu_18470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_109_fu_18516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_109_fu_18568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_327_fu_18590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_110_fu_18636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_110_fu_18688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_330_fu_18710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_111_fu_18756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_111_fu_18808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_333_fu_18830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_112_fu_18876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_112_fu_18928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_336_fu_18950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_113_fu_18996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_113_fu_19048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_339_fu_19070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_104_fu_56294_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_114_fu_19116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_114_fu_19168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_342_fu_19190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_115_fu_19236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_115_fu_19288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_345_fu_19310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_116_fu_19356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_116_fu_19408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_348_fu_19430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_117_fu_19476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_117_fu_19528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_351_fu_19550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_118_fu_19596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_118_fu_19648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_354_fu_19670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_119_fu_19716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_119_fu_19768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_357_fu_19790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_120_fu_19836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_120_fu_19888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_360_fu_19910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_121_fu_19956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_121_fu_20008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_363_fu_20030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_122_fu_20076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_122_fu_20128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_366_fu_20150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_123_fu_20196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_123_fu_20248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_369_fu_20270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_124_fu_20316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_124_fu_20368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_372_fu_20390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_125_fu_20436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_125_fu_20488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_375_fu_20510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_126_fu_20556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_126_fu_20608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_378_fu_20630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_127_fu_20676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_127_fu_20728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_381_fu_20750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_128_fu_20796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_128_fu_20848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_384_fu_20870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_129_fu_20916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_129_fu_20968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_387_fu_20990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_130_fu_21036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_130_fu_21088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_390_fu_21110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_131_fu_21156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_131_fu_21208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_393_fu_21230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_132_fu_21276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_132_fu_21328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_396_fu_21350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_123_fu_56396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_133_fu_21396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_133_fu_21448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_399_fu_21470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_134_fu_21516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_134_fu_21568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_402_fu_21590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_135_fu_21636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_135_fu_21688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_405_fu_21710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_136_fu_21756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_136_fu_21808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_408_fu_21830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_137_fu_21876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_137_fu_21928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_411_fu_21950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_138_fu_21996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_138_fu_22048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_414_fu_22070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_139_fu_22116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_139_fu_22168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_417_fu_22190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_140_fu_22236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_140_fu_22288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_420_fu_22310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_141_fu_22356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_141_fu_22408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_423_fu_22430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_142_fu_22476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_142_fu_22528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_426_fu_22550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_143_fu_22596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_143_fu_22648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_429_fu_22670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_144_fu_22716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_144_fu_22768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_432_fu_22790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_145_fu_22836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_145_fu_22888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_435_fu_22910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_146_fu_22956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_146_fu_23008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_438_fu_23030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_147_fu_23076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_147_fu_23128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_441_fu_23150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_148_fu_23196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_148_fu_23248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_444_fu_23270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_149_fu_23316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_149_fu_23368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_447_fu_23390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_150_fu_23436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_150_fu_23488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_450_fu_23510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_151_fu_23556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_151_fu_23608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_453_fu_23630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_142_fu_56498_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_152_fu_23676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_152_fu_23728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_456_fu_23750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_153_fu_23796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_153_fu_23848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_459_fu_23870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_154_fu_23916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_154_fu_23968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_462_fu_23990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_155_fu_24036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_155_fu_24088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_465_fu_24110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_156_fu_24156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_156_fu_24208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_468_fu_24230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_157_fu_24276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_157_fu_24328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_471_fu_24350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_158_fu_24396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_158_fu_24448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_474_fu_24470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_159_fu_24516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_159_fu_24568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_477_fu_24590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_160_fu_24636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_160_fu_24688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_480_fu_24710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_161_fu_24756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_161_fu_24808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_483_fu_24830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_162_fu_24876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_162_fu_24928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_486_fu_24950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_163_fu_24996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_163_fu_25048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_489_fu_25070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_164_fu_25116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_164_fu_25168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_492_fu_25190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_165_fu_25236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_165_fu_25288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_495_fu_25310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_166_fu_25356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_166_fu_25408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_498_fu_25430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_167_fu_25476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_167_fu_25528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_501_fu_25550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_168_fu_25596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_168_fu_25648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_504_fu_25670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_169_fu_25716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_169_fu_25768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_507_fu_25790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_170_fu_25836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_170_fu_25888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_510_fu_25910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_161_fu_56600_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_171_fu_25956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_171_fu_26008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_513_fu_26030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_172_fu_26076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_172_fu_26128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_516_fu_26150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_173_fu_26196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_173_fu_26248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_519_fu_26270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_174_fu_26316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_174_fu_26368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_522_fu_26390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_175_fu_26436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_175_fu_26488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_525_fu_26510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_176_fu_26556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_176_fu_26608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_528_fu_26630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_177_fu_26676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_177_fu_26728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_531_fu_26750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_178_fu_26796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_178_fu_26848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_534_fu_26870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_179_fu_26916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_179_fu_26968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_537_fu_26990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_180_fu_27036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_180_fu_27088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_540_fu_27110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_181_fu_27156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_181_fu_27208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_543_fu_27230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_182_fu_27276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_182_fu_27328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_546_fu_27350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_183_fu_27396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_183_fu_27448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_549_fu_27470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_184_fu_27516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_184_fu_27568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_552_fu_27590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_185_fu_27636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_185_fu_27688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_555_fu_27710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_186_fu_27756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_186_fu_27808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_558_fu_27830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_187_fu_27876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_187_fu_27928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_561_fu_27950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_188_fu_27996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_188_fu_28048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_564_fu_28070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_189_fu_28116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_189_fu_28168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_567_fu_28190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_180_fu_56702_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_190_fu_28236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_190_fu_28288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_570_fu_28310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_191_fu_28356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_191_fu_28408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_573_fu_28430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_192_fu_28476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_192_fu_28528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_576_fu_28550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_193_fu_28596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_193_fu_28648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_579_fu_28670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_194_fu_28716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_194_fu_28768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_582_fu_28790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_195_fu_28836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_195_fu_28888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_585_fu_28910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_196_fu_28956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_196_fu_29008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_588_fu_29030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_197_fu_29076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_197_fu_29128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_591_fu_29150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_198_fu_29196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_198_fu_29248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_594_fu_29270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_199_fu_29316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_199_fu_29368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_597_fu_29390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_597 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_200_fu_29436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_200_fu_29488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_600_fu_29510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_201_fu_29556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_201_fu_29608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_603_fu_29630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_202_fu_29676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_202_fu_29728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_606_fu_29750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_203_fu_29796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_203_fu_29848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_609_fu_29870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_204_fu_29916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_204_fu_29968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_612_fu_29990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_205_fu_30036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_205_fu_30088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_615_fu_30110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_206_fu_30156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_206_fu_30208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_618_fu_30230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_207_fu_30276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_207_fu_30328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_621_fu_30350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_208_fu_30396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_208_fu_30448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_624_fu_30470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_199_fu_56804_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_209_fu_30516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_209_fu_30568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_627_fu_30590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_210_fu_30636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_210_fu_30688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_630_fu_30710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_211_fu_30756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_211_fu_30808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_633_fu_30830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_212_fu_30876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_212_fu_30928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_636_fu_30950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_213_fu_30996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_213_fu_31048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_639_fu_31070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_214_fu_31116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_214_fu_31168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_642_fu_31190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_215_fu_31236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_215_fu_31288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_645_fu_31310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_216_fu_31356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_216_fu_31408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_648_fu_31430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_217_fu_31476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_217_fu_31528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_651_fu_31550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_651 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_218_fu_31596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_218_fu_31648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_654_fu_31670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_219_fu_31716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_219_fu_31768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_657_fu_31790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_220_fu_31836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_220_fu_31888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_660_fu_31910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_221_fu_31956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_221_fu_32008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_663_fu_32030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_222_fu_32076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_222_fu_32128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_666_fu_32150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_223_fu_32196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_223_fu_32248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_669_fu_32270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_224_fu_32316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_224_fu_32368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_672_fu_32390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_225_fu_32436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_225_fu_32488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_675_fu_32510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_226_fu_32556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_226_fu_32608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_678_fu_32630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_227_fu_32676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_227_fu_32728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_681_fu_32750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_218_fu_56906_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_228_fu_32796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_228_fu_32848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_684_fu_32870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_229_fu_32916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_229_fu_32968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_687_fu_32990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_230_fu_33036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_230_fu_33088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_690_fu_33110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_231_fu_33156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_231_fu_33208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_693_fu_33230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_232_fu_33276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_232_fu_33328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_696_fu_33350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_233_fu_33396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_233_fu_33448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_699_fu_33470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_699 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_234_fu_33516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_234_fu_33568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_702_fu_33590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_235_fu_33636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_235_fu_33688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_705_fu_33710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_236_fu_33756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_236_fu_33808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_708_fu_33830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_237_fu_33876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_237_fu_33928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_711_fu_33950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_711 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_238_fu_33996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_238_fu_34048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_714_fu_34070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_239_fu_34116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_239_fu_34168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_717_fu_34190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_240_fu_34236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_240_fu_34288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_720_fu_34310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_241_fu_34356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_241_fu_34408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_723_fu_34430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_242_fu_34476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_242_fu_34528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_726_fu_34550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_243_fu_34596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_243_fu_34648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_729_fu_34670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_244_fu_34716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_244_fu_34768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_732_fu_34790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_245_fu_34836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_245_fu_34888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_735_fu_34910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_246_fu_34956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_246_fu_35008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_738_fu_35030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_237_fu_57008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_247_fu_35076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_247_fu_35128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_741_fu_35150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_741 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_248_fu_35196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_248_fu_35248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_744_fu_35270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_249_fu_35316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_249_fu_35368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_747_fu_35390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_250_fu_35436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_250_fu_35488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_750_fu_35510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_251_fu_35556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_251_fu_35608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_753_fu_35630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_753 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_252_fu_35676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_252_fu_35728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_756_fu_35750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_253_fu_35796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_253_fu_35848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_759_fu_35870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_254_fu_35916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_254_fu_35968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_762_fu_35990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_255_fu_36036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_255_fu_36088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_765_fu_36110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_256_fu_36156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_256_fu_36208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_768_fu_36230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_257_fu_36276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_257_fu_36328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_771_fu_36350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_258_fu_36396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_258_fu_36448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_774_fu_36470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_259_fu_36516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_259_fu_36568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_777_fu_36590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_260_fu_36636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_260_fu_36688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_780_fu_36710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_261_fu_36756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_261_fu_36808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_783_fu_36830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_262_fu_36876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_262_fu_36928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_786_fu_36950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_263_fu_36996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_263_fu_37048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_789_fu_37070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_264_fu_37116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_264_fu_37168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_792_fu_37190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_792 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_265_fu_37236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_265_fu_37288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_795_fu_37310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_795 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_256_fu_57110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_266_fu_37356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_266_fu_37408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_798_fu_37430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_267_fu_37476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_267_fu_37528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_801_fu_37550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_268_fu_37596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_268_fu_37648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_804_fu_37670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_269_fu_37716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_269_fu_37768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_807_fu_37790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_807 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_270_fu_37836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_270_fu_37888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_810_fu_37910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_271_fu_37956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_271_fu_38008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_813_fu_38030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_272_fu_38076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_272_fu_38128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_816_fu_38150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_273_fu_38196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_273_fu_38248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_819_fu_38270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_819 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_274_fu_38316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_274_fu_38368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_822_fu_38390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_275_fu_38436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_275_fu_38488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_825_fu_38510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_825 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_276_fu_38556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_276_fu_38608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_828_fu_38630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_828 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_277_fu_38676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_277_fu_38728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_831_fu_38750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_831 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_278_fu_38796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_278_fu_38848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_834_fu_38870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_279_fu_38916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_279_fu_38968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_837_fu_38990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_837 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_280_fu_39036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_280_fu_39088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_840_fu_39110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_281_fu_39156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_281_fu_39208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_843_fu_39230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_282_fu_39276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_282_fu_39328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_846_fu_39350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_283_fu_39396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_283_fu_39448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_849_fu_39470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_849 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_284_fu_39516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_284_fu_39568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_852_fu_39590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_852 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_275_fu_57212_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_285_fu_39636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_285_fu_39688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_855_fu_39710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_855 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_286_fu_39756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_286_fu_39808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_858_fu_39830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_287_fu_39876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_287_fu_39928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_861_fu_39950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_861 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_288_fu_39996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_288_fu_40048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_864_fu_40070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_289_fu_40116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_289_fu_40168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_867_fu_40190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_867 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_290_fu_40236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_290_fu_40288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_870_fu_40310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_870 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_291_fu_40356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_291_fu_40408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_873_fu_40430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_292_fu_40476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_292_fu_40528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_876_fu_40550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_876 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_293_fu_40596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_293_fu_40648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_879_fu_40670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_879 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_294_fu_40716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_294_fu_40768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_882_fu_40790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_882 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_295_fu_40836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_295_fu_40888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_885_fu_40910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_296_fu_40956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_296_fu_41008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_888_fu_41030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_297_fu_41076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_297_fu_41128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_891_fu_41150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_298_fu_41196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_298_fu_41248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_894_fu_41270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_894 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_299_fu_41316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_299_fu_41368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_897_fu_41390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_300_fu_41436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_300_fu_41488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_900_fu_41510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_900 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_301_fu_41556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_301_fu_41608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_903_fu_41630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_903 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_302_fu_41676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_302_fu_41728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_906_fu_41750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_906 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_303_fu_41796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_303_fu_41848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_909_fu_41870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_909 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_294_fu_57314_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_304_fu_41916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_304_fu_41968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_912_fu_41990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_912 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_305_fu_42036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_305_fu_42088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_915_fu_42110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_915 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_306_fu_42156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_306_fu_42208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_918_fu_42230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_918 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_307_fu_42276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_307_fu_42328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_921_fu_42350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_921 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_308_fu_42396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_308_fu_42448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_924_fu_42470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_924 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_309_fu_42516_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_309_fu_42568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_927_fu_42590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_927 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_310_fu_42636_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_310_fu_42688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_930_fu_42710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_930 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_311_fu_42756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_311_fu_42808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_933_fu_42830_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_933 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_312_fu_42876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_312_fu_42928_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_936_fu_42950_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_936 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_313_fu_42996_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_313_fu_43048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_939_fu_43070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_939 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_314_fu_43116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_314_fu_43168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_942_fu_43190_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_942 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_315_fu_43236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_315_fu_43288_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_945_fu_43310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_945 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_316_fu_43356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_316_fu_43408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_948_fu_43430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_948 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_317_fu_43476_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_317_fu_43528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_951_fu_43550_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_951 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_318_fu_43596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_318_fu_43648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_954_fu_43670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_954 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_319_fu_43716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_319_fu_43768_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_957_fu_43790_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_957 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_320_fu_43836_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_320_fu_43888_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_960_fu_43910_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_960 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_321_fu_43956_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_321_fu_44008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_963_fu_44030_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_963 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_322_fu_44076_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_322_fu_44128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_966_fu_44150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_966 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_313_fu_57416_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_323_fu_44196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_323_fu_44248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_969_fu_44270_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_969 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_324_fu_44316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_324_fu_44368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_972_fu_44390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_972 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_325_fu_44436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_325_fu_44488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_975_fu_44510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_975 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_326_fu_44556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_326_fu_44608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_978_fu_44630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_978 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_327_fu_44676_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_327_fu_44728_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_981_fu_44750_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_981 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_328_fu_44796_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_328_fu_44848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_984_fu_44870_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_984 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_329_fu_44916_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_329_fu_44968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_987_fu_44990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_987 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_330_fu_45036_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_330_fu_45088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_990_fu_45110_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_990 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_331_fu_45156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_331_fu_45208_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_993_fu_45230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_993 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_332_fu_45276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_332_fu_45328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_996_fu_45350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_333_fu_45396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_333_fu_45448_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_999_fu_45470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_999 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_334_fu_45568_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_334_fu_45620_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1002_fu_45642_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1002 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_335_fu_45708_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_335_fu_45760_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1005_fu_45782_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1005 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_336_fu_45848_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_336_fu_45900_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1008_fu_45922_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_337_fu_45988_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_337_fu_46040_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1011_fu_46062_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_338_fu_46128_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_338_fu_46180_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1014_fu_46202_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1014 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_339_fu_46268_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_339_fu_46320_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1017_fu_46342_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_340_fu_46408_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_340_fu_46460_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1020_fu_46482_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1020 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_341_fu_46548_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_341_fu_46600_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1023_fu_46622_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1023 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_332_fu_57518_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_342_fu_46688_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_342_fu_46740_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1026_fu_46762_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1026 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_343_fu_46828_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_343_fu_46880_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1029_fu_46902_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_344_fu_46968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_344_fu_47020_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1032_fu_47042_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1032 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_345_fu_47108_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_345_fu_47160_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1035_fu_47182_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_346_fu_47248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_346_fu_47300_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1038_fu_47322_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1038 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_347_fu_47388_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_347_fu_47440_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1041_fu_47462_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1041 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_348_fu_47528_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_348_fu_47580_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1044_fu_47602_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1044 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_349_fu_47668_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_349_fu_47720_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1047_fu_47742_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1047 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_350_fu_47808_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_350_fu_47860_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1050_fu_47882_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1050 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_351_fu_47948_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_351_fu_48000_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1053_fu_48022_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_352_fu_48088_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_352_fu_48140_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1056_fu_48162_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1056 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_353_fu_48202_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_353_fu_48254_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1059_fu_48276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1059 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_354_fu_48316_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_354_fu_48368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1062_fu_48390_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1062 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_355_fu_48430_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_355_fu_48482_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1065_fu_48504_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1065 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_356_fu_48544_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_356_fu_48596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1068_fu_48618_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1068 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_357_fu_48658_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_357_fu_48710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1071_fu_48732_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1071 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_358_fu_48772_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_358_fu_48824_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1074_fu_48846_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_359_fu_48886_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_359_fu_48938_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1077_fu_48960_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1077 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_360_fu_49000_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_360_fu_49052_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1080_fu_49074_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1080 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_351_fu_57620_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_361_fu_49114_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_361_fu_49166_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1083_fu_49188_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1083 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_362_fu_49228_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_362_fu_49280_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1086_fu_49302_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1086 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_363_fu_49342_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_363_fu_49394_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1089_fu_49416_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1089 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_364_fu_49456_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_364_fu_49508_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1092_fu_49530_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1092 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_365_fu_49570_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_365_fu_49622_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1095_fu_49644_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1095 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_366_fu_49684_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_366_fu_49736_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1098_fu_49758_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1098 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_367_fu_49798_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_367_fu_49850_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1101_fu_49872_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_368_fu_49912_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_368_fu_49964_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1104_fu_49986_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_369_fu_50026_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_369_fu_50078_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1107_fu_50100_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_370_fu_50140_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_370_fu_50192_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1110_fu_50214_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_371_fu_50254_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_371_fu_50306_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1113_fu_50328_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_372_fu_50368_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_372_fu_50420_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1116_fu_50442_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_373_fu_50482_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_373_fu_50534_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1119_fu_50556_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_374_fu_50596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_374_fu_50648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1122_fu_50670_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_375_fu_50710_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_375_fu_50762_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1125_fu_50784_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_376_fu_50824_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_376_fu_50876_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1128_fu_50898_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_377_fu_50938_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_377_fu_50990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1131_fu_51012_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_378_fu_51052_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_378_fu_51104_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1134_fu_51126_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln333_379_fu_51166_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE sub_ln333_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_379_fu_51218_p2 SOURCE firmware/nnet_utils/nnet_activation.h:333 VARIABLE add_ln333_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_1137_fu_51240_p2 SOURCE firmware/nnet_utils/nnet_activation.h:334 VARIABLE index_1137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_370_fu_57722_p2 SOURCE firmware/nnet_utils/nnet_activation.h:341 VARIABLE add_ln341_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_fu_58002_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_1_fu_58118_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_2_fu_58234_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_3_fu_58350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_4_fu_58466_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_5_fu_58582_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_6_fu_58698_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_7_fu_58814_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_8_fu_58930_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_9_fu_59046_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_10_fu_59162_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_11_fu_59278_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_12_fu_59394_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_13_fu_59510_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_14_fu_59626_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_15_fu_59742_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_16_fu_59858_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_17_fu_59974_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_18_fu_60090_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_19_fu_60206_p2 SOURCE firmware/nnet_utils/nnet_activation.h:347 VARIABLE add_ln347_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME exp_table_U SOURCE {} VARIABLE exp_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 760 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 2048 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME invert_table_U SOURCE {} VARIABLE invert_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 20 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2048 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 780 URAM 0}} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U112 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U113 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_13855_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U912 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U114 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U115 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_13897_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U913 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U116 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U117 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_2_fu_13939_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U914 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U118 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U119 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_3_fu_13981_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U915 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U120 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U121 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_4_fu_14023_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U916 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U122 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U123 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_5_fu_14065_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U917 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U124 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U125 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_6_fu_14107_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U918 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U126 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U127 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_7_fu_14149_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U919 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U128 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U129 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_8_fu_14191_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U920 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U130 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U131 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_9_fu_14233_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U921 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U132 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U133 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_10_fu_14275_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U922 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U134 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U135 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_11_fu_14317_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U923 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U136 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_24 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U137 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_12_fu_14359_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U924 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U138 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U139 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_13_fu_14401_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U925 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U140 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_28 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U141 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_29 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_14_fu_14443_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U926 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U142 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U143 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_31 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_15_fu_14485_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U927 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U144 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_32 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U145 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_33 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_16_fu_14527_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U928 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U146 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_34 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U147 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_35 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_17_fu_14569_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U929 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U148 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_36 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U149 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_37 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_18_fu_14611_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U930 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U150 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_38 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U151 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_39 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_19_fu_14653_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U931 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U152 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_40 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U153 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_41 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_20_fu_14695_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U932 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U154 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_42 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U155 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_43 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_21_fu_14737_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U933 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U156 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U157 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_22_fu_14779_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U934 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U158 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_46 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U159 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_47 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_23_fu_14821_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U935 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U160 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_48 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U161 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_24_fu_14863_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U936 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U162 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_50 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U163 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_51 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_25_fu_14905_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U937 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U164 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_52 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U165 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_53 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_26_fu_14947_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U938 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U166 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_54 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U167 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_55 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_27_fu_14989_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U939 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U168 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_56 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U169 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_57 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_28_fu_15031_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U940 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U170 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_58 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U171 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_59 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_29_fu_15073_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U941 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U172 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_60 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U173 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_61 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_30_fu_15115_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U942 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U174 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_62 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U175 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_63 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_31_fu_15157_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U943 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U176 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_64 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U177 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_65 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_32_fu_15199_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U944 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U178 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_66 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U179 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_67 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_33_fu_15241_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U945 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U180 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_68 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_69 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_34_fu_15283_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U946 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_70 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U183 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_71 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_35_fu_15325_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U947 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U184 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_72 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U185 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_36_fu_15367_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U948 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U186 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_74 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U187 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_75 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_37_fu_15409_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U949 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U188 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_76 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U189 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_77 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_38_fu_15451_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U950 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U190 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_78 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U191 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_79 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_39_fu_15493_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U951 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U192 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_80 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U193 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_81 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_40_fu_15535_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U952 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U194 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_82 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U195 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_83 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_41_fu_15577_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U953 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U196 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_84 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U197 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_85 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_42_fu_15619_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U954 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U198 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_86 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U199 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_87 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_43_fu_15661_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U955 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U200 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_88 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U201 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_89 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_44_fu_15703_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U956 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U202 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_90 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U203 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_91 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_45_fu_15745_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U957 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U204 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_92 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U205 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_93 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_46_fu_15787_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U958 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U206 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_94 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U207 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_95 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_47_fu_15829_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U959 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U208 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_96 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U209 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_97 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_48_fu_15871_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U960 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U210 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_98 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U211 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_99 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_49_fu_15913_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U961 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U212 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_100 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U213 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_101 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_50_fu_15955_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U962 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U214 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_102 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U215 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_103 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_51_fu_15997_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U963 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U216 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_104 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U217 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_105 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_52_fu_16039_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U964 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U218 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_106 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U219 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_107 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_53_fu_16081_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U965 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U220 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_108 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U221 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_109 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_54_fu_16123_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U966 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U222 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_110 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U223 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_111 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_55_fu_16165_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U967 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U224 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_112 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U225 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_113 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_56_fu_16207_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U968 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U226 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_114 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U227 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_115 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_57_fu_16249_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U969 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U228 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_116 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U229 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_117 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_58_fu_16291_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U970 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U230 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_118 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U231 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_119 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_59_fu_16333_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U971 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U232 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_120 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U233 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_121 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_60_fu_16375_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U972 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U234 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_122 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U235 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_123 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_61_fu_16417_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U973 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U236 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_124 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U237 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_125 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_62_fu_16459_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U974 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U238 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_126 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U239 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_127 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_63_fu_16501_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U975 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U240 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_128 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U241 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_129 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_64_fu_16543_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U976 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U242 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_130 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U243 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_131 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_65_fu_16585_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U977 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U244 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_132 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U245 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_133 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_66_fu_16627_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U978 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U246 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_134 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U247 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_135 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_67_fu_16669_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U979 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U248 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_136 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U249 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_137 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_68_fu_16711_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U980 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U250 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U251 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_139 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_69_fu_16753_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U981 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U252 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_140 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U253 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_141 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_70_fu_16795_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U982 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U254 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_142 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U255 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_143 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_71_fu_16837_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U983 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U256 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_144 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U257 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_145 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_72_fu_16879_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U984 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U258 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_146 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U259 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_147 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_73_fu_16921_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U985 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U260 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_148 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U261 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_149 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_74_fu_16963_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U986 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U262 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_150 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U263 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_151 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_75_fu_17005_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U987 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U264 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_152 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U265 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_153 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_76_fu_17047_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U988 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U266 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_154 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U267 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_155 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_77_fu_17089_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U989 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U268 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_156 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U269 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_157 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_78_fu_17131_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U990 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U270 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_158 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U271 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_159 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_79_fu_17173_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U991 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U272 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_160 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U273 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_161 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_80_fu_17215_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U992 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U274 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_162 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U275 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_163 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_81_fu_17257_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U993 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U276 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_164 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U277 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_165 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_82_fu_17299_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U994 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U278 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_166 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U279 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_167 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_83_fu_17341_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U995 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U280 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_168 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U281 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_169 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_84_fu_17383_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U996 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U282 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_170 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U283 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_171 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_85_fu_17425_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U997 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U284 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_172 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U285 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_173 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_86_fu_17467_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U998 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U286 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_174 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U287 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_175 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_87_fu_17509_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U999 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U288 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_176 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U289 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_177 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_88_fu_17551_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1000 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U290 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_178 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U291 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_179 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_89_fu_17593_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1001 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U292 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_180 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U293 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_181 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_90_fu_17635_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1002 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U294 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_182 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U295 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_183 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_91_fu_17677_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1003 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U296 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_184 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U297 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_185 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_92_fu_17719_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1004 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U298 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_186 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U299 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_187 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_93_fu_17761_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1005 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U300 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_188 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U301 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_189 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_94_fu_17803_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1006 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U302 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_190 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U303 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_191 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_95_fu_17845_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1007 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U304 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_192 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U305 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_193 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_96_fu_17887_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1008 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U306 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_194 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U307 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_195 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_97_fu_17929_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1009 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U308 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_196 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U309 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_197 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_98_fu_17971_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1010 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U310 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_198 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U311 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_199 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_99_fu_18013_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1011 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U312 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_200 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U313 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_201 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_100_fu_18055_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1012 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U314 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_202 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U315 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_203 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_101_fu_18097_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1013 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U316 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_204 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U317 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_205 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_102_fu_18139_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1014 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U318 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_206 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U319 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_207 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_103_fu_18181_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1015 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U320 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_208 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U321 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_209 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_104_fu_18223_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1016 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U322 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_210 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U323 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_211 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_105_fu_18265_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1017 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U324 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_212 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U325 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_213 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_106_fu_18307_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1018 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U326 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_214 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U327 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_215 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_107_fu_18349_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1019 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U328 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_216 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U329 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_217 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_108_fu_18391_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1020 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U330 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_218 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U331 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_219 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_109_fu_18433_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1021 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U332 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_220 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U333 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_221 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_110_fu_18475_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1022 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U334 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_222 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U335 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_223 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_111_fu_18517_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1023 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U336 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_224 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U337 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_225 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_112_fu_18559_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1024 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U338 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_226 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U339 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_227 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_113_fu_18601_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1025 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U340 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_228 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U341 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_229 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_114_fu_18643_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1026 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U342 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_230 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U343 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_231 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_115_fu_18685_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1027 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U344 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_232 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U345 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_233 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_116_fu_18727_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1028 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U346 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_234 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U347 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_235 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_117_fu_18769_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1029 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U348 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_236 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U349 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_237 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_118_fu_18811_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1030 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U350 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_238 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U351 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_239 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_119_fu_18853_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1031 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U352 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_240 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U353 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_241 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_120_fu_18895_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1032 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U354 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_242 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U355 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_243 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_121_fu_18937_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1033 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U356 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_244 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U357 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_245 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_122_fu_18979_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1034 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U358 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_246 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U359 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_247 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_123_fu_19021_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1035 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U360 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_248 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U361 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_124_fu_19063_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1036 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_250 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U363 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_251 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_125_fu_19105_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1037 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U364 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_252 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U365 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_253 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_126_fu_19147_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1038 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_254 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U367 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_255 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_127_fu_19189_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1039 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U368 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_256 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U369 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_257 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_128_fu_19231_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1040 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U371 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_259 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_129_fu_19273_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1041 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U372 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_260 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U373 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_261 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_130_fu_19315_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1042 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_262 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U375 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_263 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_131_fu_19357_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1043 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U376 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_264 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U377 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_265 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_132_fu_19399_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1044 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_266 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U379 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_267 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_133_fu_19441_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1045 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U380 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_268 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_269 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_134_fu_19483_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1046 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U382 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_270 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U383 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_271 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_135_fu_19525_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1047 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_272 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U385 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_273 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_136_fu_19567_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1048 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_274 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_275 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_137_fu_19609_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1049 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_276 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_277 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_138_fu_19651_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1050 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_278 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_279 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_139_fu_19693_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1051 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_280 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_281 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_140_fu_19735_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1052 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_282 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_283 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_141_fu_19777_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1053 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_284 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_285 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_142_fu_19819_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1054 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_286 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_287 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_143_fu_19861_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1055 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_288 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_289 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_144_fu_19903_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1056 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_290 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_291 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_145_fu_19945_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1057 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_292 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_293 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_146_fu_19987_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1058 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_294 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_295 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_147_fu_20029_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1059 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_296 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_297 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_148_fu_20071_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1060 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_298 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_299 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_149_fu_20113_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1061 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_300 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_301 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_150_fu_20155_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1062 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_302 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_303 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_151_fu_20197_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1063 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_304 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_305 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_152_fu_20239_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1064 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_306 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_307 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_153_fu_20281_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1065 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_308 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_309 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_154_fu_20323_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1066 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_310 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_311 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_155_fu_20365_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1067 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_312 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_313 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_156_fu_20407_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1068 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_314 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_315 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_157_fu_20449_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1069 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_316 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_317 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_158_fu_20491_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1070 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_318 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_319 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_159_fu_20533_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1071 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_320 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_321 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_160_fu_20575_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1072 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_322 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_323 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_161_fu_20617_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1073 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_324 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_325 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_162_fu_20659_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1074 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_326 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_327 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_163_fu_20701_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1075 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_328 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_329 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_164_fu_20743_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1076 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_330 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_331 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_165_fu_20785_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1077 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_332 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_333 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_166_fu_20827_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1078 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_334 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_335 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_167_fu_20869_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1079 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_336 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_337 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_168_fu_20911_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1080 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_338 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_339 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_169_fu_20953_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1081 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_340 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_341 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_170_fu_20995_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1082 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_342 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_343 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_171_fu_21037_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1083 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_344 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_345 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_172_fu_21079_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1084 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_346 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_347 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_173_fu_21121_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1085 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_348 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_349 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_174_fu_21163_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1086 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_350 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_351 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_175_fu_21205_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1087 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_352 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_353 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_176_fu_21247_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1088 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_354 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_355 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_177_fu_21289_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1089 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_356 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_357 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_178_fu_21331_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1090 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_358 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_359 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_179_fu_21373_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1091 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_360 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_361 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_180_fu_21415_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1092 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_362 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_363 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_181_fu_21457_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1093 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_364 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_365 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_182_fu_21499_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1094 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_366 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_367 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_183_fu_21541_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1095 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_368 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_369 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_184_fu_21583_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1096 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_370 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_371 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_185_fu_21625_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1097 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_372 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_373 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_186_fu_21667_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1098 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_374 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_375 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_187_fu_21709_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1099 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_376 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_377 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_188_fu_21751_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1100 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_378 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_379 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_189_fu_21793_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1101 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_380 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_381 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_190_fu_21835_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1102 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_382 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_383 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_191_fu_21877_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1103 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_384 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_385 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_192_fu_21919_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1104 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_386 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_387 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_193_fu_21961_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1105 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_388 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_389 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_194_fu_22003_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1106 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U502 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_390 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U503 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_391 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_195_fu_22045_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1107 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U504 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_392 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U505 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_393 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_196_fu_22087_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1108 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U506 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_394 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U507 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_395 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_197_fu_22129_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1109 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U508 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_396 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U509 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_397 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_198_fu_22171_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1110 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U510 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_398 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U511 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_399 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_199_fu_22213_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1111 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U512 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_400 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U513 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_401 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_200_fu_22255_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1112 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U514 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_402 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U515 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_403 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_201_fu_22297_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1113 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U516 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_404 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U517 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_405 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_202_fu_22339_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1114 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_406 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_407 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_203_fu_22381_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1115 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_408 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_409 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_204_fu_22423_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1116 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U522 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_410 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U523 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_411 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_205_fu_22465_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1117 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U524 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_412 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U525 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_413 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_206_fu_22507_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1118 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U526 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_414 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U527 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_415 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_207_fu_22549_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1119 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U528 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_416 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U529 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_417 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_208_fu_22591_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1120 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U530 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_418 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U531 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_419 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_209_fu_22633_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1121 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U532 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_420 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U533 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_421 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_210_fu_22675_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1122 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U534 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_422 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U535 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_423 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_211_fu_22717_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1123 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U536 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_424 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U537 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_425 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_212_fu_22759_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1124 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U538 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_426 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_427 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_213_fu_22801_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1125 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_428 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_429 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_214_fu_22843_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1126 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_430 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_431 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_215_fu_22885_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1127 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_432 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_433 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_216_fu_22927_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1128 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_434 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_435 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_217_fu_22969_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1129 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_436 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_437 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_218_fu_23011_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1130 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_438 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_439 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_219_fu_23053_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1131 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_440 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_441 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_220_fu_23095_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1132 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_442 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_443 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_221_fu_23137_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1133 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_444 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_445 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_222_fu_23179_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1134 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_446 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_447 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_223_fu_23221_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1135 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_448 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_449 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_224_fu_23263_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1136 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_450 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_451 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_225_fu_23305_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1137 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_452 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_453 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_226_fu_23347_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1138 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_454 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_455 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_227_fu_23389_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1139 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_456 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_457 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_228_fu_23431_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1140 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_458 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_459 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_229_fu_23473_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1141 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_460 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_461 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_230_fu_23515_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1142 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_462 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_463 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_231_fu_23557_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1143 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_464 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_465 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_232_fu_23599_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1144 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_466 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_467 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_233_fu_23641_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1145 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_468 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_469 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_234_fu_23683_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1146 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_470 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_471 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_235_fu_23725_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1147 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_472 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_473 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_236_fu_23767_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1148 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_474 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_475 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_237_fu_23809_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1149 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_476 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_477 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_238_fu_23851_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1150 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_478 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_479 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_239_fu_23893_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1151 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_480 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_481 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_240_fu_23935_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1152 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_482 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_483 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_241_fu_23977_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1153 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_484 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_485 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_242_fu_24019_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1154 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_486 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_487 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_243_fu_24061_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1155 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_488 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_489 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_244_fu_24103_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1156 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_490 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_491 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_245_fu_24145_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1157 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_492 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_493 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_246_fu_24187_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1158 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_494 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_495 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_247_fu_24229_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1159 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_496 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_497 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_248_fu_24271_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1160 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_498 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_499 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_249_fu_24313_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1161 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_500 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_501 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_250_fu_24355_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1162 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_502 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_503 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_251_fu_24397_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1163 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_504 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_505 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_252_fu_24439_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1164 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_506 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_507 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_253_fu_24481_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1165 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_508 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_509 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_254_fu_24523_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1166 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_510 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_511 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_255_fu_24565_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1167 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_512 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_513 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_256_fu_24607_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1168 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_514 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_515 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_257_fu_24649_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1169 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_516 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_517 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_258_fu_24691_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1170 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_518 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_519 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_259_fu_24733_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1171 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_520 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_521 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_260_fu_24775_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1172 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_522 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_523 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_261_fu_24817_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1173 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_524 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_525 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_262_fu_24859_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1174 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_526 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_527 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_263_fu_24901_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1175 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_528 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_529 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_264_fu_24943_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1176 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_530 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_531 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_265_fu_24985_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1177 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_532 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_533 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_266_fu_25027_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1178 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_534 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_535 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_267_fu_25069_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1179 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_536 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_537 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_268_fu_25111_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1180 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_538 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_539 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_269_fu_25153_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1181 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_540 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_541 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_270_fu_25195_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1182 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_542 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_543 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_271_fu_25237_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1183 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_544 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_545 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_272_fu_25279_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1184 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_546 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_547 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_273_fu_25321_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1185 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_548 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_549 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_274_fu_25363_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1186 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_550 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_551 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_275_fu_25405_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1187 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_552 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_553 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_276_fu_25447_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1188 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_554 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_555 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_277_fu_25489_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1189 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_556 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_557 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_278_fu_25531_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1190 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_558 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_559 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_279_fu_25573_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1191 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_560 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_561 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_280_fu_25615_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1192 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_562 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_563 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_281_fu_25657_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1193 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_564 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_565 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_282_fu_25699_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1194 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_566 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_567 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_283_fu_25741_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1195 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_569 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_284_fu_25783_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1196 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_570 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_571 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_285_fu_25825_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1197 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_572 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_573 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_286_fu_25867_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1198 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_574 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_575 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_287_fu_25909_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1199 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_576 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_577 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_288_fu_25951_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1200 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_578 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_579 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_289_fu_25993_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1201 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_580 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_581 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_290_fu_26035_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1202 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_582 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_583 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_291_fu_26077_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1203 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_584 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_585 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_292_fu_26119_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1204 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_586 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_587 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_293_fu_26161_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1205 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_588 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_589 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_294_fu_26203_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1206 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_590 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_591 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_295_fu_26245_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1207 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_592 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_593 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_296_fu_26287_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1208 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_594 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_595 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_297_fu_26329_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1209 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_596 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_597 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_298_fu_26371_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1210 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_598 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_599 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_299_fu_26413_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1211 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_600 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_601 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_300_fu_26455_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1212 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_602 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_603 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_301_fu_26497_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1213 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_604 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_605 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_302_fu_26539_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1214 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_606 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_607 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_303_fu_26581_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1215 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_608 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_609 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_304_fu_26623_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1216 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_610 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_611 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_305_fu_26665_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1217 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_612 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_613 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_306_fu_26707_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1218 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_614 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_615 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_307_fu_26749_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1219 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_616 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_617 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_308_fu_26791_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1220 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_618 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_619 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_309_fu_26833_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1221 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_620 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_621 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_310_fu_26875_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1222 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_622 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_623 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_311_fu_26917_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1223 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_624 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_625 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_312_fu_26959_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1224 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_626 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_627 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_313_fu_27001_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1225 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_628 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_629 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_314_fu_27043_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1226 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_630 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_631 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_315_fu_27085_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1227 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_632 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_633 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_316_fu_27127_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1228 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_634 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_635 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_317_fu_27169_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1229 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_636 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_637 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_318_fu_27211_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1230 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_638 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_639 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_319_fu_27253_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1231 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_640 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_641 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_320_fu_27295_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1232 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_642 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_643 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_321_fu_27337_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1233 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_644 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_645 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_322_fu_27379_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1234 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_646 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_647 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_323_fu_27421_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1235 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_648 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_649 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_324_fu_27463_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1236 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_650 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_651 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_325_fu_27505_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1237 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_652 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_653 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_326_fu_27547_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1238 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_654 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_655 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_327_fu_27589_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1239 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_656 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_657 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_328_fu_27631_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1240 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_658 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_659 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_329_fu_27673_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1241 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_660 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_661 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_330_fu_27715_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1242 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_662 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_663 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_331_fu_27757_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1243 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_664 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_665 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_332_fu_27799_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1244 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_666 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U779 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_667 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_333_fu_27841_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1245 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_668 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_669 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_334_fu_27883_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1246 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_670 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_671 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_335_fu_27925_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1247 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_672 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_673 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_336_fu_27967_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1248 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U786 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_674 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U787 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_675 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_337_fu_28009_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1249 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_676 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_677 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_338_fu_28051_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1250 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_678 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U791 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_679 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_339_fu_28093_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1251 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U792 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_680 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U793 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_681 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_340_fu_28135_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1252 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U794 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_682 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U795 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_683 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_341_fu_28177_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1253 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U796 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_684 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U797 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_685 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_342_fu_28219_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1254 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U798 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_686 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U799 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_687 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_343_fu_28261_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1255 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U800 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_688 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U801 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_689 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_344_fu_28303_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1256 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U802 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_690 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U803 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_691 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_345_fu_28345_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1257 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U804 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_692 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U805 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_693 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_346_fu_28387_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1258 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U806 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_694 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U807 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_695 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_347_fu_28429_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1259 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U808 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_696 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U809 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_697 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_348_fu_28471_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1260 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U810 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_698 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U811 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_699 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_349_fu_28513_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1261 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U812 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_700 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U813 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_701 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_350_fu_28555_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1262 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U814 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_702 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U815 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_703 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_351_fu_28597_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1263 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U816 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_704 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U817 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_705 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_352_fu_28639_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1264 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U818 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_706 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U819 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_707 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_353_fu_28681_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1265 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U820 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_708 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U821 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_709 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_354_fu_28723_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1266 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U822 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_710 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U823 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_711 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_355_fu_28765_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1267 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U824 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_712 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U825 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_713 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_356_fu_28807_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1268 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U826 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_714 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U827 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_715 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_357_fu_28849_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1269 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U828 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_716 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U829 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_717 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_358_fu_28891_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1270 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U830 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_718 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U831 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_719 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_359_fu_28933_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1271 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U832 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_720 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U833 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_721 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_360_fu_28975_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1272 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U834 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_722 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U835 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_723 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_361_fu_29017_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1273 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U836 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_724 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U837 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_725 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_362_fu_29059_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1274 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U838 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_726 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U839 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_727 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_363_fu_29101_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1275 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U840 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_728 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U841 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_729 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_364_fu_29143_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1276 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U842 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_730 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U843 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_731 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_365_fu_29185_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1277 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U844 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_732 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U845 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_733 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_366_fu_29227_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1278 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U846 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_734 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U847 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_735 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_367_fu_29269_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1279 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U848 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_736 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U849 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_737 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_368_fu_29311_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1280 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U850 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_738 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U851 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_739 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_369_fu_29353_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1281 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_740 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U853 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_741 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_370_fu_29395_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1282 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_742 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_743 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_371_fu_29437_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1283 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_744 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_745 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_372_fu_29479_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1284 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_746 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U859 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_747 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_373_fu_29521_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1285 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_748 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_749 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_374_fu_29563_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1286 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U862 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_750 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_751 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_375_fu_29605_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1287 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_752 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U865 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_753 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_376_fu_29647_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1288 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_754 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_755 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_377_fu_29689_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1289 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_756 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_757 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_378_fu_29731_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1290 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_758 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U871 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_759 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_379_fu_29773_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1291 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_760 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_761 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_380_fu_29815_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1292 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_762 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_763 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_381_fu_29857_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1293 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_764 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U877 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_765 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_382_fu_29899_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1294 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_766 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_767 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_383_fu_29941_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1295 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_768 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U881 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_769 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_384_fu_29983_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1296 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_770 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U883 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_771 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_385_fu_30025_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1297 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U884 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_772 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_773 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_386_fu_30067_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1298 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_774 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_775 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_387_fu_30109_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1299 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_776 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U889 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_777 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_388_fu_30151_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1300 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_778 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_779 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_389_fu_30193_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1301 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_780 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U893 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_781 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_390_fu_30235_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1302 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U894 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_782 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U895 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_783 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_391_fu_30277_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1303 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U896 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_784 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_785 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_392_fu_30319_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1304 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_786 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_787 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_393_fu_30361_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1305 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U900 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_788 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_789 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_394_fu_30403_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1306 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_790 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_791 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_395_fu_30445_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1307 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_792 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U905 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_793 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_396_fu_30487_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1308 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_794 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_795 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_397_fu_30529_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1309 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_796 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U909 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_797 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_398_fu_30571_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1310 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U910 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_798 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U911 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_799 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_399_fu_30613_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U1311 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 3600 BRAM 15600 URAM 0}} matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1316 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1317 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_13855_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2116 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1318 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1319 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_13897_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2117 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1320 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1321 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_2_fu_13939_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2118 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1322 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1323 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_3_fu_13981_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2119 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1324 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1325 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_4_fu_14023_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2120 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1326 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1327 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_5_fu_14065_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2121 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1328 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1329 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_6_fu_14107_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2122 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1330 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1331 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_7_fu_14149_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2123 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1332 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1333 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_8_fu_14191_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2124 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1334 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1335 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_9_fu_14233_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2125 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1336 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1337 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_10_fu_14275_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2126 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1338 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1339 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_11_fu_14317_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2127 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1340 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_24 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1341 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_12_fu_14359_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2128 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1342 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1343 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_13_fu_14401_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2129 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1344 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_28 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1345 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_29 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_14_fu_14443_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2130 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1346 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1347 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_31 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_15_fu_14485_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2131 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1348 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_32 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1349 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_33 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_16_fu_14527_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2132 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1350 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_34 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1351 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_35 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_17_fu_14569_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2133 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1352 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_36 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1353 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_37 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_18_fu_14611_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2134 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1354 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_38 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1355 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_39 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_19_fu_14653_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2135 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1356 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_40 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1357 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_41 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_20_fu_14695_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2136 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1358 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_42 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1359 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_43 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_21_fu_14737_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2137 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1360 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1361 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_22_fu_14779_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2138 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_46 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1363 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_47 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_23_fu_14821_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2139 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1364 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_48 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1365 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_24_fu_14863_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2140 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_50 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1367 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_51 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_25_fu_14905_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2141 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1368 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_52 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1369 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_53 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_26_fu_14947_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2142 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_54 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1371 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_55 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_27_fu_14989_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2143 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1372 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_56 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1373 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_57 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_28_fu_15031_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2144 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_58 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1375 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_59 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_29_fu_15073_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2145 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1376 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_60 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1377 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_61 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_30_fu_15115_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2146 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_62 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1379 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_63 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_31_fu_15157_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2147 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1380 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_64 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_65 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_32_fu_15199_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2148 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1382 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_66 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1383 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_67 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_33_fu_15241_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2149 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_68 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1385 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_69 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_34_fu_15283_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2150 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_70 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_71 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_35_fu_15325_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2151 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_72 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_36_fu_15367_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2152 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_74 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_75 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_37_fu_15409_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2153 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_76 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_77 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_38_fu_15451_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2154 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_78 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_79 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_39_fu_15493_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2155 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_80 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_81 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_40_fu_15535_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2156 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_82 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_83 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_41_fu_15577_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2157 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_84 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_85 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_42_fu_15619_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2158 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_86 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_87 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_43_fu_15661_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2159 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_88 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_89 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_44_fu_15703_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2160 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_90 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_91 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_45_fu_15745_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2161 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_92 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_93 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_46_fu_15787_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2162 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_94 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_95 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_47_fu_15829_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2163 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_96 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_97 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_48_fu_15871_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2164 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_98 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_99 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_49_fu_15913_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2165 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_100 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_101 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_50_fu_15955_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2166 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_102 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_103 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_51_fu_15997_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2167 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_104 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_105 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_52_fu_16039_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2168 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_106 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_107 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_53_fu_16081_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2169 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_108 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_109 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_54_fu_16123_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2170 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_110 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_111 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_55_fu_16165_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2171 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_112 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_113 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_56_fu_16207_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2172 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_114 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_115 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_57_fu_16249_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2173 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_116 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_117 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_58_fu_16291_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2174 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_118 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_119 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_59_fu_16333_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2175 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_120 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_121 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_60_fu_16375_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2176 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_122 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_123 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_61_fu_16417_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2177 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_124 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_125 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_62_fu_16459_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2178 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_126 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_127 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_63_fu_16501_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2179 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_128 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_129 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_64_fu_16543_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2180 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_130 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_131 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_65_fu_16585_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2181 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_132 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_133 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_66_fu_16627_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2182 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_134 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_135 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_67_fu_16669_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2183 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_136 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_137 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_68_fu_16711_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2184 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_139 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_69_fu_16753_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2185 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_140 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_141 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_70_fu_16795_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2186 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_142 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_143 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_71_fu_16837_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2187 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_144 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_145 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_72_fu_16879_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2188 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_146 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_147 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_73_fu_16921_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2189 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_148 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_149 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_74_fu_16963_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2190 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_150 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_151 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_75_fu_17005_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2191 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_152 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_153 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_76_fu_17047_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2192 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_154 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_155 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_77_fu_17089_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2193 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_156 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_157 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_78_fu_17131_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2194 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_158 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_159 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_79_fu_17173_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2195 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_160 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_161 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_80_fu_17215_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2196 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_162 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_163 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_81_fu_17257_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2197 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_164 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_165 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_82_fu_17299_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2198 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_166 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_167 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_83_fu_17341_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2199 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_168 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_169 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_84_fu_17383_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2200 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_170 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_171 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_85_fu_17425_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2201 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_172 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_173 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_86_fu_17467_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2202 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_174 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_175 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_87_fu_17509_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2203 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_176 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_177 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_88_fu_17551_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2204 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_178 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_179 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_89_fu_17593_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2205 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_180 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_181 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_90_fu_17635_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2206 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_182 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_183 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_91_fu_17677_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2207 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_184 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_185 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_92_fu_17719_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2208 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1502 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_186 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1503 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_187 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_93_fu_17761_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2209 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1504 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_188 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1505 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_189 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_94_fu_17803_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2210 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1506 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_190 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1507 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_191 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_95_fu_17845_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2211 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1508 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_192 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1509 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_193 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_96_fu_17887_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2212 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1510 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_194 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1511 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_195 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_97_fu_17929_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2213 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1512 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_196 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1513 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_197 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_98_fu_17971_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2214 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1514 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_198 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1515 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_199 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_99_fu_18013_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2215 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1516 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_200 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1517 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_201 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_100_fu_18055_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2216 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_202 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_203 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_101_fu_18097_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2217 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_204 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_205 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_102_fu_18139_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2218 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1522 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_206 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1523 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_207 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_103_fu_18181_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2219 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1524 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_208 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1525 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_209 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_104_fu_18223_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2220 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1526 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_210 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1527 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_211 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_105_fu_18265_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2221 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1528 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_212 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1529 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_213 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_106_fu_18307_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2222 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1530 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_214 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1531 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_215 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_107_fu_18349_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2223 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1532 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_216 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1533 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_217 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_108_fu_18391_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2224 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1534 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_218 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1535 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_219 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_109_fu_18433_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2225 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1536 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_220 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1537 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_221 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_110_fu_18475_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2226 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1538 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_222 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_223 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_111_fu_18517_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2227 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_224 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_225 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_112_fu_18559_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2228 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_226 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_227 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_113_fu_18601_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2229 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_228 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_229 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_114_fu_18643_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2230 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_230 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_231 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_115_fu_18685_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2231 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_232 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_233 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_116_fu_18727_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2232 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_234 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_235 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_117_fu_18769_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2233 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_236 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_237 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_118_fu_18811_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2234 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_238 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_239 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_119_fu_18853_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2235 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_240 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_241 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_120_fu_18895_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2236 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_242 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_243 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_121_fu_18937_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2237 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_244 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_245 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_122_fu_18979_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2238 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_246 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_247 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_123_fu_19021_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2239 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_248 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_124_fu_19063_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2240 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_250 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_251 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_125_fu_19105_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2241 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_252 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_253 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_126_fu_19147_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2242 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_254 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_255 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_127_fu_19189_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2243 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_256 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_257 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_128_fu_19231_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2244 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_259 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_129_fu_19273_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2245 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_260 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_261 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_130_fu_19315_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2246 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_262 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_263 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_131_fu_19357_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2247 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_264 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_265 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_132_fu_19399_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2248 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_266 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_267 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_133_fu_19441_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2249 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_268 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_269 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_134_fu_19483_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2250 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_270 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_271 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_135_fu_19525_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2251 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_272 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_273 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_136_fu_19567_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2252 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_274 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_275 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_137_fu_19609_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2253 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_276 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_277 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_138_fu_19651_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2254 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_278 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_279 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_139_fu_19693_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2255 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_280 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_281 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_140_fu_19735_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2256 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_282 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_283 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_141_fu_19777_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2257 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_284 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_285 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_142_fu_19819_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2258 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_286 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_287 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_143_fu_19861_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2259 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_288 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_289 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_144_fu_19903_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2260 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_290 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_291 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_145_fu_19945_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2261 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_292 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_293 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_146_fu_19987_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2262 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_294 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_295 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_147_fu_20029_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2263 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_296 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_297 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_148_fu_20071_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2264 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_298 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_299 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_149_fu_20113_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2265 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_300 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_301 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_150_fu_20155_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2266 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_302 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_303 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_151_fu_20197_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2267 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_304 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_305 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_152_fu_20239_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2268 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_306 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_307 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_153_fu_20281_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2269 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_308 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_309 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_154_fu_20323_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2270 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_310 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_311 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_155_fu_20365_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2271 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_312 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_313 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_156_fu_20407_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2272 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_314 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_315 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_157_fu_20449_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2273 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_316 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_317 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_158_fu_20491_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2274 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_318 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_319 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_159_fu_20533_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2275 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_320 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_321 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_160_fu_20575_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2276 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_322 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_323 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_161_fu_20617_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2277 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_324 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_325 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_162_fu_20659_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2278 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_326 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_327 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_163_fu_20701_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2279 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_328 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_329 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_164_fu_20743_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2280 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_330 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_331 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_165_fu_20785_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2281 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_332 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_333 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_166_fu_20827_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2282 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_334 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_335 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_167_fu_20869_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2283 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_336 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_337 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_168_fu_20911_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2284 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_338 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_339 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_169_fu_20953_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2285 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_340 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_341 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_170_fu_20995_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2286 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_342 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_343 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_171_fu_21037_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2287 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_344 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_345 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_172_fu_21079_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2288 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_346 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_347 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_173_fu_21121_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2289 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_348 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_349 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_174_fu_21163_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2290 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_350 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_351 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_175_fu_21205_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2291 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_352 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_353 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_176_fu_21247_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2292 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_354 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_355 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_177_fu_21289_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2293 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_356 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_357 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_178_fu_21331_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2294 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_358 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_359 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_179_fu_21373_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2295 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_360 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_361 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_180_fu_21415_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2296 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_362 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_363 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_181_fu_21457_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2297 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_364 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_365 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_182_fu_21499_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2298 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_366 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_367 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_183_fu_21541_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2299 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_368 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_369 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_184_fu_21583_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2300 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_370 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_371 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_185_fu_21625_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2301 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_372 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_373 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_186_fu_21667_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2302 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_374 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_375 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_187_fu_21709_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2303 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_376 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_377 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_188_fu_21751_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2304 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_378 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_379 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_189_fu_21793_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2305 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_380 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_381 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_190_fu_21835_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2306 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_382 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_383 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_191_fu_21877_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2307 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_384 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_385 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_192_fu_21919_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2308 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_386 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_387 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_193_fu_21961_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2309 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_388 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_389 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_194_fu_22003_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2310 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_390 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_391 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_195_fu_22045_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2311 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_392 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_393 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_196_fu_22087_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2312 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_394 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_395 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_197_fu_22129_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2313 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_396 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_397 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_198_fu_22171_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2314 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_398 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_399 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_199_fu_22213_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2315 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_400 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_401 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_200_fu_22255_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2316 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_402 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_403 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_201_fu_22297_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2317 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_404 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_405 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_202_fu_22339_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2318 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_406 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_407 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_203_fu_22381_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2319 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_408 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_409 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_204_fu_22423_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2320 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_410 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_411 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_205_fu_22465_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2321 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_412 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_413 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_206_fu_22507_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2322 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_414 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_415 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_207_fu_22549_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2323 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_416 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_417 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_208_fu_22591_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2324 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_418 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_419 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_209_fu_22633_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2325 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_420 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_421 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_210_fu_22675_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2326 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_422 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_423 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_211_fu_22717_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2327 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_424 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_425 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_212_fu_22759_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2328 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_426 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_427 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_213_fu_22801_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2329 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_428 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_429 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_214_fu_22843_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2330 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_430 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_431 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_215_fu_22885_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2331 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_432 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_433 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_216_fu_22927_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2332 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_434 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_435 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_217_fu_22969_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2333 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_436 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_437 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_218_fu_23011_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2334 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_438 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_439 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_219_fu_23053_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2335 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_440 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_441 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_220_fu_23095_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2336 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_442 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_443 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_221_fu_23137_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2337 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_444 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_445 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_222_fu_23179_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2338 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_446 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_447 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_223_fu_23221_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2339 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_448 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_449 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_224_fu_23263_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2340 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_450 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_451 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_225_fu_23305_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2341 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_452 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_453 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_226_fu_23347_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2342 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_454 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_455 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_227_fu_23389_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2343 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_456 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_457 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_228_fu_23431_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2344 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_458 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_459 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_229_fu_23473_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2345 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_460 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_461 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_230_fu_23515_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2346 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_462 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1779 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_463 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_231_fu_23557_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2347 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_464 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_465 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_232_fu_23599_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2348 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_466 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_467 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_233_fu_23641_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2349 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_468 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_469 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_234_fu_23683_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2350 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1786 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_470 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1787 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_471 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_235_fu_23725_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2351 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_472 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_473 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_236_fu_23767_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2352 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_474 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1791 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_475 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_237_fu_23809_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2353 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1792 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_476 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1793 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_477 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_238_fu_23851_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2354 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1794 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_478 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1795 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_479 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_239_fu_23893_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2355 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1796 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_480 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1797 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_481 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_240_fu_23935_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2356 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1798 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_482 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1799 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_483 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_241_fu_23977_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2357 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1800 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_484 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1801 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_485 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_242_fu_24019_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2358 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1802 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_486 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1803 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_487 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_243_fu_24061_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2359 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1804 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_488 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1805 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_489 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_244_fu_24103_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2360 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1806 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_490 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1807 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_491 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_245_fu_24145_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2361 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1808 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_492 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1809 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_493 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_246_fu_24187_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2362 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1810 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_494 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1811 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_495 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_247_fu_24229_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2363 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1812 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_496 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1813 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_497 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_248_fu_24271_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2364 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1814 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_498 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1815 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_499 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_249_fu_24313_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2365 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1816 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_500 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1817 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_501 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_250_fu_24355_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2366 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1818 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_502 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1819 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_503 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_251_fu_24397_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2367 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1820 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_504 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1821 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_505 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_252_fu_24439_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2368 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1822 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_506 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1823 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_507 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_253_fu_24481_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2369 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1824 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_508 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1825 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_509 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_254_fu_24523_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2370 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1826 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_510 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1827 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_511 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_255_fu_24565_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2371 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1828 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_512 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1829 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_513 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_256_fu_24607_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2372 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1830 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_514 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1831 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_515 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_257_fu_24649_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2373 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1832 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_516 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1833 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_517 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_258_fu_24691_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2374 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1834 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_518 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1835 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_519 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_259_fu_24733_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2375 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1836 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_520 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1837 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_521 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_260_fu_24775_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2376 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1838 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_522 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1839 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_523 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_261_fu_24817_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2377 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1840 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_524 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1841 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_525 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_262_fu_24859_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2378 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1842 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_526 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1843 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_527 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_263_fu_24901_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2379 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1844 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_528 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1845 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_529 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_264_fu_24943_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2380 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1846 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_530 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1847 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_531 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_265_fu_24985_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2381 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1848 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_532 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1849 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_533 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_266_fu_25027_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2382 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1850 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_534 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1851 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_535 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_267_fu_25069_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2383 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_536 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1853 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_537 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_268_fu_25111_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2384 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_538 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_539 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_269_fu_25153_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2385 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_540 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_541 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_270_fu_25195_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2386 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_542 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1859 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_543 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_271_fu_25237_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2387 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_544 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_545 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_272_fu_25279_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2388 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1862 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_546 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_547 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_273_fu_25321_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2389 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_548 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1865 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_549 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_274_fu_25363_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2390 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_550 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_551 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_275_fu_25405_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2391 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_552 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_553 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_276_fu_25447_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2392 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_554 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1871 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_555 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_277_fu_25489_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2393 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_556 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_557 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_278_fu_25531_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2394 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_558 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_559 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_279_fu_25573_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2395 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_560 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1877 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_561 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_280_fu_25615_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2396 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_562 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_563 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_281_fu_25657_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2397 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_564 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1881 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_565 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_282_fu_25699_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2398 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_566 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1883 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_567 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_283_fu_25741_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2399 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1884 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_569 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_284_fu_25783_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2400 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_570 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_571 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_285_fu_25825_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2401 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_572 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1889 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_573 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_286_fu_25867_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2402 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_574 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_575 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_287_fu_25909_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2403 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_576 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1893 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_577 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_288_fu_25951_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2404 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1894 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_578 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1895 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_579 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_289_fu_25993_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2405 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1896 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_580 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_581 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_290_fu_26035_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2406 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_582 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_583 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_291_fu_26077_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2407 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1900 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_584 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_585 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_292_fu_26119_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2408 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_586 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_587 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_293_fu_26161_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2409 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_588 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1905 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_589 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_294_fu_26203_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2410 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_590 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_591 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_295_fu_26245_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2411 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_592 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1909 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_593 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_296_fu_26287_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2412 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1910 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_594 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1911 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_595 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_297_fu_26329_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2413 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1912 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_596 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1913 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_597 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_298_fu_26371_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2414 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1914 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_598 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1915 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_599 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_299_fu_26413_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2415 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1916 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_600 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1917 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_601 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_300_fu_26455_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2416 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1918 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_602 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1919 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_603 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_301_fu_26497_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2417 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1920 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_604 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1921 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_605 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_302_fu_26539_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2418 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1922 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_606 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1923 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_607 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_303_fu_26581_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2419 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1924 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_608 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1925 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_609 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_304_fu_26623_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2420 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1926 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_610 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1927 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_611 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_305_fu_26665_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2421 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1928 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_612 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1929 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_613 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_306_fu_26707_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2422 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1930 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_614 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1931 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_615 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_307_fu_26749_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2423 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1932 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_616 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1933 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_617 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_308_fu_26791_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2424 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1934 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_618 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1935 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_619 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_309_fu_26833_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2425 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1936 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_620 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1937 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_621 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_310_fu_26875_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2426 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1938 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_622 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1939 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_623 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_311_fu_26917_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2427 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1940 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_624 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1941 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_625 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_312_fu_26959_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2428 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1942 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_626 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1943 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_627 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_313_fu_27001_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2429 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1944 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_628 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1945 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_629 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_314_fu_27043_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2430 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1946 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_630 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1947 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_631 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_315_fu_27085_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2431 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1948 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_632 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1949 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_633 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_316_fu_27127_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2432 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1950 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_634 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1951 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_635 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_317_fu_27169_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2433 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1952 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_636 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1953 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_637 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_318_fu_27211_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2434 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1954 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_638 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1955 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_639 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_319_fu_27253_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2435 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1956 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_640 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1957 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_641 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_320_fu_27295_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2436 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1958 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_642 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1959 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_643 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_321_fu_27337_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2437 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1960 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_644 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1961 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_645 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_322_fu_27379_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2438 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1962 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_646 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1963 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_647 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_323_fu_27421_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2439 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1964 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_648 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1965 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_649 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_324_fu_27463_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2440 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1966 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_650 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1967 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_651 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_325_fu_27505_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2441 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1968 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_652 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1969 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_653 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_326_fu_27547_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2442 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1970 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_654 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1971 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_655 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_327_fu_27589_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2443 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1972 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_656 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1973 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_657 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_328_fu_27631_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2444 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1974 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_658 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1975 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_659 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_329_fu_27673_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2445 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1976 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_660 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1977 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_661 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_330_fu_27715_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2446 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1978 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_662 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1979 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_663 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_331_fu_27757_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2447 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1980 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_664 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1981 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_665 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_332_fu_27799_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2448 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1982 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_666 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1983 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_667 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_333_fu_27841_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2449 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1984 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_668 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1985 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_669 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_334_fu_27883_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2450 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1986 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_670 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1987 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_671 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_335_fu_27925_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2451 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1988 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_672 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1989 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_673 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_336_fu_27967_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2452 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1990 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_674 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1991 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_675 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_337_fu_28009_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2453 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1992 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_676 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1993 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_677 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_338_fu_28051_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2454 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1994 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_678 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1995 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_679 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_339_fu_28093_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2455 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1996 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_680 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1997 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_681 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_340_fu_28135_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2456 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1998 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_682 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U1999 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_683 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_341_fu_28177_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2457 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2000 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_684 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2001 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_685 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_342_fu_28219_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2458 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2002 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_686 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2003 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_687 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_343_fu_28261_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2459 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2004 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_688 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2005 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_689 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_344_fu_28303_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2460 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2006 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_690 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2007 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_691 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_345_fu_28345_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2461 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2008 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_692 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2009 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_693 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_346_fu_28387_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2462 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2010 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_694 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2011 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_695 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_347_fu_28429_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2463 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2012 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_696 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2013 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_697 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_348_fu_28471_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2464 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2014 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_698 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2015 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_699 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_349_fu_28513_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2465 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2016 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_700 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2017 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_701 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_350_fu_28555_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2466 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2018 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_702 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2019 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_703 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_351_fu_28597_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2467 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2020 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_704 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2021 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_705 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_352_fu_28639_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2468 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2022 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_706 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2023 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_707 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_353_fu_28681_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2469 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2024 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_708 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2025 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_709 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_354_fu_28723_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2470 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2026 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_710 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2027 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_711 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_355_fu_28765_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2471 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2028 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_712 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2029 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_713 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_356_fu_28807_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2472 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2030 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_714 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2031 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_715 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_357_fu_28849_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2473 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2032 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_716 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2033 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_717 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_358_fu_28891_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2474 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2034 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_718 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2035 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_719 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_359_fu_28933_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2475 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2036 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_720 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2037 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_721 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_360_fu_28975_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2476 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2038 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_722 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2039 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_723 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_361_fu_29017_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2477 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2040 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_724 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2041 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_725 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_362_fu_29059_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2478 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2042 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_726 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2043 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_727 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_363_fu_29101_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2479 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2044 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_728 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2045 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_729 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_364_fu_29143_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2480 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2046 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_730 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2047 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_731 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_365_fu_29185_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2481 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2048 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_732 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2049 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_733 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_366_fu_29227_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2482 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2050 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_734 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2051 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_735 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_367_fu_29269_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2483 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2052 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_736 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2053 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_737 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_368_fu_29311_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2484 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2054 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_738 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2055 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_739 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_369_fu_29353_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2485 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2056 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_740 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2057 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_741 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_370_fu_29395_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2486 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2058 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_742 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2059 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_743 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_371_fu_29437_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2487 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2060 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_744 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2061 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_745 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_372_fu_29479_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2488 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2062 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_746 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2063 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_747 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_373_fu_29521_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2489 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2064 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_748 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2065 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_749 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_374_fu_29563_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2490 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2066 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_750 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2067 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_751 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_375_fu_29605_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2491 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2068 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_752 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2069 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_753 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_376_fu_29647_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2492 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2070 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_754 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2071 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_755 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_377_fu_29689_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2493 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2072 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_756 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2073 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_757 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_378_fu_29731_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2494 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2074 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_758 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2075 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_759 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_379_fu_29773_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2495 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2076 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_760 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2077 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_761 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_380_fu_29815_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2496 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2078 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_762 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2079 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_763 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_381_fu_29857_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2497 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2080 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_764 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2081 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_765 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_382_fu_29899_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2498 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2082 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_766 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2083 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_767 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_383_fu_29941_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2499 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2084 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_768 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2085 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_769 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_384_fu_29983_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2500 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2086 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_770 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2087 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_771 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_385_fu_30025_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2501 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2088 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_772 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2089 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_773 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_386_fu_30067_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2502 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2090 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_774 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2091 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_775 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_387_fu_30109_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2503 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2092 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_776 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2093 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_777 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_388_fu_30151_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2504 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2094 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_778 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2095 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_779 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_389_fu_30193_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2505 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2096 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_780 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2097 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_781 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_390_fu_30235_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2506 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2098 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_782 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2099 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_783 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_391_fu_30277_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2507 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2100 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_784 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2101 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_785 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_392_fu_30319_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2508 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2102 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_786 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2103 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_787 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_393_fu_30361_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2509 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2104 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_788 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2105 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_789 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_394_fu_30403_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2510 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2106 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_790 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2107 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_791 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_395_fu_30445_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2511 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2108 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_792 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2109 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_793 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_396_fu_30487_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2512 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2110 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_794 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2111 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_795 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_397_fu_30529_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2513 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2112 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_796 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2113 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_797 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_398_fu_30571_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2514 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2114 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_798 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_46_1_1_U2115 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_799 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_399_fu_30613_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:98 VARIABLE add_ln98_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_21ns_37_1_1_U2515 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:100 VARIABLE mul_ln100_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 3600 BRAM 15600 URAM 0}} matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1599 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1600 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1601 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2522 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1602 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2523 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1603 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2524 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1604 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2525 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1605 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2526 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1606 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2527 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1607 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2528 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1608 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2529 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1609 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2530 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1610 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2531 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1611 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2532 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1612 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2533 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1613 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2534 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1614 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2535 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1615 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2536 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1616 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2537 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1617 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_768_fu_17508_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2538 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1618 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1619 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1620 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1621 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1622 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1623 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1624 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1625 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1626 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1627 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1628 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1629 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1630 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1631 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1632 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1633 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1634 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1635 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1636 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1637 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_787_fu_17602_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1638 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1639 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1640 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1641 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1642 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1643 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1644 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1645 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1646 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1647 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1648 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1649 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1650 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1651 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1652 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1653 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1654 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1655 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1656 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1657 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_806_fu_17696_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1658 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1659 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1660 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1661 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1662 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1663 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1664 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1665 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1666 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1667 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1668 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1669 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1670 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1671 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1672 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1673 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1674 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1675 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1676 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1677 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_825_fu_17790_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_825 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1678 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1679 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1680 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1681 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1682 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1683 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1684 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1685 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1686 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1687 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1688 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1689 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1690 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1691 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1692 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1693 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1694 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1695 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1696 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1697 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_844_fu_17884_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_844 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1698 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1699 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1700 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1701 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1702 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1703 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1704 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1705 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1706 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1707 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1708 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1709 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1710 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1711 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1712 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1713 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1714 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1715 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1716 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1717 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_863_fu_17978_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_863 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1718 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1719 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1720 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1721 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1722 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1723 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1724 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1725 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1726 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1727 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1728 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1729 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1730 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1731 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1732 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1733 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1734 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1735 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1736 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1737 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_882_fu_18072_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_882 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1738 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1739 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1740 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1741 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1742 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1743 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1744 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1745 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1746 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1747 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1748 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1749 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1750 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1751 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1752 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1753 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1754 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1755 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1756 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1757 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_901_fu_18166_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_901 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1758 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1759 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1760 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1761 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1762 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1763 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1764 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1765 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1766 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1767 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1768 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1769 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1770 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1771 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1772 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1773 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1774 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1775 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1776 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1777 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_920_fu_18260_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_920 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1778 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1779 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1780 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1781 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1782 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1783 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1784 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1785 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1786 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1787 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1788 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1789 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1790 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1791 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1792 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1793 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1794 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1795 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1796 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1797 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_939_fu_18354_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_939 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1798 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1799 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1800 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1801 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1802 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1803 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1804 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1805 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1806 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1807 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1808 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1809 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1810 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1811 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1812 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1813 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1814 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1815 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1816 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1817 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_958_fu_18448_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_958 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1818 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1819 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1820 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1821 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1822 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1823 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1824 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1825 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1826 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1827 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1828 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1829 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1830 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1831 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1832 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1833 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1834 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1835 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1836 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1837 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_977_fu_18542_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_977 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1838 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1839 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1840 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1841 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1842 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1843 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1844 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1845 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1846 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1847 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1848 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1849 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1850 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1851 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1852 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1853 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1854 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1855 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1856 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1857 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_996_fu_18636_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1858 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2779 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1859 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1860 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1861 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1862 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1863 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1864 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1865 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2786 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1866 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2787 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1867 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1868 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1869 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1870 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2791 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1871 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2792 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1872 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2793 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1873 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2794 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1874 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2795 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1875 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2796 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1876 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2797 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1877 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1015_fu_18730_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2798 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1878 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2799 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1879 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2800 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1880 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2801 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1881 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2802 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1882 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2803 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1883 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2804 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1884 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2805 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1885 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2806 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1886 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2807 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1887 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2808 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1888 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2809 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1889 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2810 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1890 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2811 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1891 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2812 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1892 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2813 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1893 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2814 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1894 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2815 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1895 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2816 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1896 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2817 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1897 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1034_fu_18824_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2818 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1898 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2819 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1899 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2820 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1900 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2821 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1901 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2822 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1902 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2823 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1903 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2824 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1904 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2825 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1905 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2826 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1906 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2827 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1907 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2828 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1908 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2829 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1909 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2830 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1910 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2831 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1911 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2832 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1912 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2833 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1913 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2834 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1914 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2835 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1915 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2836 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1916 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2837 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1917 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1053_fu_18918_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2838 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1918 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2839 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1919 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2840 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1920 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2841 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1921 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2842 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1922 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2843 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1923 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2844 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1924 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2845 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1925 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2846 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1926 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2847 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1927 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2848 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1928 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2849 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1929 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2850 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1930 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2851 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1931 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1932 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2853 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1933 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1934 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1935 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1936 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1937 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1072_fu_19012_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1938 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2859 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1939 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1940 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1941 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2862 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1942 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1943 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1944 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2865 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1945 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1946 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1947 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1948 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1949 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1950 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2871 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1951 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1952 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1953 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1954 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1955 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1956 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2877 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1957 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1091_fu_19106_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1091 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1958 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1959 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1960 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2881 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1961 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1962 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2883 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1963 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2884 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1964 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1965 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1966 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1967 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1968 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2889 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1969 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1970 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1971 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1972 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2893 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1973 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2894 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1974 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2895 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1975 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2896 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1976 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1977 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1110_fu_19200_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1978 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1979 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2900 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1980 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1981 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1982 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1983 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1984 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2905 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1985 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1986 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1987 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1988 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2909 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1989 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2910 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1990 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2911 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1991 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2912 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1992 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2913 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1993 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2914 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1994 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2915 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1995 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2916 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1996 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2917 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1997 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1129_fu_19294_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2918 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1998 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2919 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1999 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2920 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2000 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2921 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2001 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2922 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2002 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2923 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2003 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2924 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2004 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2925 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2005 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2926 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2006 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2927 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2007 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2928 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2008 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2929 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2009 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2930 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2010 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2931 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2011 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2932 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2012 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2933 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2013 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2934 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2014 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2935 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2015 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2936 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2016 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2937 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2017 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1148_fu_19388_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2938 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2018 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2939 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2019 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2940 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2020 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2941 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2021 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2942 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2022 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2943 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2023 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2944 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2024 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2945 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2025 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2946 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2026 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2947 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2027 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2948 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2028 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2949 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2029 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2950 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2030 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2951 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2031 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2952 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2032 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2953 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2033 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2954 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2034 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2955 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2035 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2956 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2036 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2957 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2037 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1167_fu_19482_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2958 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2038 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2959 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2039 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2960 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2040 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2961 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2041 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2962 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2042 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2963 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2043 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2964 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2044 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2965 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2045 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2966 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2046 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2967 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2047 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2968 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2048 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2969 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2049 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2970 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2050 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2971 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2051 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2972 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2052 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2973 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2053 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2974 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2054 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2975 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2055 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2976 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2056 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2977 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2057 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1186_fu_19576_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2978 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2058 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2979 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2059 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2980 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2060 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2981 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2061 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2982 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2062 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2983 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2063 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2984 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2064 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2985 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2065 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2986 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2066 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2987 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2067 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2988 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2068 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2989 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2069 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2990 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2070 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2991 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2071 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2992 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2072 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2993 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2073 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2994 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2074 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2995 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2075 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2996 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2076 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2997 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2077 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1205_fu_19670_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2998 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2078 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U2999 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2079 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3000 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2080 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3001 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2081 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3002 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2082 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3003 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2083 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3004 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2084 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3005 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2085 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3006 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2086 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3007 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2087 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3008 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2088 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3009 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2089 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3010 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2090 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3011 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2091 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3012 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2092 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3013 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2093 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3014 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2094 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3015 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2095 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3016 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2096 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3017 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2097 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1224_fu_19764_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3018 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2098 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3019 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2099 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3020 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2100 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3021 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2101 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3022 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2102 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3023 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2103 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3024 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2104 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3025 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2105 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3026 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2106 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3027 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2107 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3028 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2108 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3029 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2109 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3030 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2110 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3031 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2111 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3032 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2112 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3033 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2113 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3034 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2114 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3035 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2115 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3036 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2116 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3037 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2117 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1243_fu_19858_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3038 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2118 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3039 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2119 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3040 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2120 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3041 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2121 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3042 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2122 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3043 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2123 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3044 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2124 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3045 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2125 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3046 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2126 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3047 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2127 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3048 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2128 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3049 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2129 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3050 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2130 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3051 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2131 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3052 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2132 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3053 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2133 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3054 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2134 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3055 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2135 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3056 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2136 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3057 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2137 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1262_fu_19952_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3058 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3059 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2139 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3060 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2140 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3061 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2141 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3062 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2142 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3063 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2143 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3064 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2144 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3065 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2145 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3066 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2146 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3067 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2147 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3068 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2148 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3069 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2149 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3070 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2150 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3071 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2151 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3072 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2152 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3073 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2153 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3074 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2154 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3075 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2155 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3076 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2156 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3077 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2157 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1281_fu_20046_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3078 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2158 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3079 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2159 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3080 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2160 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3081 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2161 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3082 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2162 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3083 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2163 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3084 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2164 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3085 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2165 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3086 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2166 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3087 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2167 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3088 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2168 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3089 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2169 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3090 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2170 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3091 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2171 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3092 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2172 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3093 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2173 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3094 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2174 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3095 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2175 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3096 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2176 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3097 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2177 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1300_fu_20140_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3098 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2178 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3099 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2179 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3100 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2180 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3101 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2181 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3102 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2182 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3103 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2183 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3104 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2184 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3105 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2185 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3106 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2186 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3107 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2187 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3108 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2188 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3109 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2189 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3110 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2190 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3111 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2191 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3112 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2192 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3113 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2193 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3114 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2194 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3115 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2195 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3116 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2196 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3117 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2197 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1319_fu_20234_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3118 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2198 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3119 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2199 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3120 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2200 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3121 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2201 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3122 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2202 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3123 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2203 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3124 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2204 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3125 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2205 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3126 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2206 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3127 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2207 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3128 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2208 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3129 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2209 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3130 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2210 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3131 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2211 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3132 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2212 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3133 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2213 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3134 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2214 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3135 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2215 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3136 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2216 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3137 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2217 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1338_fu_20328_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3138 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2218 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3139 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2219 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3140 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2220 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3141 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2221 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3142 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2222 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3143 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2223 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3144 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2224 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3145 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2225 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3146 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2226 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3147 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2227 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3148 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2228 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3149 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2229 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3150 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2230 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3151 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2231 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3152 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2232 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3153 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2233 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3154 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2234 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3155 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2235 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3156 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2236 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3157 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2237 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1357_fu_20422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3158 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2238 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3159 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2239 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3160 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2240 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3161 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2241 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3162 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2242 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3163 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2243 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3164 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2244 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3165 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2245 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3166 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2246 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3167 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2247 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3168 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2248 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3169 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3170 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2250 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3171 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2251 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3172 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2252 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3173 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2253 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3174 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2254 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3175 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2255 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3176 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2256 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3177 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2257 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1376_fu_20516_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3178 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3179 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2259 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3180 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2260 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2261 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2262 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3183 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2263 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3184 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2264 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3185 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2265 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3186 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2266 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3187 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2267 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3188 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2268 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3189 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2269 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3190 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2270 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3191 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2271 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3192 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2272 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3193 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2273 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3194 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2274 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3195 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2275 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3196 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2276 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3197 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2277 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1395_fu_20610_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3198 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2278 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3199 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2279 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3200 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2280 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3201 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2281 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3202 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2282 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3203 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2283 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3204 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2284 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3205 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2285 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3206 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2286 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3207 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2287 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3208 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2288 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3209 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2289 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3210 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2290 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3211 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2291 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3212 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2292 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3213 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2293 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3214 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2294 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3215 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2295 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3216 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2296 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3217 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2297 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1414_fu_20704_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3218 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2298 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3219 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2299 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3220 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2300 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3221 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2301 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3222 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2302 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3223 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2303 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3224 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2304 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3225 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2305 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3226 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2306 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3227 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2307 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3228 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2308 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3229 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2309 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3230 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2310 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3231 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2311 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3232 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2312 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3233 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2313 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3234 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2314 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3235 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2315 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3236 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2316 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3237 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2317 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1433_fu_20798_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3238 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2318 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3239 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2319 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3240 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2320 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3241 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2321 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3242 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2322 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3243 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2323 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3244 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2324 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3245 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2325 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3246 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2326 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3247 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2327 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3248 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2328 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3249 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2329 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3250 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2330 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3251 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2331 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3252 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2332 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3253 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2333 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3254 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2334 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3255 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2335 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3256 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2336 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3257 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2337 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1452_fu_20892_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3258 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2338 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3259 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2339 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3260 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2340 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3261 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2341 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3262 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2342 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3263 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2343 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3264 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2344 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3265 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2345 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3266 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2346 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3267 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2347 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3268 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2348 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3269 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2349 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3270 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2350 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3271 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2351 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3272 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2352 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3273 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2353 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3274 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2354 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3275 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2355 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3276 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2356 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3277 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2357 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1471_fu_20986_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3278 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2358 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3279 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2359 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3280 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2360 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3281 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2361 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3282 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2362 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3283 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2363 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3284 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2364 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3285 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2365 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3286 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2366 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3287 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2367 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3288 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2368 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3289 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2369 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3290 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2370 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3291 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2371 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3292 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2372 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3293 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2373 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3294 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2374 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3295 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2375 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3296 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2376 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3297 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2377 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1490_fu_21080_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3298 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2378 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3299 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2379 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3300 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2380 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3301 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2381 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3302 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2382 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3303 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2383 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3304 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2384 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3305 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2385 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3306 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2386 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3307 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2387 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3308 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2388 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3309 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2389 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3310 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2390 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3311 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2391 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3312 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2392 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3313 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2393 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3314 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2394 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3315 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2395 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3316 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2396 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3317 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2397 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1509_fu_21174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_1509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3200 BRAM 0 URAM 0}} matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_800 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_801 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_802 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_803 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_804 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_805 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_806 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_807 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_808 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_809 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_810 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_811 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_812 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_813 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_814 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_815 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_816 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_817 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_818 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_9_fu_17508_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_819 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_820 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_821 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_822 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_823 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_824 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_825 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_826 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_827 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_828 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_829 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_830 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_831 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_832 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_833 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_834 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_835 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_836 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_837 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_838 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_28_fu_17602_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_839 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_840 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_841 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_842 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_843 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_844 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_845 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_846 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_847 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_848 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_849 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_850 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_851 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_852 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_853 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_854 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_855 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3779 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_856 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_857 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_858 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_47_fu_17696_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_859 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_860 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_861 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_862 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3786 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_863 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3787 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_864 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_865 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_866 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_867 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3791 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_868 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3792 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_869 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3793 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_870 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3794 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_871 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3795 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_872 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3796 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_873 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3797 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_874 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3798 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_875 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3799 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_876 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3800 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_877 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3801 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_878 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_66_fu_17790_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3802 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_879 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3803 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_880 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3804 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_881 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3805 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_882 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3806 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_883 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3807 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_884 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3808 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_885 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3809 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_886 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3810 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_887 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3811 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_888 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3812 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_889 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3813 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_890 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3814 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_891 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3815 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_892 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3816 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_893 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3817 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_894 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3818 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_895 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3819 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_896 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3820 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_897 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3821 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_898 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_85_fu_17884_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3822 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_899 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3823 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_900 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3824 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_901 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3825 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_902 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3826 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_903 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3827 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_904 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3828 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_905 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3829 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_906 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3830 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_907 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3831 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_908 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3832 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_909 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3833 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_910 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3834 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_911 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3835 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_912 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3836 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_913 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3837 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_914 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3838 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_915 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3839 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_916 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3840 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_917 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3841 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_918 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_104_fu_17978_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3842 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_919 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3843 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_920 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3844 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_921 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3845 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_922 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3846 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_923 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3847 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_924 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3848 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_925 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3849 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_926 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3850 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_927 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3851 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_928 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_929 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3853 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_930 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_931 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_932 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_933 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_934 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_935 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3859 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_936 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_937 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_938 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_123_fu_18072_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3862 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_939 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_940 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_941 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3865 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_942 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_943 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_944 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_945 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_946 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_947 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3871 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_948 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_949 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_950 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_951 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_952 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_953 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3877 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_954 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_955 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_956 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_957 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3881 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_958 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_142_fu_18166_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_959 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3883 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_960 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3884 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_961 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_962 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_963 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_964 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_965 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3889 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_966 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_967 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_968 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_969 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3893 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_970 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3894 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_971 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3895 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_972 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3896 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_973 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_974 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_975 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_976 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3900 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_977 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_978 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_161_fu_18260_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_979 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_980 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_981 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3905 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_982 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_983 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_984 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_985 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3909 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_986 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3910 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_987 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3911 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_988 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3912 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_989 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3913 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_990 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3914 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_991 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3915 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_992 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3916 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_993 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3917 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_994 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3918 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_995 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3919 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_996 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3920 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_997 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3921 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_998 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_180_fu_18354_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3922 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_999 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3923 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1000 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3924 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1001 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3925 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1002 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3926 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1003 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3927 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1004 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3928 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1005 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3929 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1006 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3930 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1007 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3931 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1008 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3932 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1009 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3933 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1010 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3934 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1011 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3935 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1012 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3936 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1013 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3937 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1014 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3938 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1015 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3939 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1016 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3940 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1017 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3941 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1018 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_199_fu_18448_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3942 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1019 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3943 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1020 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3944 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1021 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3945 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1022 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3946 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1023 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3947 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1024 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3948 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1025 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3949 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1026 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3950 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1027 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3951 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1028 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3952 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1029 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3953 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1030 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3954 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1031 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3955 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1032 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3956 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1033 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3957 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1034 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3958 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1035 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3959 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1036 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3960 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1037 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3961 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1038 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_218_fu_18542_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3962 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1039 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3963 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1040 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3964 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1041 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3965 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1042 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3966 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1043 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3967 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1044 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3968 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1045 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3969 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1046 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3970 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1047 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3971 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1048 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3972 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1049 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3973 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1050 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3974 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1051 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3975 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1052 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3976 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1053 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3977 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1054 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3978 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1055 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3979 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1056 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3980 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1057 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3981 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1058 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_237_fu_18636_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3982 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1059 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3983 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1060 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3984 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1061 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3985 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1062 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3986 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1063 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3987 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1064 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3988 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1065 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3989 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1066 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3990 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1067 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3991 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1068 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3992 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1069 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3993 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1070 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3994 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1071 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3995 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1072 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3996 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1073 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3997 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1074 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3998 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1075 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U3999 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1076 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4000 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1077 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4001 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1078 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_256_fu_18730_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4002 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1079 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4003 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1080 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4004 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1081 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4005 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1082 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4006 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1083 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4007 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1084 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4008 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1085 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4009 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1086 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4010 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1087 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4011 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1088 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4012 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1089 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4013 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1090 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4014 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1091 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4015 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1092 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4016 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1093 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4017 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1094 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4018 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1095 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4019 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1096 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4020 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1097 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4021 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1098 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_275_fu_18824_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4022 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1099 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4023 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1100 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4024 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1101 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4025 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1102 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4026 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1103 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4027 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1104 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4028 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1105 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4029 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1106 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4030 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1107 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4031 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1108 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4032 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1109 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4033 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1110 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4034 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1111 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4035 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1112 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4036 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1113 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4037 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1114 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4038 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1115 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4039 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1116 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4040 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1117 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4041 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1118 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_294_fu_18918_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4042 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1119 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4043 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1120 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4044 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1121 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4045 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1122 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4046 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1123 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4047 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1124 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4048 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1125 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4049 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1126 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4050 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1127 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4051 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1128 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4052 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1129 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4053 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1130 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4054 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1131 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4055 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1132 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4056 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1133 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4057 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1134 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4058 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1135 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4059 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1136 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4060 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1137 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4061 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_313_fu_19012_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4062 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1139 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4063 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1140 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4064 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1141 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4065 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1142 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4066 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1143 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4067 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1144 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4068 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1145 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4069 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1146 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4070 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1147 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4071 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1148 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4072 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1149 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4073 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1150 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4074 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1151 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4075 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1152 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4076 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1153 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4077 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1154 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4078 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1155 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4079 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1156 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4080 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1157 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4081 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1158 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_332_fu_19106_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4082 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1159 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4083 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1160 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4084 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1161 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4085 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1162 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4086 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1163 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4087 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1164 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4088 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1165 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4089 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1166 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4090 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1167 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4091 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1168 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4092 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1169 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4093 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1170 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4094 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1171 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4095 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1172 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4096 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1173 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4097 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1174 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4098 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1175 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4099 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1176 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4100 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1177 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4101 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1178 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_351_fu_19200_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4102 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1179 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4103 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1180 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4104 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1181 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4105 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1182 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4106 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1183 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4107 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1184 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4108 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1185 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4109 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1186 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4110 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1187 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4111 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1188 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4112 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1189 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4113 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1190 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4114 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1191 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4115 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1192 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4116 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1193 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4117 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1194 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4118 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1195 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4119 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1196 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4120 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1197 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4121 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1198 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_370_fu_19294_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4122 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1199 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4123 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1200 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4124 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1201 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4125 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1202 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4126 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1203 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4127 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1204 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4128 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1205 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4129 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1206 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4130 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1207 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4131 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1208 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4132 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1209 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4133 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1210 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4134 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1211 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4135 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1212 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4136 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1213 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4137 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1214 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4138 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1215 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4139 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1216 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4140 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1217 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4141 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1218 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_389_fu_19388_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4142 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1219 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4143 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1220 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4144 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1221 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4145 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1222 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4146 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1223 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4147 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1224 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4148 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1225 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4149 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1226 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4150 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1227 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4151 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1228 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4152 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1229 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4153 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1230 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4154 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1231 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4155 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1232 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4156 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1233 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4157 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1234 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4158 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1235 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4159 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1236 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4160 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1237 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4161 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1238 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_408_fu_19482_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4162 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1239 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4163 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1240 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4164 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1241 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4165 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1242 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4166 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1243 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4167 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1244 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4168 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1245 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4169 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1246 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4170 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1247 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4171 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1248 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4172 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4173 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1250 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4174 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1251 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4175 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1252 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4176 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1253 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4177 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1254 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4178 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1255 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4179 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1256 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4180 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1257 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_427_fu_19576_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1259 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4183 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1260 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4184 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1261 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4185 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1262 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4186 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1263 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4187 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1264 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4188 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1265 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4189 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1266 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4190 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1267 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4191 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1268 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4192 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1269 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4193 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1270 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4194 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1271 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4195 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1272 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4196 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1273 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4197 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1274 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4198 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1275 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4199 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1276 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4200 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1277 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4201 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1278 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_446_fu_19670_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4202 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1279 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4203 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1280 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4204 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1281 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4205 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1282 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4206 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1283 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4207 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1284 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4208 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1285 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4209 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1286 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4210 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1287 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4211 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1288 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4212 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1289 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4213 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1290 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4214 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1291 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4215 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1292 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4216 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1293 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4217 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1294 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4218 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1295 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4219 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1296 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4220 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1297 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4221 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1298 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_465_fu_19764_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4222 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1299 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4223 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1300 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4224 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1301 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4225 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1302 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4226 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1303 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4227 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1304 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4228 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1305 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4229 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1306 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4230 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1307 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4231 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1308 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4232 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1309 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4233 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1310 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4234 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1311 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4235 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1312 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4236 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1313 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4237 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1314 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4238 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1315 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4239 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1316 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4240 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1317 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4241 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1318 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_484_fu_19858_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4242 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1319 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4243 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1320 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4244 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1321 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4245 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1322 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4246 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1323 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4247 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1324 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4248 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1325 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4249 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1326 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4250 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1327 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4251 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1328 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4252 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1329 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4253 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1330 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4254 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1331 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4255 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1332 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4256 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1333 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4257 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1334 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4258 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1335 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4259 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1336 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4260 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1337 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4261 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1338 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_503_fu_19952_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4262 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1339 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4263 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1340 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4264 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1341 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4265 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1342 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4266 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1343 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4267 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1344 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4268 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1345 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4269 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1346 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4270 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1347 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4271 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1348 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4272 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1349 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4273 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1350 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4274 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1351 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4275 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1352 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4276 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1353 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4277 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1354 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4278 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1355 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4279 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1356 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4280 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1357 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4281 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1358 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_522_fu_20046_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4282 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1359 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4283 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1360 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4284 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1361 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4285 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1362 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4286 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1363 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4287 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1364 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4288 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1365 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4289 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1366 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4290 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1367 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4291 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1368 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4292 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1369 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4293 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1370 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4294 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1371 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4295 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1372 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4296 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1373 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4297 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1374 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4298 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1375 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4299 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1376 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4300 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1377 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4301 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1378 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_541_fu_20140_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4302 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1379 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4303 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1380 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4304 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1381 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4305 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1382 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4306 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1383 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4307 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1384 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4308 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1385 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4309 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1386 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4310 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1387 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4311 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1388 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4312 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1389 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4313 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1390 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4314 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1391 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4315 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1392 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4316 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1393 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4317 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1394 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4318 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1395 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4319 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1396 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4320 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1397 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4321 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1398 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_560_fu_20234_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4322 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1399 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4323 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1400 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4324 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1401 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4325 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1402 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4326 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1403 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4327 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1404 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4328 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1405 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4329 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1406 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4330 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1407 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4331 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1408 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4332 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1409 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4333 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1410 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4334 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1411 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4335 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1412 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4336 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1413 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4337 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1414 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4338 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1415 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4339 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1416 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4340 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1417 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4341 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1418 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_579_fu_20328_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4342 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1419 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4343 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1420 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4344 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1421 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4345 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1422 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4346 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1423 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4347 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1424 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4348 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1425 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4349 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1426 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4350 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1427 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4351 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1428 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4352 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1429 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4353 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1430 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4354 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1431 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4355 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1432 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4356 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1433 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4357 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1434 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4358 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1435 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4359 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1436 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4360 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1437 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4361 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1438 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_598_fu_20422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1439 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4363 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1440 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4364 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1441 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4365 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1442 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1443 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4367 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1444 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4368 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1445 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4369 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1446 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1447 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4371 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1448 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4372 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1449 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4373 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1450 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1451 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4375 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1452 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4376 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1453 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4377 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1454 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1455 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4379 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1456 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4380 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1457 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1458 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_617_fu_20516_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4382 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1459 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4383 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1460 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1461 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4385 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1462 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1463 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1464 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1465 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1466 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1467 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1468 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1469 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1470 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1471 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1472 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1473 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1474 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1475 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1476 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1477 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1478 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_636_fu_20610_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1479 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1480 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1481 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1482 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1483 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1484 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1485 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1486 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1487 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1488 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1489 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1490 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1491 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1492 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1493 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1494 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1495 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1496 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1497 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1498 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_655_fu_20704_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1499 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1500 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1501 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1502 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1503 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1504 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1505 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1506 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1507 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1508 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1509 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1510 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1511 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1512 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1513 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1514 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1515 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1516 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1517 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1518 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_674_fu_20798_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1519 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1520 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1521 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1522 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1523 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1524 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1525 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1526 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1527 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1528 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1529 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1530 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1531 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1532 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1533 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1534 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1535 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1536 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1537 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1538 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_693_fu_20892_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1539 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1540 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1541 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1542 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1543 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1544 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1545 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1546 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1547 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1548 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1549 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1550 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1551 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1552 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1553 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1554 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1555 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1556 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1557 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1558 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_712_fu_20986_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1559 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1560 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1561 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1562 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1563 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1564 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1565 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1566 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1567 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1569 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1570 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1571 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1572 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1573 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1574 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1575 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1576 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1577 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1578 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_731_fu_21080_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4502 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1579 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4503 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1580 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4504 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1581 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4505 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1582 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4506 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1583 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4507 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1584 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4508 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1585 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4509 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1586 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4510 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1587 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4511 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1588 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4512 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1589 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4513 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1590 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4514 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1591 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4515 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1592 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4516 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1593 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4517 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1594 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1595 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1596 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1597 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_33s_53_1_1_U4521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1598 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_750_fu_21174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:153 VARIABLE add_ln153_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3200 BRAM 0 URAM 0}} dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10ns_36_1_0_U4934 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10ns_36_1_0_U4927 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_7ns_36_1_0_U4929 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_9s_36_1_0_U4933 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_1188_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_9s_36_1_0_U4926 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_6s_36_1_0_U4930 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10s_36_1_0_U4937 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_11s_36_1_0_U4938 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_9ns_36_1_0_U4932 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_8ns_36_1_0_U4936 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10s_36_1_0_U4925 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_11s_36_1_0_U4935 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_10ns_36_1_0_U4931 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_8ns_36_1_0_U4928 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_1357_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_1371_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_1385_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_1399_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_query LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_query_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_query_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_query_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_query_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_query_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_query_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:270 VARIABLE d_query_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:269 VARIABLE d_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:269 VARIABLE d_value_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:269 VARIABLE d_value_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:269 VARIABLE d_value_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:269 VARIABLE d_value_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:269 VARIABLE d_value_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:269 VARIABLE d_value_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:269 VARIABLE d_value_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME k_proj_0_U SOURCE :0 VARIABLE k_proj_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME q_proj_0_U SOURCE :0 VARIABLE q_proj_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME v_proj_0_U SOURCE :0 VARIABLE v_proj_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME k_proj_1_U SOURCE :0 VARIABLE k_proj_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME q_proj_1_U SOURCE :0 VARIABLE q_proj_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME v_proj_1_U SOURCE :0 VARIABLE v_proj_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {66 20 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_0_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_1_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_3_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_4_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_5_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_6_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_7_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_8_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_9_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_10_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_11_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_12_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_13_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_14_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_15_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_16_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_17_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_18_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE qk_mul_19_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:275 VARIABLE matr_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:275 VARIABLE matr_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:275 VARIABLE matr_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:275 VARIABLE matr_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 13676 BRAM 31200 URAM 0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s {AREA {DSP 0 BRAM 0 URAM 0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6 {AREA {DSP 0 BRAM 0 URAM 0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7 {AREA {DSP 0 BRAM 0 URAM 0}} data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8 {AREA {DSP 0 BRAM 0 URAM 0}} read_stream_array_ap_fixed_16_6_5_3_0_4_s {AREA {DSP 0 BRAM 0 URAM 0}} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s {AREA {DSP 24 BRAM 0 URAM 0}} lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3 {AREA {DSP 24 BRAM 0 URAM 0}} dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s {AREA {DSP 28 BRAM 0 URAM 0}} myproject {AREA {DSP 13676 BRAM 31200 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 15.97 seconds. CPU system time: 0.14 seconds. Elapsed time: 16.15 seconds; current allocated memory: 2.821 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 274.06 MHz
Command       autosyn done; 225.77 sec.
Command     csynth_design done; 311.32 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 298.93 seconds. CPU system time: 5.48 seconds. Elapsed time: 311.32 seconds; current allocated memory: 2.545 GB.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_test.cpp /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.77 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/firmware/myproject.cpp /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 3.54 sec.
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.74 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.DependenceCheck.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 239.86 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 235.86 seconds. CPU system time: 3.13 seconds. Elapsed time: 239.86 seconds; current allocated memory: 0.000 MB.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 65.03 sec.
Execute     cleanup_all 
Command     cleanup_all done; 1.77 sec.
