do run_Cache.txt
# testbench_cache.v Cache.v fsm.v
# tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:54:01 on May 29,2025
# vlog -reportprogress 300 testbench_cache.v Cache.v fsm.v 
# -- Compiling module fsm
# -- Compiling module Cache
# -- Compiling module tb
# ** Warning: ** while parsing file included at Cache.v(1)
# ** at fsm.v(1): (vlog-2275) Existing module 'fsm' will be overwritten.
# -- Compiling module fsm
# ** Warning: Cache.v(3): (vlog-2275) Existing module 'Cache' will be overwritten.
# -- Compiling module Cache
# ** Warning: fsm.v(1): (vlog-2275) Existing module 'fsm' will be overwritten.
# -- Compiling module fsm
# 
# Top level modules:
# 	tb
# End time: 20:54:01 on May 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" tb 
# Start time: 20:54:01 on May 29,2025
# Loading work.tb
# Loading work.fsm
# Loading work.Cache
# ** Note: $finish    : testbench_cache.v(135)
#    Time: 1130 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at testbench_cache.v line 135
do run_Cache.txt
# testbench_cache.v Cache.v fsm.v
# tb
# End time: 20:56:37 on May 29,2025, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:37 on May 29,2025
# vlog -reportprogress 300 testbench_cache.v Cache.v fsm.v 
# -- Compiling module fsm
# -- Compiling module Cache
# -- Compiling module tb
# ** Warning: ** while parsing file included at Cache.v(1)
# ** at fsm.v(1): (vlog-2275) Existing module 'fsm' will be overwritten.
# -- Compiling module fsm
# ** Warning: Cache.v(3): (vlog-2275) Existing module 'Cache' will be overwritten.
# -- Compiling module Cache
# ** Warning: fsm.v(1): (vlog-2275) Existing module 'fsm' will be overwritten.
# -- Compiling module fsm
# 
# Top level modules:
# 	tb
# End time: 20:56:37 on May 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" tb 
# Start time: 20:56:37 on May 29,2025
# Loading work.tb
# Loading work.fsm
# Loading work.Cache
# Break key hit
# Break in Module tb at testbench_cache.v line 62
# End time: 20:57:28 on May 29,2025, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
