
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Tue Feb 18 23:58:44 2025
Host:		ieng6-ece-07.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat fullchip
exclude_path_collection 0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Feb 19 00:02:11 2025
viaInitial ends at Wed Feb 19 00:02:11 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.65min, fe_real=3.48min, fe_mem=470.2M) ***
*** Begin netlist parsing (mem=470.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 480.207M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=480.2M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 30603 stdCell insts.

*** Memory Usage v#1 (Current mem = 550.789M, initial mem = 152.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:40.1, real=0:03:31, peak res=322.5M, current mem=687.1M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=339.2M, current mem=705.3M)
Current (total cpu=0:00:40.2, real=0:03:31, peak res=339.2M, current mem=705.3M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.fp.gz (mem = 714.3M).
*info: reset 32659 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 960800 954400)
 ... processed partition successfully.
There are 401 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 714.3M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=727.1M) ***
Total net length = 4.846e+05 (2.089e+05 2.757e+05) (ext = 2.751e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Tue Feb 18 23:47:50 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 32536 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.4 real=0:00:01.0 mem=761.9M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.def.gz', current time is Wed Feb 19 00:02:16 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.def.gz' is parsed, current time is Wed Feb 19 00:02:16 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.congmap.gz ...
'set_default_switching_activity' finished successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 2231 warning(s), 2 error(s)

<CMD> set_ccopt_property -update_io_latency false
can't read "design": no such variable
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Estimated cell power/ground rail width = 0.365 um
Begin checking placement ... (start mem=959.5M, init mem=959.6M)
*info: Placed = 60116         
*info: Unplaced = 0           
Placement Density:98.55%(207451/210495)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.1; mem=961.6M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA12_1cut    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut    1.500    0.030    0.046    false
  M3-M4    VIA34_1cut    1.500    0.030    0.046    false
  M4-M5    VIA45_1cut    1.500    0.030    0.046    false
  M5-M6    VIA56_1cut    1.500    0.028    0.043    false
  M6-M7    VIA67_1cut    0.220    0.099    0.022    false
  M7-M8    VIA78_1cut    0.220    0.119    0.026    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=32532  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32532 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 401 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.03% V. EstWL: 4.419000e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 32131 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.341428e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 108926
[NR-eagl] Layer2(M2)(V) length: 2.139069e+05um, number of vias: 150297
[NR-eagl] Layer3(M3)(H) length: 2.257309e+05um, number of vias: 11494
[NR-eagl] Layer4(M4)(V) length: 8.534701e+04um, number of vias: 5908
[NR-eagl] Layer5(M5)(H) length: 1.624446e+04um, number of vias: 4838
[NR-eagl] Layer6(M6)(V) length: 1.014026e+04um, number of vias: 3949
[NR-eagl] Layer7(M7)(H) length: 1.970440e+04um, number of vias: 4613
[NR-eagl] Layer8(M8)(V) length: 2.528439e+04um, number of vias: 0
[NR-eagl] Total length: 5.963584e+05um, number of vias: 290025
[NR-eagl] End Peak syMemory usage = 1147.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.33 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:01:14 mem=1198.9M) ***
Total net bbox length = 4.936e+05 (2.135e+05 2.801e+05) (ext = 2.128e+04)
Density distribution unevenness ratio = 0.431%
Move report: Detail placement moves 23712 insts, mean move: 1.09 um, max move: 16.80 um
	Max move on inst (FILLER_10641): (95.40, 146.80) --> (97.80, 161.20)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1199.1MB
Summary Report:
Instances move: 10296 (out of 30694 movable)
Mean displacement: 0.95 um
Max displacement: 9.20 um (Instance: core_instance/psum_mem_instance/FE_RC_2539_0) (178.4, 145) -> (185.8, 146.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.973e+05 (2.165e+05 2.808e+05) (ext = 2.128e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1199.1MB
*** Finished refinePlace (0:01:16 mem=1199.1M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0.6,1.26)              1
      [1.26,1.92)             1
      [1.92,2.58)             0
      [2.58,3.24)             0
      [3.24,3.9)              8
      [3.9,4.56)              0
      [4.56,5.22)             0
      [5.22,5.88)             0
      [5.88,6.54)             0
      [6.54,7.2)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (230.708,221.317)    (230.708,214.118)    ccl clock buffer, uid:A1712f (a lib_cell CKBD16) at (228.200,213.400), in power domain auto-default
           3.6         (149.507,221.317)    (149.507,224.917)    ccl clock buffer, uid:A16fb9 (a lib_cell CKBD16) at (147.000,224.200), in power domain auto-default
           3.6         (230.308,160.118)    (230.308,163.718)    ccl clock buffer, uid:A16fbc (a lib_cell CKBD16) at (227.800,163.000), in power domain auto-default
           3.6         (230.708,221.317)    (230.708,224.917)    ccl clock buffer, uid:A16fcd (a lib_cell CKBD16) at (228.200,224.200), in power domain auto-default
           3.6         (230.708,221.317)    (230.708,217.718)    ccl clock buffer, uid:A16fae (a lib_cell CKBD16) at (228.200,217.000), in power domain auto-default
           3.6         (230.308,160.118)    (230.308,156.518)    ccl clock buffer, uid:A17131 (a lib_cell CKBD16) at (227.800,155.800), in power domain auto-default
           3.6         (164.907,149.317)    (164.907,145.718)    ccl clock buffer, uid:A17130 (a lib_cell CKBD16) at (162.400,145.000), in power domain auto-default
           3.6         (388.707,224.917)    (388.707,221.317)    ccl clock buffer, uid:A17148 (a lib_cell CKBD16) at (386.200,220.600), in power domain auto-default
           3.6         (164.907,224.917)    (164.907,228.518)    ccl clock buffer, uid:A1714b (a lib_cell CKBD16) at (162.400,227.800), in power domain auto-default
           1.4         (269.308,304.118)    (270.707,304.118)    ccl clock buffer, uid:A17106 (a lib_cell CKBD16) at (268.200,303.400), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.104pF, total=4.623pF
      wire lengths   : top=0.000um, trunk=3376.957um, leaf=22318.005um, total=25694.963um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.352, max=0.443, avg=0.380, sd=0.022], skew [0.090 vs 0.057*, 79.6% {0.352, 0.372, 0.401}] (wid=0.030 ws=0.018) (gid=0.410 gs=0.080)
    Clock network insertion delays are now [0.352ns, 0.443ns] average 0.380ns std.dev 0.022ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=60207 and nets=36769 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1224.047M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
  Rebuilding timing graph   cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.523pF, leaf=4.122pF, total=4.645pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3376.957um, leaf=22318.005um, total=25694.963um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
    skew_group clk/CON: insertion delay [min=0.353, max=0.443, avg=0.380, sd=0.022], skew [0.090 vs 0.057*, 79.6% {0.353, 0.373, 0.401}] (wid=0.030 ws=0.018) (gid=0.410 gs=0.080)
  Clock network insertion delays are now [0.353ns, 0.443ns] average 0.380ns std.dev 0.022ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.523pF, leaf=4.122pF, total=4.645pF
      wire lengths   : top=0.000um, trunk=3376.957um, leaf=22318.005um, total=25694.963um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.353, max=0.443, avg=0.380, sd=0.022], skew [0.090 vs 0.057*, 79.6% {0.353, 0.373, 0.401}] (wid=0.030 ws=0.018) (gid=0.410 gs=0.080)
    Clock network insertion delays are now [0.353ns, 0.443ns] average 0.380ns std.dev 0.022ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.523pF, leaf=4.122pF, total=4.645pF
      wire lengths   : top=0.000um, trunk=3376.957um, leaf=22318.005um, total=25694.963um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.353, max=0.443, avg=0.380, sd=0.022], skew [0.090 vs 0.057*, 79.6% {0.353, 0.373, 0.401}] (wid=0.030 ws=0.018) (gid=0.410 gs=0.080)
    Clock network insertion delays are now [0.353ns, 0.443ns] average 0.380ns std.dev 0.022ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
      wire capacitance : top=0.000pF, trunk=0.566pF, leaf=4.122pF, total=4.688pF
      wire lengths   : top=0.000um, trunk=3678.537um, leaf=22318.005um, total=25996.543um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.350, sd=0.017], skew [0.077 vs 0.057*, 85.2% {0.326, 0.346, 0.374}] (wid=0.059 ws=0.019) (gid=0.353 gs=0.078)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.350ns std.dev 0.017ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
      wire capacitance : top=0.000pF, trunk=0.566pF, leaf=4.122pF, total=4.688pF
      wire lengths   : top=0.000um, trunk=3678.537um, leaf=22318.005um, total=25996.543um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.350, sd=0.017], skew [0.077 vs 0.057*, 85.2% {0.326, 0.346, 0.374}] (wid=0.059 ws=0.019) (gid=0.353 gs=0.078)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.350ns std.dev 0.017ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
      wire capacitance : top=0.000pF, trunk=0.566pF, leaf=4.122pF, total=4.688pF
      wire lengths   : top=0.000um, trunk=3678.537um, leaf=22318.005um, total=25996.543um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.350, sd=0.017], skew [0.077 vs 0.057*, 85.2% {0.326, 0.346, 0.374}] (wid=0.059 ws=0.019) (gid=0.353 gs=0.078)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.350ns std.dev 0.017ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
      wire capacitance : top=0.000pF, trunk=0.566pF, leaf=4.122pF, total=4.688pF
      wire lengths   : top=0.000um, trunk=3678.537um, leaf=22318.005um, total=25996.543um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.350, sd=0.017], skew [0.077 vs 0.057*, 85.2% {0.326, 0.346, 0.374}] (wid=0.059 ws=0.019) (gid=0.353 gs=0.078)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.350ns std.dev 0.017ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
      wire capacitance : top=0.000pF, trunk=0.566pF, leaf=4.122pF, total=4.688pF
      wire lengths   : top=0.000um, trunk=3678.537um, leaf=22318.005um, total=25996.543um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.350, sd=0.017], skew [0.077 vs 0.057*, 85.2% {0.326, 0.346, 0.374}] (wid=0.059 ws=0.019) (gid=0.353 gs=0.078)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.350ns std.dev 0.017ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 266 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.124pF, total=4.673pF
      wire lengths   : top=0.000um, trunk=3574.137um, leaf=22330.038um, total=25904.175um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.102),top(nil), margined worst slew is leaf(0.099),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.394, avg=0.350, sd=0.016], skew [0.068 vs 0.057*, 88.6% {0.326, 0.346, 0.374}] (wid=0.059 ws=0.019) (gid=0.353 gs=0.079)
    Clock network insertion delays are now [0.326ns, 0.394ns] average 0.350ns std.dev 0.016ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
      wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.400, avg=0.386, sd=0.007], skew [0.037 vs 0.057, 100% {0.364, 0.386, 0.400}] (wid=0.056 ws=0.017) (gid=0.357 gs=0.028)
    Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
      wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.400, avg=0.386, sd=0.007], skew [0.037 vs 0.057, 100% {0.364, 0.386, 0.400}] (wid=0.056 ws=0.017) (gid=0.357 gs=0.028)
    Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=90, i=0, cg=0, l=0, total=90
          cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
          gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
          wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
          wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
      wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
    Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=90, i=0, cg=0, l=0, total=90
    cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
    gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
    wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
    wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
    sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
    skew_group clk/CON: insertion delay [min=0.364, max=0.400, avg=0.386, sd=0.007], skew [0.037 vs 0.057, 100% {0.364, 0.386, 0.400}] (wid=0.056 ws=0.017) (gid=0.357 gs=0.028)
  Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
      wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.400, avg=0.386, sd=0.007], skew [0.037 vs 0.057, 100% {0.364, 0.386, 0.400}] (wid=0.056 ws=0.017) (gid=0.357 gs=0.028)
    Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=90, i=0, cg=0, l=0, total=90
          cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
          gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
          wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
          wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
      wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.400, avg=0.386, sd=0.007], skew [0.037 vs 0.057, 100% {0.364, 0.386, 0.400}] (wid=0.056 ws=0.017) (gid=0.357 gs=0.028)
    Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
      wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.400, avg=0.386, sd=0.007], skew [0.037 vs 0.057, 100% {0.364, 0.386, 0.400}] (wid=0.056 ws=0.017) (gid=0.357 gs=0.028)
    Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.673pF
      wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.400, avg=0.386, sd=0.007], skew [0.037 vs 0.057, 100% {0.364, 0.386, 0.400}] (wid=0.056 ws=0.017) (gid=0.357 gs=0.028)
    Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=60206 and nets=36768 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1161.238M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
  Rebuilding timing graph   cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.674pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:
  Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
    skew_group clk/CON: insertion delay [min=0.364, max=0.400, avg=0.386, sd=0.007], skew [0.036 vs 0.057, 100% {0.364, 0.386, 0.400}] (wid=0.056 ws=0.017) (gid=0.357 gs=0.028)
  Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.674pF
      wire lengths   : top=0.000um, trunk=3561.037um, leaf=22334.162um, total=25895.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.400, avg=0.386, sd=0.007], skew [0.036 vs 0.057, 100% {0.364, 0.386, 0.400}] (wid=0.056 ws=0.017) (gid=0.357 gs=0.028)
    Clock network insertion delays are now [0.364ns, 0.400ns] average 0.386ns std.dev 0.007ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.971pF fall=4.955pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.959pF fall=4.944pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=688.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=688.320um^2
      gate capacitance : top=0.000pF, trunk=0.380pF, leaf=4.579pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.674pF
      wire lengths   : top=0.000um, trunk=3562.633um, leaf=22333.107um, total=25895.740um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.367, max=0.405, avg=0.383, sd=0.007], skew [0.038 vs 0.057, 100% {0.367, 0.384, 0.405}] (wid=0.052 ws=0.017) (gid=0.370 gs=0.042)
    Clock network insertion delays are now [0.367ns, 0.405ns] average 0.383ns std.dev 0.007ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 4007.86 -> 4051}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=688.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=688.320um^2
      gate capacitance : top=0.000pF, trunk=0.380pF, leaf=4.579pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.674pF
      wire lengths   : top=0.000um, trunk=3562.633um, leaf=22333.107um, total=25895.740um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.367, max=0.405, avg=0.383, sd=0.007], skew [0.038 vs 0.057, 100% {0.367, 0.384, 0.405}] (wid=0.052 ws=0.017) (gid=0.370 gs=0.042)
    Clock network insertion delays are now [0.367ns, 0.405ns] average 0.383ns std.dev 0.007ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=688.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=688.320um^2
      gate capacitance : top=0.000pF, trunk=0.380pF, leaf=4.579pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.549pF, leaf=4.125pF, total=4.674pF
      wire lengths   : top=0.000um, trunk=3562.633um, leaf=22333.107um, total=25895.740um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.367, max=0.405, avg=0.383, sd=0.007], skew [0.038 vs 0.057, 100% {0.367, 0.384, 0.405}] (wid=0.052 ws=0.017) (gid=0.370 gs=0.042)
    Clock network insertion delays are now [0.367ns, 0.405ns] average 0.383ns std.dev 0.007ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 4007.86 -> 4051}
  Improving insertion delay done.
  Total capacitance is (rise=9.633pF fall=9.618pF), of which (rise=4.674pF fall=4.674pF) is wire, and (rise=4.959pF fall=4.944pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:01:31 mem=1226.5M) ***
Total net bbox length = 4.974e+05 (2.166e+05 2.809e+05) (ext = 2.106e+04)
Density distribution unevenness ratio = 0.508%
Move report: Detail placement moves 1882 insts, mean move: 3.19 um, max move: 133.00 um
	Max move on inst (FILLER_29287): (469.80, 460.00) --> (464.60, 332.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1226.5MB
Summary Report:
Instances move: 147 (out of 25579 movable)
Mean displacement: 2.88 um
Max displacement: 10.40 um (Instance: core_instance/ofifo_inst/col_idx_5__fifo_instance/U61) (340.4, 280) -> (339, 289)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.978e+05 (2.167e+05 2.810e+05) (ext = 2.106e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1226.5MB
*** Finished refinePlace (0:01:31 mem=1226.5M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:01:32 mem=1226.5M) ***
Total net bbox length = 4.978e+05 (2.167e+05 2.810e+05) (ext = 2.106e+04)
Density distribution unevenness ratio = 0.258%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1226.5MB
Summary Report:
Instances move: 0 (out of 30693 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.978e+05 (2.167e+05 2.810e+05) (ext = 2.106e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1226.5MB
*** Finished refinePlace (0:01:32 mem=1226.5M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        91 (unrouted=91, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 32531 (unrouted=0, trialRouted=32531, noStatus=0, routed=0, fixed=0)
(Not counting 4146 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=60206 and nets=36768 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1227.895M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 91 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 91 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Feb 19 00:04:35 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36766 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 961.45 (MB), peak = 994.21 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Feb 19 00:05:00 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Feb 19 00:05:00 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.61%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.83%
#
#  91 nets (0.25%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 964.27 (MB), peak = 994.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 995.03 (MB), peak = 995.23 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.23 (MB), peak = 995.33 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4146 (skipped).
#Total number of selected nets for routing = 91.
#Total number of unselected nets (but routable) for routing = 32531 (skipped).
#Total number of nets in the design = 36768.
#
#32531 skipped nets do not have any wires.
#91 routable nets have only global wires.
#91 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 91               0  
#------------------------------------------------
#        Total                 91               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 91                401           32130  
#-------------------------------------------------------------------
#        Total                 91                401           32130  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      3(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      3(0.01%)   (0.01%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      6(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 91
#Total wire length = 25857 um.
#Total half perimeter of net bounding box = 10187 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 15897 um.
#Total wire length on LAYER M4 = 9855 um.
#Total wire length on LAYER M5 = 18 um.
#Total wire length on LAYER M6 = 51 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12984
#Up-Via Summary (total 12984):
#           
#-----------------------
#  Metal 1         5204
#  Metal 2         4588
#  Metal 3         3176
#  Metal 4            8
#  Metal 5            8
#-----------------------
#                 12984 
#
#Total number of involved priority nets 91
#Maximum src to sink distance for priority net 459.9
#Average of max src_to_sink distance for priority net 104.5
#Average of ave src_to_sink distance for priority net 61.7
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 995.41 (MB), peak = 995.41 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.84 (MB), peak = 995.41 (MB)
#Start Track Assignment.
#Done with 3526 horizontal wires in 2 hboxes and 2410 vertical wires in 2 hboxes.
#Done with 56 horizontal wires in 2 hboxes and 34 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 91
#Total wire length = 28678 um.
#Total half perimeter of net bounding box = 10187 um.
#Total wire length on LAYER M1 = 2889 um.
#Total wire length on LAYER M2 = 33 um.
#Total wire length on LAYER M3 = 15838 um.
#Total wire length on LAYER M4 = 9844 um.
#Total wire length on LAYER M5 = 24 um.
#Total wire length on LAYER M6 = 52 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12984
#Up-Via Summary (total 12984):
#           
#-----------------------
#  Metal 1         5204
#  Metal 2         4588
#  Metal 3         3176
#  Metal 4            8
#  Metal 5            8
#-----------------------
#                 12984 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 983.69 (MB), peak = 995.41 (MB)
#
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 45.73 (MB)
#Total memory = 983.73 (MB)
#Peak memory = 995.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.4% of the total area was rechecked for DRC, and 70.7% required routing.
#    number of violations = 0
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1012.57 (MB), peak = 1012.71 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.91 (MB), peak = 1012.80 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 91
#Total wire length = 26793 um.
#Total half perimeter of net bounding box = 10187 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 1131 um.
#Total wire length on LAYER M3 = 14660 um.
#Total wire length on LAYER M4 = 10982 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14824
#Total number of multi-cut vias = 90 (  0.6%)
#Total number of single cut vias = 14734 ( 99.4%)
#Up-Via Summary (total 14824):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5102 ( 98.3%)        90 (  1.7%)       5192
#  Metal 2        4979 (100.0%)         0 (  0.0%)       4979
#  Metal 3        4649 (100.0%)         0 (  0.0%)       4649
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14734 ( 99.4%)        90 (  0.6%)      14824 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = -6.34 (MB)
#Total memory = 977.39 (MB)
#Peak memory = 1012.80 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = -6.34 (MB)
#Total memory = 977.39 (MB)
#Peak memory = 1012.80 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:07
#Elapsed time = 00:01:07
#Increased memory = 62.14 (MB)
#Total memory = 948.19 (MB)
#Peak memory = 1012.80 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb 19 00:05:42 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 91 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          71
       100.000     150.000          10
       150.000     200.000           3
       200.000     250.000           3
       250.000     300.000           1
       300.000     350.000           0
       350.000     400.000           1
       400.000     450.000           0
       450.000     500.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           8
        0.000      20.000          46
       20.000      40.000          22
       40.000      60.000          10
       60.000      80.000           4
       80.000     100.000           0
      100.000     120.000           0
      120.000     140.000           0
      140.000     160.000           0
      160.000     180.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/psum_mem_instance/CTS_38 (98 terminals)
    Guided length:  max path =    61.155um, total =   388.043um
    Routed length:  max path =   160.400um, total =   426.080um
    Deviation:      max path =   162.284%,  total =     9.802%

    Net core_instance/CTS_158 (96 terminals)
    Guided length:  max path =    49.473um, total =   337.192um
    Routed length:  max path =    83.400um, total =   408.660um
    Deviation:      max path =    68.579%,  total =    21.195%

    Net core_instance/CTS_191 (75 terminals)
    Guided length:  max path =    67.797um, total =   253.468um
    Routed length:  max path =   113.800um, total =   291.300um
    Deviation:      max path =    67.853%,  total =    14.926%

    Net core_instance/CTS_166 (68 terminals)
    Guided length:  max path =    67.110um, total =   316.877um
    Routed length:  max path =   110.800um, total =   350.020um
    Deviation:      max path =    65.102%,  total =    10.459%

    Net core_instance/CTS_193 (82 terminals)
    Guided length:  max path =    67.520um, total =   304.200um
    Routed length:  max path =   108.200um, total =   357.120um
    Deviation:      max path =    60.249%,  total =    17.396%

    Net core_instance/CTS_181 (57 terminals)
    Guided length:  max path =    75.213um, total =   242.060um
    Routed length:  max path =   118.400um, total =   281.580um
    Deviation:      max path =    57.421%,  total =    16.327%

    Net core_instance/psum_mem_instance/CTS_31 (38 terminals)
    Guided length:  max path =    72.297um, total =   202.310um
    Routed length:  max path =   109.400um, total =   232.320um
    Deviation:      max path =    51.319%,  total =    14.834%

    Net core_instance/CTS_184 (84 terminals)
    Guided length:  max path =    77.648um, total =   288.050um
    Routed length:  max path =   116.800um, total =   339.440um
    Deviation:      max path =    50.423%,  total =    17.841%

    Net core_instance/CTS_183 (30 terminals)
    Guided length:  max path =    79.573um, total =   178.738um
    Routed length:  max path =   119.400um, total =   201.760um
    Deviation:      max path =    50.052%,  total =    12.881%

    Net core_instance/psum_mem_instance/CTS_39 (83 terminals)
    Guided length:  max path =    74.465um, total =   327.528um
    Routed length:  max path =   111.200um, total =   377.520um
    Deviation:      max path =    49.332%,  total =    15.264%

Set FIXED routing status on 91 net(s)
Set FIXED placed status on 90 instance(s)
Net route status summary:
  Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
  Non-clock: 32531 (unrouted=32531, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4146 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 91  numPreroutedWires = 15615
[NR-eagl] Read numTotalNets=32622  numIgnoredNets=91
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 32531 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 357 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.03% V. EstWL: 4.337280e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 32174 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.07% H + 0.01% V. EstWL: 5.200938e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 3.800000e+00um, number of vias: 109094
[NR-eagl] Layer2(M2)(V) length: 2.027335e+05um, number of vias: 146879
[NR-eagl] Layer3(M3)(H) length: 2.260238e+05um, number of vias: 16693
[NR-eagl] Layer4(M4)(V) length: 9.523206e+04um, number of vias: 6698
[NR-eagl] Layer5(M5)(H) length: 2.458026e+04um, number of vias: 4768
[NR-eagl] Layer6(M6)(V) length: 1.459372e+04um, number of vias: 3769
[NR-eagl] Layer7(M7)(H) length: 1.927360e+04um, number of vias: 4381
[NR-eagl] Layer8(M8)(V) length: 2.461340e+04um, number of vias: 0
[NR-eagl] Total length: 6.070541e+05um, number of vias: 292282
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=60206 and nets=36768 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1228.000M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.096        0.096      1.009       0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        144.707      145.700      1.007     155.227      155.408      1.000      1.001         0.999
    S->S Wire Res.       Ohm       166.151      165.356      0.995     170.931      170.590      1.000      0.998         1.002
    S->S Wire Res./um    Ohm         1.078        1.041      0.966       0.464        0.431      0.990      0.919         1.067
    Total Wire Len.      um        224.833      225.533      1.003     229.658      230.660      1.000      1.004         0.996
    Trans. Time          ns          0.050        0.050      1.012       0.035        0.035      1.000      1.007         0.993
    Wire Cap.            fF         33.072       33.939      1.026      33.906       34.941      1.000      1.030         0.970
    Wire Cap./um         fF          0.098        0.100      1.021       0.085        0.087      1.000      1.021         0.979
    Wire Delay           ns          0.005        0.005      1.010       0.006        0.006      1.000      1.021         0.979
    Wire Skew            ns          0.005        0.005      1.020       0.007        0.007      1.000      1.014         0.986
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.080        0.080      1.006       0.018        0.018      1.000      0.997         1.003
    S->S Wire Len.       um        125.188      126.887      1.014      93.507       93.809      1.000      1.003         0.996
    S->S Wire Res.       Ohm       148.855      150.894      1.014     102.579      103.586      0.999      1.009         0.989
    S->S Wire Res./um    Ohm         1.361        1.344      0.988       0.396        0.363      0.983      0.902         1.071
    Total Wire Len.      um        412.590      417.829      1.013      66.492       67.203      1.000      1.011         0.989
    Trans. Time          ns          0.089        0.090      1.014       0.005        0.005      0.997      0.976         1.019
    Wire Cap.            fF         64.269       66.016      1.027       9.752       10.260      0.999      1.051         0.949
    Wire Cap./um         fF          0.156        0.158      1.014       0.003        0.003      0.918      0.783         1.077
    Wire Delay           ns          0.009        0.009      1.030       0.007        0.008      0.999      1.020         0.979
    Wire Skew            ns          0.007        0.007      1.059       0.002        0.003      0.994      1.079         0.917
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.097        0.097      0.994      0.005         0.005      0.956      0.937         0.975
    S->S Wire Len.       um         44.319       55.382      1.250     21.232        27.260      0.819      1.051         0.638
    S->S Wire Res.       Ohm        70.380       79.576      1.131     29.849        36.564      0.799      0.979         0.652
    S->S Wire Res./um    Ohm         1.662        1.486      0.894      0.280         0.192      0.829      0.569         1.207
    Total Wire Len.      um        272.355      282.829      1.038     57.656        59.614      0.989      1.023         0.957
    Trans. Time          ns          0.091        0.092      1.010      0.008         0.008      0.986      1.026         0.949
    Wire Cap.            fF         50.306       49.978      0.993     11.187        10.867      0.992      0.964         1.022
    Wire Cap./um         fF          0.184        0.176      0.958      0.008         0.005      0.907      0.612         1.343
    Wire Delay           ns          0.004        0.005      1.424      0.002         0.003      0.661      0.987         0.442
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------------
    Route Sink Pin                                                          Difference (%)
    --------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17132/I                           25.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17130/I                            6.667
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17147/I                           -2.500
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17149/I        -1.829
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17148/I        -1.504
    --------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      1.800um        1.599         0.282         0.451
    M3                           317.493um    318.600um        1.599         0.282         0.451
    M4                           357.008um    356.200um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.734%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -------------------------------------------------------------------------------------
    Route Sink Pin                                                         Difference (%)
    -------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16fbb/I                         -30.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16fb2/I                         -18.182
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16fca/I                         -16.667
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16fae/I                          13.333
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16fb4/I       -10.714
    -------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      18.800um       1.599         0.282         0.451
    M3                           1462.465um    1487.000um       1.599         0.282         0.451
    M4                           1425.668um    1419.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.357%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------
    Route Sink Pin                                         Difference (%)
    ---------------------------------------------------------------------
    core_instance/psum_mem_instance/memory3_reg_105_/CP      -1800.000
    core_instance/psum_mem_instance/memory7_reg_82_/CP       -1454.545
    core_instance/psum_mem_instance/memory5_reg_86_/CP       -1215.385
    core_instance/psum_mem_instance/memory5_reg_82_/CP       -1121.429
    core_instance/psum_mem_instance/memory4_reg_86_/CP       -1033.333
    ---------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um        3.800um       1.787         0.272         0.487
    M2                               0.000um     1110.000um       1.599         0.282         0.451
    M3                           11098.652um    12854.800um       1.599         0.282         0.451
    M4                           11234.455um     9207.000um       1.599         0.282         0.451
    M5                               0.000um        1.200um       1.599         0.282         0.450
    M6                               0.000um       15.200um       1.599         0.277         0.442
    Preferred Layer Adherence      100.000%        95.127%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/psum_mem_instance/CTS_40:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      85            20.800um         85
    M3                   160.542um      85           198.200um         82
    M4                   180.930um     123           133.000um         72
    -------------------------------------------------------------------------
    Totals               340.000um     293           351.000um        239
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.003ns         -             -
    S->WS Trans. Time      0.105ns       0.108ns         -             -
    S->WS Wire Len.       62.975um      72.000um         -             -
    S->WS Wire Res.      101.553Ohm    104.628Ohm        -             -
    Wire Cap.             63.419fF      64.001fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_115_/CP.
    Post-route worst sink: core_instance/psum_mem_instance/Q_reg_115_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16fbf.
    Driver fanout: 84.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/psum_mem_instance/CTS_31:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      38             5.400um         38
    M3                    96.020um      38           123.600um         35
    M4                   106.290um      58            85.800um         44
    -------------------------------------------------------------------------
    Totals               202.000um     134           213.000um        117
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.       70.672um      79.200um         -             -
    S->WS Wire Res.      100.933Ohm    109.465Ohm        -             -
    Wire Cap.             35.093fF      35.966fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_0_/CP.
    Post-route worst sink: core_instance/psum_mem_instance/Q_reg_0_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f9c.
    Driver fanout: 37.
    Driver cell: CKBD6.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_193:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      82            30.800um         81
    M3                   153.653um      82           189.800um         80
    M4                   150.548um     128           102.800um         60
    -------------------------------------------------------------------------
    Totals               303.000um     292           321.000um        221
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.101ns       0.106ns         -             -
    S->WS Wire Len.       35.352um      64.800um         -             -
    S->WS Wire Res.       56.484Ohm     99.790Ohm        -             -
    Wire Cap.             59.757fF      59.526fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/kmem_instance/memory4_reg_1_/CP.
    Post-route worst sink: core_instance/kmem_instance/memory4_reg_1_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16fba.
    Driver fanout: 81.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_4:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      37            11.200um         37
    M3                   103.198um      37           111.000um         35
    M4                   105.315um      59            94.400um         36
    -------------------------------------------------------------------------
    Totals               208.000um     133           216.000um        108
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.105ns       0.105ns         -             -
    S->WS Wire Len.       61.212um      60.600um         -             -
    S->WS Wire Res.       93.635Ohm     83.218Ohm        -             -
    Wire Cap.             36.370fF      36.683fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/CP.
    Post-route worst sink:
    core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_ccl_BUF_CLOCK_NODE-
    _UID_A16fa5.
    Driver fanout: 36.
    Driver cell: CKBD6.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      16          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4995         98%       ER        90         92%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      58          1%        -         3          3%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      24          0%        -         5          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4880        100%       ER        97        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M2-M3    VIA23_1stack_S      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4521        100%       ER       126        100%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089       2          0%        -        -           -           -        -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       2        100%       ER        -           -           -        -          -         -
    M5-M6    VIA56_1cut          1.500    0.028    0.043       2        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=688.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=688.320um^2
      gate capacitance : top=0.000pF, trunk=0.380pF, leaf=4.579pF, total=4.959pF
      wire capacitance : top=0.000pF, trunk=0.564pF, leaf=4.098pF, total=4.662pF
      wire lengths   : top=0.000um, trunk=3601.400um, leaf=23192.000um, total=26793.400um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=4, worst=[0.003ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.108),trunk(0.097),top(nil), margined worst slew is leaf(0.108),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.369, max=0.406, avg=0.387, sd=0.007], skew [0.037 vs 0.057, 100% {0.369, 0.387, 0.406}] (wid=0.058 ws=0.023) (gid=0.371 gs=0.042)
    Clock network insertion delays are now [0.369ns, 0.406ns] average 0.387ns std.dev 0.007ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1370.53 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1370.5M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
      Rebuilding timing graph   cell areas     : b=688.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=688.320um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.380pF, leaf=4.579pF, total=4.959pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.564pF, leaf=4.098pF, total=4.662pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3601.400um, leaf=23192.000um, total=26793.400um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=4, worst=[0.003ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=90, i=0, cg=0, l=0, total=90
        cell areas     : b=688.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=688.320um^2
        gate capacitance : top=0.000pF, trunk=0.380pF, leaf=4.579pF, total=4.959pF
        wire capacitance : top=0.000pF, trunk=0.564pF, leaf=4.098pF, total=4.662pF
        wire lengths   : top=0.000um, trunk=3601.400um, leaf=23192.000um, total=26793.400um
        sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=4, worst=[0.003ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 91, tested: 91, violation detected: 4, cannot run: 0, attempted: 4, failed: 0, sized: 4
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            4          4
        ------------------------------
        Total           4          4
        ------------------------------
        
        Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 7.200um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=90, i=0, cg=0, l=0, total=90
          cell areas     : b=695.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=695.520um^2
          gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.579pF, total=4.963pF
          wire capacitance : top=0.000pF, trunk=0.564pF, leaf=4.098pF, total=4.662pF
          wire lengths   : top=0.000um, trunk=3601.400um, leaf=23192.000um, total=26793.400um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
          skew_group clk/CON: insertion delay [min=0.370, max=0.406, avg=0.386, sd=0.007], skew [0.036 vs 0.057, 100% {0.370, 0.386, 0.406}] (wid=0.058 ws=0.023) (gid=0.371 gs=0.042)
        Clock network insertion delays are now [0.370ns, 0.406ns] average 0.386ns std.dev 0.007ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:02:53 mem=1248.5M) ***
Total net bbox length = 4.978e+05 (2.167e+05 2.810e+05) (ext = 2.106e+04)
Density distribution unevenness ratio = 0.498%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1261.1MB
Summary Report:
Instances move: 0 (out of 25579 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.978e+05 (2.167e+05 2.810e+05) (ext = 2.106e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1261.1MB
*** Finished refinePlace (0:02:54 mem=1261.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:02:54 mem=1261.1M) ***
Total net bbox length = 4.978e+05 (2.167e+05 2.810e+05) (ext = 2.106e+04)
Density distribution unevenness ratio = 0.257%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1266.6MB
Summary Report:
Instances move: 0 (out of 30693 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.978e+05 (2.167e+05 2.810e+05) (ext = 2.106e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1266.6MB
*** Finished refinePlace (0:02:54 mem=1266.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 7 insts, 14 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=60206 and nets=36768 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1249.156M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
      Rebuilding timing graph   cell areas     : b=695.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=695.520um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.579pF, total=4.963pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.564pF, leaf=4.098pF, total=4.662pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3601.400um, leaf=23192.000um, total=26793.400um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
  Non-clock: 32531 (unrouted=0, trialRouted=32531, noStatus=0, routed=0, fixed=0)
(Not counting 4146 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=695.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=695.520um^2
      gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.579pF, total=4.963pF
      wire capacitance : top=0.000pF, trunk=0.564pF, leaf=4.098pF, total=4.662pF
      wire lengths   : top=0.000um, trunk=3601.400um, leaf=23192.000um, total=26793.400um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.370, max=0.406, avg=0.386, sd=0.007], skew [0.036 vs 0.057, 100% {0.370, 0.386, 0.406}] (wid=0.058 ws=0.023) (gid=0.371 gs=0.042)
    Clock network insertion delays are now [0.370ns, 0.406ns] average 0.386ns std.dev 0.007ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         90      695.520
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             90      695.520
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3601.400
  Leaf      23192.000
  Total     26793.400
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.384    0.564    0.948
  Leaf     4.579    4.098    8.677
  Total    4.963    4.662    9.625
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5024     4.579     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.098               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.370     0.406     0.036       0.057         0.023           0.019           0.386        0.007     100% {0.370, 0.386, 0.406}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.370ns, 0.406ns] average 0.386ns std.dev 0.007ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=90, i=0, cg=0, l=0, total=90
  cell areas     : b=695.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=695.520um^2
  gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.579pF, total=4.963pF
  wire capacitance : top=0.000pF, trunk=0.564pF, leaf=4.098pF, total=4.662pF
  wire lengths   : top=0.000um, trunk=3601.400um, leaf=23192.000um, total=26793.400um
  sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
  skew_group clk/CON: insertion delay [min=0.370, max=0.406, avg=0.386, sd=0.007], skew [0.036 vs 0.057, 100% {0.370, 0.386, 0.406}] (wid=0.058 ws=0.023) (gid=0.371 gs=0.042)
Clock network insertion delays are now [0.370ns, 0.406ns] average 0.386ns std.dev 0.007ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1244.4M, totSessionCpu=0:03:00 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1244.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1244.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1244.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1320.86 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1320.9M) ***
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:03:05 mem=1320.9M)
** Profile ** Overall slacks :  cpu=0:00:04.6, mem=1320.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1320.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.632  |
|           TNS (ns):|-537.058 |
|    Violating Paths:|  1183   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.919%
       (98.884% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1320.9M
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1258.9M, totSessionCpu=0:03:06 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30693

Instance distribution across the VT partitions:

 LVT : inst = 14171 (46.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14171 (46.2%)

 HVT : inst = 16522 (53.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16522 (53.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1258.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1258.9M) ***
*** Starting optimizing excluded clock nets MEM= 1258.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1258.9M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.632
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 91 clock nets excluded from IPO operation.
*info: 91 clock nets excluded
*info: 2 special nets excluded.
*info: 125 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.632 TNS Slack -537.058 Density 98.88
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.632|   -0.632|-537.058| -537.058|    98.88%|   0:00:00.0| 1485.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.630|   -0.630|-536.692| -536.692|    98.88%|   0:00:01.0| 1489.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.630|   -0.630|-536.620| -536.620|    98.88%|   0:00:02.0| 1490.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.630|   -0.630|-536.228| -536.228|    98.88%|   0:00:03.0| 1492.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.630|   -0.630|-536.231| -536.231|    98.88%|   0:00:01.0| 1492.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.630|   -0.630|-536.166| -536.166|    98.88%|   0:00:00.0| 1492.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.630|   -0.630|-536.143| -536.143|    98.88%|   0:00:00.0| 1492.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.630|   -0.630|-536.041| -536.041|    98.88%|   0:00:00.0| 1492.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -0.630|   -0.630|-535.778| -535.778|    98.88%|   0:00:01.0| 1492.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.630|   -0.630|-535.778| -535.778|    98.88%|   0:00:01.0| 1493.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.630|   -0.630|-535.778| -535.778|    98.88%|   0:00:00.0| 1493.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -0.630|   -0.630|-535.818| -535.818|    98.88%|   0:00:01.0| 1493.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.630|   -0.630|-535.789| -535.789|    98.88%|   0:00:01.0| 1493.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory4_reg_111_/D |
|  -0.630|   -0.630|-535.789| -535.789|    98.88%|   0:00:00.0| 1493.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:11.0 mem=1493.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.9 real=0:00:11.0 mem=1493.3M) ***
** GigaOpt Optimizer WNS Slack -0.630 TNS Slack -535.789 Density 98.88
*** Starting refinePlace (0:03:26 mem=1510.3M) ***
Total net bbox length = 4.977e+05 (2.167e+05 2.810e+05) (ext = 2.106e+04)
Density distribution unevenness ratio = 0.435%
Density distribution unevenness ratio = 0.422%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1529.2MB
Summary Report:
Instances move: 0 (out of 30594 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.977e+05 (2.167e+05 2.810e+05) (ext = 2.106e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1529.2MB
*** Finished refinePlace (0:03:27 mem=1529.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1529.2M)


Density : 0.9888
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1529.2M) ***
** GigaOpt Optimizer WNS Slack -0.630 TNS Slack -535.789 Density 98.88
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 91 constrained nets 
Layer 7 has 357 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:15.2 real=0:00:15.0 mem=1529.2M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 91 clock nets excluded from IPO operation.
*info: 91 clock nets excluded
*info: 2 special nets excluded.
*info: 125 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.630 TNS Slack -535.789 Density 98.88
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.630|   -0.630|-535.789| -535.789|    98.88%|   0:00:00.0| 1492.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.623|   -0.623|-534.985| -534.985|    98.87%|   0:00:03.0| 1497.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.620|   -0.620|-534.528| -534.528|    98.87%|   0:00:01.0| 1498.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.620|   -0.620|-533.740| -533.740|    98.87%|   0:00:02.0| 1498.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.619|   -0.619|-533.591| -533.591|    98.87%|   0:00:01.0| 1498.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.619|   -0.619|-533.550| -533.550|    98.87%|   0:00:01.0| 1498.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.617|   -0.617|-533.183| -533.183|    98.86%|   0:00:06.0| 1500.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.617|   -0.617|-533.058| -533.058|    98.86%|   0:00:01.0| 1500.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.617|   -0.617|-532.821| -532.821|    98.87%|   0:00:00.0| 1500.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -11.381 } { -0.175 } { 277 } { 5430 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 30 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.465|   -0.465|-426.178| -427.092|    98.86%|   0:00:20.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.464|   -0.464|-425.663| -426.577|    98.86%|   0:00:02.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.462|   -0.462|-425.460| -426.375|    98.86%|   0:00:00.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.458|   -0.458|-425.223| -426.138|    98.86%|   0:00:02.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.458|   -0.458|-424.704| -425.619|    98.86%|   0:00:02.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.458|   -0.458|-424.701| -425.616|    98.86%|   0:00:01.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.458|   -0.458|-424.689| -425.603|    98.85%|   0:00:02.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.458|   -0.458|-424.556| -425.471|    98.85%|   0:00:00.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 29 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.340|   -0.340|-385.878| -403.997|    98.85%|   0:00:08.0| 1562.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.337|   -0.337|-385.801| -403.920|    98.85%|   0:00:00.0| 1562.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.337|   -0.337|-385.801| -403.920|    98.85%|   0:00:01.0| 1562.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.0 real=0:00:53.0 mem=1562.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.293|   -0.337| -18.119| -403.920|    98.85%|   0:00:00.0| 1562.5M|   WC_VIEW|  default| out[30]                                            |
|  -0.262|   -0.337| -17.977| -403.778|    98.85%|   0:00:00.0| 1562.5M|   WC_VIEW|  default| out[30]                                            |
|  -0.262|   -0.337| -17.977| -403.778|    98.85%|   0:00:00.0| 1562.5M|   WC_VIEW|  default| out[30]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1562.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.4 real=0:00:53.0 mem=1562.5M) ***
** GigaOpt Optimizer WNS Slack -0.337 TNS Slack -403.778 Density 98.85
*** Starting refinePlace (0:04:25 mem=1578.5M) ***
Total net bbox length = 4.990e+05 (2.174e+05 2.816e+05) (ext = 2.106e+04)
Density distribution unevenness ratio = 0.497%
Iteration  9: Total net bbox = 4.233e+05 (1.86e+05 2.38e+05)
              Est.  stn bbox = 5.333e+05 (2.39e+05 2.94e+05)
              cpu = 0:00:08.7 real = 0:00:08.0 mem = 1601.8M
Iteration 10: Total net bbox = 4.230e+05 (1.85e+05 2.38e+05)
              Est.  stn bbox = 5.319e+05 (2.38e+05 2.94e+05)
              cpu = 0:00:04.6 real = 0:00:05.0 mem = 1605.6M
Iteration 11: Total net bbox = 4.380e+05 (1.90e+05 2.48e+05)
              Est.  stn bbox = 5.471e+05 (2.43e+05 3.04e+05)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 1609.6M
Density distribution unevenness ratio = 2.941%
Move report: Timing Driven Placement moves 59662 insts, mean move: 5.70 um, max move: 134.00 um
	Max move on inst (core_instance/FE_USKC3557_CTS_182): (388.60, 94.60) --> (315.80, 155.80)
	Runtime: CPU: 0:00:17.6 REAL: 0:00:19.0 MEM: 1617.6MB
**ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.581e+05 (2.089e+05 2.492e+05) (ext = 2.222e+04)
Runtime: CPU: 0:00:17.6 REAL: 0:00:19.0 MEM: 1617.6MB
*** Finished refinePlace (0:04:43 mem=1617.6M) ***
Finished re-routing un-routed nets (0:00:00.2 1617.6M)


Density : 0.9905
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:19.8 real=0:00:21.0 mem=1617.6M) ***
** GigaOpt Optimizer WNS Slack -0.327 TNS Slack -404.737 Density 99.05
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.327|   -0.327|-386.612| -404.737|    99.05%|   0:00:00.0| 1617.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.319|   -0.319|-385.471| -403.596|    99.05%|   0:00:03.0| 1617.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.319|   -0.319|-385.271| -403.396|    99.05%|   0:00:01.0| 1617.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 23 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.310|   -0.310|-358.877| -380.338|    99.04%|   0:00:17.0| 1590.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.310|   -0.310|-358.797| -380.258|    99.04%|   0:00:04.0| 1590.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 19 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.295|   -0.347|-344.546| -368.640|    99.03%|   0:00:15.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.295|   -0.347|-344.509| -368.603|    99.03%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.295|   -0.347|-344.509| -368.603|    99.03%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:40.2 real=0:00:40.0 mem=1591.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.347|   -0.347| -24.094| -368.603|    99.03%|   0:00:00.0| 1591.4M|   WC_VIEW|  default| out[3]                                             |
|  -0.335|   -0.335| -24.082| -368.591|    99.03%|   0:00:00.0| 1591.4M|   WC_VIEW|  default| out[3]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1591.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:40.4 real=0:00:41.0 mem=1591.4M) ***
** GigaOpt Optimizer WNS Slack -0.335 TNS Slack -368.591 Density 99.03
*** Starting refinePlace (0:05:26 mem=1591.4M) ***
Total net bbox length = 4.619e+05 (2.094e+05 2.525e+05) (ext = 2.221e+04)
Density distribution unevenness ratio = 2.923%
Density distribution unevenness ratio = 2.928%
Move report: Timing Driven Placement moves 56727 insts, mean move: 2.49 um, max move: 87.40 um
	Max move on inst (core_instance/FE_USKC3596_CTS_153): (286.40, 253.00) --> (229.60, 222.40)
	Runtime: CPU: 0:00:13.2 REAL: 0:00:13.0 MEM: 1632.4MB
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.546e+05 (2.074e+05 2.472e+05) (ext = 2.230e+04)
Runtime: CPU: 0:00:13.3 REAL: 0:00:13.0 MEM: 1632.4MB
*** Finished refinePlace (0:05:39 mem=1632.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1632.4M)


Density : 0.9910
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:14.8 real=0:00:14.0 mem=1632.4M) ***
** GigaOpt Optimizer WNS Slack -0.335 TNS Slack -372.478 Density 99.10
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.295|   -0.335|-348.328| -372.478|    99.10%|   0:00:00.0| 1632.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.295|   -0.335|-348.115| -372.265|    99.10%|   0:00:12.0| 1603.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.3 real=0:00:12.0 mem=1603.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.335|   -0.335| -24.150| -372.265|    99.10%|   0:00:00.0| 1603.7M|   WC_VIEW|  default| out[3]                                             |
|  -0.335|   -0.335| -24.150| -372.265|    99.10%|   0:00:00.0| 1603.7M|   WC_VIEW|  default| out[3]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1603.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.4 real=0:00:12.0 mem=1603.7M) ***
** GigaOpt Optimizer WNS Slack -0.335 TNS Slack -372.265 Density 99.10
*** Starting refinePlace (0:05:54 mem=1603.7M) ***
Total net bbox length = 4.572e+05 (2.074e+05 2.498e+05) (ext = 2.230e+04)
Density distribution unevenness ratio = 2.926%
Density distribution unevenness ratio = 2.769%
Move report: Timing Driven Placement moves 53179 insts, mean move: 1.71 um, max move: 31.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1358): (420.20, 211.60) --> (389.20, 211.60)
	Runtime: CPU: 0:00:12.5 REAL: 0:00:12.0 MEM: 1632.9MB
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.539e+05 (2.070e+05 2.469e+05) (ext = 2.231e+04)
Runtime: CPU: 0:00:12.5 REAL: 0:00:12.0 MEM: 1632.9MB
*** Finished refinePlace (0:06:06 mem=1632.9M) ***
Finished re-routing un-routed nets (0:00:00.1 1632.9M)


Density : 0.9910
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:13.6 real=0:00:14.0 mem=1632.9M) ***
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -372.261 Density 99.10
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.298|   -0.339|-348.097| -372.261|    99.10%|   0:00:00.0| 1632.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.293|   -0.339|-347.862| -372.027|    99.10%|   0:00:02.0| 1632.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.293|   -0.339|-347.863| -372.027|    99.10%|   0:00:00.0| 1632.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1632.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.339|   -0.339| -24.164| -372.027|    99.10%|   0:00:00.0| 1632.9M|   WC_VIEW|  default| out[14]                                            |
|  -0.335|   -0.335| -24.065| -371.928|    99.10%|   0:00:00.0| 1632.9M|   WC_VIEW|  default| out[3]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1632.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:03.0 mem=1632.9M) ***
*** Starting refinePlace (0:06:10 mem=1632.9M) ***
Total net bbox length = 4.563e+05 (2.070e+05 2.493e+05) (ext = 2.232e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.563e+05 (2.070e+05 2.493e+05) (ext = 2.232e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1632.9MB
*** Finished refinePlace (0:06:10 mem=1632.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1632.9M)


Density : 0.9910
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1632.9M) ***
** GigaOpt Optimizer WNS Slack -0.335 TNS Slack -372.061 Density 99.10
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 349 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:39 real=0:02:39 mem=1632.9M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
*info: 192 clock nets excluded
*info: 2 special nets excluded.
*info: 125 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.335 TNS Slack -372.061 Density 99.10
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.293|   -0.335|-347.997| -372.061|    99.10%|   0:00:00.0| 1574.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.293|   -0.335|-343.395| -367.460|    99.10%|   0:00:08.0| 1574.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.293|   -0.335|-340.817| -364.882|    99.08%|   0:00:07.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.293|   -0.335|-340.723| -364.787|    99.07%|   0:00:00.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.293|   -0.335|-337.264| -361.329|    99.05%|   0:00:09.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.293|   -0.335|-336.317| -360.382|    99.05%|   0:00:00.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.293|   -0.335|-333.270| -357.335|    99.03%|   0:00:22.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.293|   -0.335|-331.834| -355.898|    99.03%|   0:00:01.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.293|   -0.335|-330.790| -354.855|    99.03%|   0:00:01.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.293|   -0.335|-330.292| -354.356|    99.01%|   0:00:13.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
|  -0.293|   -0.335|-328.135| -352.199|    99.01%|   0:00:00.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_60_/D                             |
|  -0.293|   -0.335|-326.313| -350.377|    99.00%|   0:00:03.0| 1574.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_32_/D                             |
|  -0.293|   -0.335|-326.235| -350.300|    99.00%|   0:00:00.0| 1574.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_32_/D                             |
|  -0.293|   -0.335|-323.807| -347.872|    99.00%|   0:00:02.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/D                             |
|  -0.293|   -0.335|-321.681| -345.746|    98.99%|   0:00:02.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_33_/D                           |
|  -0.293|   -0.335|-321.190| -345.255|    98.99%|   0:00:02.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_45_/D                           |
|  -0.293|   -0.335|-319.428| -343.492|    98.99%|   0:00:03.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_31_/D                           |
|  -0.293|   -0.335|-318.764| -342.829|    98.99%|   0:00:03.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_58_/D                             |
|  -0.293|   -0.335|-317.025| -341.089|    98.99%|   0:00:03.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_35_/D                             |
|  -0.293|   -0.335|-316.920| -340.985|    98.99%|   0:00:02.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_51_/D                             |
|  -0.293|   -0.335|-314.560| -338.624|    99.00%|   0:00:03.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.293|   -0.335|-314.442| -338.507|    99.00%|   0:00:04.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.293|   -0.335|-314.307| -338.372|    99.00%|   0:00:09.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.293|   -0.335|-314.278| -338.343|    99.00%|   0:00:02.0| 1574.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.293|   -0.335|-314.160| -338.225|    99.00%|   0:00:01.0| 1574.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.293|   -0.335|-313.570| -337.635|    99.00%|   0:00:01.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_101_/D |
|  -0.293|   -0.335|-313.364| -337.429|    99.00%|   0:00:02.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_86_/D  |
|  -0.293|   -0.335|-313.180| -337.245|    99.00%|   0:00:03.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.293|   -0.335|-312.622| -336.687|    99.00%|   0:00:01.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.293|   -0.335|-312.603| -336.668|    99.00%|   0:00:03.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.293|   -0.335|-312.532| -336.597|    99.00%|   0:00:03.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory4_reg_62_/D  |
|  -0.293|   -0.335|-312.532| -336.597|    99.00%|   0:00:03.0| 1593.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:56 real=0:01:56 mem=1593.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:56 real=0:01:56 mem=1593.7M) ***
** GigaOpt Optimizer WNS Slack -0.335 TNS Slack -336.597 Density 99.00
*** Starting refinePlace (0:08:12 mem=1609.7M) ***
Total net bbox length = 4.564e+05 (2.071e+05 2.493e+05) (ext = 2.232e+04)
Density distribution unevenness ratio = 2.785%
Density distribution unevenness ratio = 2.419%
Move report: Timing Driven Placement moves 48840 insts, mean move: 1.20 um, max move: 32.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/U6): (347.20, 148.60) --> (320.40, 154.00)
	Runtime: CPU: 0:00:10.8 REAL: 0:00:10.0 MEM: 1632.7MB
Density distribution unevenness ratio = 2.424%
Move report: Detail placement moves 56588 insts, mean move: 3.34 um, max move: 58.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_5324_0): (159.80, 391.60) --> (146.00, 436.60)
	Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 1632.7MB
Summary Report:
Instances move: 30027 (out of 30674 movable)
Mean displacement: 3.89 um
Max displacement: 58.60 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_5324_0) (159.6, 391.6) -> (146, 436.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.941e+05 (2.111e+05 2.830e+05) (ext = 2.190e+04)
Runtime: CPU: 0:00:15.7 REAL: 0:00:15.0 MEM: 1632.7MB
*** Finished refinePlace (0:08:28 mem=1632.7M) ***
Finished re-routing un-routed nets (0:00:00.2 1632.7M)


Density : 0.9900
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:18.0 real=0:00:18.0 mem=1632.7M) ***
** GigaOpt Optimizer WNS Slack -0.462 TNS Slack -426.156 Density 99.00
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.462|   -0.462|-402.078| -426.156|    99.00%|   0:00:00.0| 1632.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.444|   -0.444|-400.804| -424.883|    99.00%|   0:00:00.0| 1632.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.431|   -0.431|-381.785| -405.864|    98.99%|   0:00:00.0| 1632.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.422|   -0.422|-378.604| -402.683|    98.99%|   0:00:01.0| 1632.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.417|   -0.417|-378.220| -402.298|    98.99%|   0:00:01.0| 1632.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.417|   -0.417|-378.220| -402.298|    98.99%|   0:00:00.0| 1632.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=1632.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1632.7M) ***
** GigaOpt Optimizer WNS Slack -0.417 TNS Slack -402.298 Density 98.99
*** Starting refinePlace (0:08:33 mem=1632.7M) ***
Total net bbox length = 4.941e+05 (2.111e+05 2.830e+05) (ext = 2.190e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1632.7MB
Summary Report:
Instances move: 0 (out of 30674 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.941e+05 (2.111e+05 2.830e+05) (ext = 2.190e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1632.7MB
*** Finished refinePlace (0:08:33 mem=1632.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1632.7M)


Density : 0.9899
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1632.7M) ***
** GigaOpt Optimizer WNS Slack -0.417 TNS Slack -402.298 Density 98.99
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 365 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:19 real=0:02:18 mem=1632.7M) ***

End: GigaOpt Optimization in TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 91  numPreroutedWires = 15629
[NR-eagl] Read numTotalNets=32691  numIgnoredNets=91
[NR-eagl] There are 101 clock nets ( 101 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32499 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 101 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 365 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.06% V. EstWL: 4.502160e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 101 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.07% H + 0.02% V. EstWL: 4.536000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 32134 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.07% H + 0.13% V. EstWL: 5.035752e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 3.800000e+00um, number of vias: 109230
[NR-eagl] Layer2(M2)(V) length: 1.778943e+05um, number of vias: 141915
[NR-eagl] Layer3(M3)(H) length: 2.063588e+05um, number of vias: 20823
[NR-eagl] Layer4(M4)(V) length: 1.099196e+05um, number of vias: 8905
[NR-eagl] Layer5(M5)(H) length: 3.285884e+04um, number of vias: 5742
[NR-eagl] Layer6(M6)(V) length: 2.064374e+04um, number of vias: 4304
[NR-eagl] Layer7(M7)(H) length: 2.004830e+04um, number of vias: 4932
[NR-eagl] Layer8(M8)(V) length: 2.625920e+04um, number of vias: 0
[NR-eagl] Total length: 5.939866e+05um, number of vias: 295851
[NR-eagl] End Peak syMemory usage = 1426.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.59 seconds
Extraction called for design 'fullchip' of instances=60275 and nets=32818 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1421.316M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1512.15 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1512.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     3   |     1   |      1  |     0   |     0   |     0   |     0   | -0.43 |          0|          0|          0|  98.99  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.43 |          0|          0|          1|  98.99  |   0:00:00.0|    1588.5M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.43 |          0|          0|          0|  98.99  |   0:00:00.0|    1588.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 318 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1588.5M) ***

*** Starting refinePlace (0:08:47 mem=1620.5M) ***
Total net bbox length = 4.941e+05 (2.111e+05 2.830e+05) (ext = 2.190e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1620.5MB
Summary Report:
Instances move: 0 (out of 30674 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.941e+05 (2.111e+05 2.830e+05) (ext = 2.190e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1620.5MB
*** Finished refinePlace (0:08:47 mem=1620.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1620.5M)


Density : 0.9899
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1620.5M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.417 -> -0.431 (bump = 0.014)
Begin: GigaOpt postEco optimization
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
*info: 192 clock nets excluded
*info: 2 special nets excluded.
*info: 125 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.431 TNS Slack -418.782 Density 98.99
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.431|   -0.431|-394.589| -418.782|    98.99%|   0:00:00.0| 1625.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.415|   -0.415|-393.132| -417.325|    98.99%|   0:00:00.0| 1625.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.408|   -0.408|-392.665| -416.858|    98.99%|   0:00:00.0| 1625.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.389|   -0.389|-388.147| -412.339|    98.99%|   0:00:01.0| 1625.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.386|   -0.386|-387.820| -412.013|    98.99%|   0:00:01.0| 1625.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.386|   -0.386|-387.820| -412.013|    98.99%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=1623.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.346|   -0.386| -24.192| -412.013|    98.99%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[30]                                            |
|  -0.346|   -0.386| -24.192| -412.013|    98.99%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[30]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1623.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:02.0 mem=1623.8M) ***
** GigaOpt Optimizer WNS Slack -0.386 TNS Slack -412.013 Density 98.99
*** Starting refinePlace (0:08:54 mem=1623.8M) ***
Total net bbox length = 4.939e+05 (2.111e+05 2.828e+05) (ext = 2.190e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1623.8MB
Summary Report:
Instances move: 0 (out of 30674 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.939e+05 (2.111e+05 2.828e+05) (ext = 2.190e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1623.8MB
*** Finished refinePlace (0:08:54 mem=1623.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1623.8M)


Density : 0.9899
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1623.8M) ***
** GigaOpt Optimizer WNS Slack -0.386 TNS Slack -412.013 Density 98.99
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 318 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1623.8M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.417 -> -0.386 (bump = -0.031)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -402.198 -> -411.913
Begin: GigaOpt TNS recovery
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
*info: 192 clock nets excluded
*info: 2 special nets excluded.
*info: 125 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.386 TNS Slack -412.013 Density 98.99
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.386|   -0.386|-387.820| -412.013|    98.99%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.386|   -0.386|-386.838| -411.030|    98.99%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.386|   -0.386|-386.027| -410.220|    98.99%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.386|   -0.386|-385.680| -409.873|    98.99%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.386|   -0.386|-385.311| -409.503|    98.99%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.386|   -0.386|-380.890| -405.083|    98.99%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.386|   -0.386|-380.183| -404.375|    98.99%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.386|   -0.386|-379.359| -403.551|    98.99%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.386|   -0.386|-378.714| -402.906|    98.98%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.386|   -0.386|-378.158| -402.350|    98.98%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/D                             |
|  -0.386|   -0.386|-378.138| -402.330|    98.98%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/D                             |
|  -0.386|   -0.386|-377.533| -401.725|    98.98%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_23_/D                           |
|  -0.386|   -0.386|-376.243| -400.435|    98.98%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_40_/D                           |
|  -0.386|   -0.386|-376.225| -400.418|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_40_/D                           |
|  -0.386|   -0.386|-375.382| -399.574|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
|  -0.386|   -0.386|-375.357| -399.549|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
|  -0.386|   -0.386|-374.954| -399.147|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_7_/D                              |
|  -0.386|   -0.386|-374.888| -399.080|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_20_/D                             |
|  -0.386|   -0.386|-374.224| -398.417|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
|  -0.386|   -0.386|-374.128| -398.320|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_4_/D                              |
|  -0.386|   -0.386|-373.938| -398.130|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_32_/D                             |
|  -0.386|   -0.386|-373.884| -398.077|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_36_/D                             |
|  -0.386|   -0.386|-373.739| -397.931|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_26_/D                             |
|  -0.386|   -0.386|-373.214| -397.406|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/D                             |
|  -0.386|   -0.386|-373.112| -397.304|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.386|   -0.386|-373.074| -397.267|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.386|   -0.386|-372.903| -397.096|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_26_/D                           |
|  -0.386|   -0.386|-372.616| -396.808|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory5_reg_34_/D  |
|  -0.386|   -0.386|-372.512| -396.705|    98.97%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory7_reg_24_/D  |
|  -0.386|   -0.386|-372.475| -396.667|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory7_reg_24_/D  |
|  -0.386|   -0.386|-372.411| -396.603|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.386|   -0.386|-372.337| -396.529|    98.97%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.386|   -0.386|-372.333| -396.525|    98.97%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_27_/D  |
|  -0.386|   -0.386|-372.333| -396.525|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.6 real=0:00:24.0 mem=1623.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.346|   -0.386| -24.192| -396.525|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[30]                                            |
|  -0.347|   -0.386| -24.061| -396.394|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[49]                                            |
|  -0.347|   -0.386| -23.979| -396.311|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[16]                                            |
|  -0.347|   -0.386| -23.945| -396.278|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[43]                                            |
|  -0.347|   -0.386| -23.923| -396.255|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[26]                                            |
|  -0.347|   -0.386| -23.889| -396.221|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[117]                                           |
|  -0.347|   -0.386| -23.864| -396.196|    98.97%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[131]                                           |
|  -0.347|   -0.386| -23.772| -396.104|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[115]                                           |
|  -0.347|   -0.386| -23.723| -396.055|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[127]                                           |
|  -0.347|   -0.386| -23.675| -396.008|    98.98%|   0:00:01.0| 1623.8M|   WC_VIEW|  default| out[89]                                            |
|  -0.346|   -0.386| -23.675| -396.008|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[30]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1623.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.7 real=0:00:26.0 mem=1623.8M) ***
** GigaOpt Optimizer WNS Slack -0.386 TNS Slack -396.008 Density 98.98
*** Starting refinePlace (0:09:24 mem=1623.8M) ***
Total net bbox length = 4.940e+05 (2.112e+05 2.828e+05) (ext = 2.193e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1623.8MB
Summary Report:
Instances move: 0 (out of 30673 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.940e+05 (2.112e+05 2.828e+05) (ext = 2.193e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1623.8MB
*** Finished refinePlace (0:09:25 mem=1623.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1623.8M)


Density : 0.9898
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1623.8M) ***
** GigaOpt Optimizer WNS Slack -0.386 TNS Slack -396.008 Density 98.98
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 318 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:27.4 real=0:00:28.0 mem=1623.8M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.122%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
*info: 192 clock nets excluded
*info: 2 special nets excluded.
*info: 125 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.386 TNS Slack -396.008 Density 98.98
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.386|   -0.386|-372.333| -396.008|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.386|   -0.386|-372.333| -396.008|    98.98%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_15_/D                             |
|  -0.386|   -0.386|-372.013| -395.688|    98.98%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_21_/D                           |
|  -0.386|   -0.386|-372.013| -395.688|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_61_/D                             |
|  -0.386|   -0.386|-372.013| -395.688|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory7_reg_92_/D  |
|  -0.386|   -0.386|-372.013| -395.688|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=1623.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.346|   -0.386| -23.675| -395.688|    98.98%|   0:00:01.0| 1623.8M|   WC_VIEW|  default| out[30]                                            |
|  -0.347|   -0.386| -23.675| -395.688|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[55]                                            |
|  -0.346|   -0.386| -23.675| -395.688|    98.98%|   0:00:00.0| 1623.8M|   WC_VIEW|  default| out[30]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1623.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=1623.8M) ***
** GigaOpt Optimizer WNS Slack -0.386 TNS Slack -395.688 Density 98.98
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 318 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1623.8M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:06:31, real = 0:06:30, mem = 1442.9M, totSessionCpu=0:09:31 **
** Profile ** Start :  cpu=0:00:00.0, mem=1442.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1442.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1450.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1450.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.386  | -0.386  | -0.346  |
|           TNS (ns):|-395.689 |-372.014 | -23.675 |
|    Violating Paths:|  2117   |  1957   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.012%
       (98.977% with Fillers)
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1450.9M
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1157.76MB/1157.76MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1164.32MB/1164.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1164.35MB/1164.35MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT)
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT): 10%
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT): 20%
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT): 30%
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT): 40%
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT): 50%
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT): 60%
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT): 70%
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT): 80%
2025-Feb-19 00:12:32 (2025-Feb-19 08:12:32 GMT): 90%

Finished Levelizing
2025-Feb-19 00:12:33 (2025-Feb-19 08:12:33 GMT)

Starting Activity Propagation
2025-Feb-19 00:12:33 (2025-Feb-19 08:12:33 GMT)
2025-Feb-19 00:12:33 (2025-Feb-19 08:12:33 GMT): 10%
2025-Feb-19 00:12:33 (2025-Feb-19 08:12:33 GMT): 20%

Finished Activity Propagation
2025-Feb-19 00:12:34 (2025-Feb-19 08:12:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1170.39MB/1170.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-19 00:12:34 (2025-Feb-19 08:12:34 GMT)
 ... Calculating switching power
2025-Feb-19 00:12:34 (2025-Feb-19 08:12:34 GMT): 10%
2025-Feb-19 00:12:34 (2025-Feb-19 08:12:34 GMT): 20%
2025-Feb-19 00:12:34 (2025-Feb-19 08:12:34 GMT): 30%
2025-Feb-19 00:12:34 (2025-Feb-19 08:12:34 GMT): 40%
2025-Feb-19 00:12:34 (2025-Feb-19 08:12:34 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-19 00:12:35 (2025-Feb-19 08:12:35 GMT): 60%
2025-Feb-19 00:12:35 (2025-Feb-19 08:12:35 GMT): 70%
2025-Feb-19 00:12:36 (2025-Feb-19 08:12:36 GMT): 80%
2025-Feb-19 00:12:37 (2025-Feb-19 08:12:37 GMT): 90%

Finished Calculating power
2025-Feb-19 00:12:37 (2025-Feb-19 08:12:37 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1170.70MB/1170.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1170.70MB/1170.70MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1170.73MB/1170.73MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-19 00:12:37 (2025-Feb-19 08:12:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.05064522 	   63.6283%
Total Switching Power:      45.76252498 	   35.0604%
Total Leakage Power:         1.71162858 	    1.3113%
Total Power:               130.52479894
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.95       3.293      0.3097       45.55        34.9
Macro                                  0           0       0.361       0.361      0.2766
IO                                     0           0           0           0           0
Combinational                      37.09       34.46       1.014       72.56       55.59
Clock (Combinational)              4.013       8.014     0.02715       12.05       9.235
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.05       45.76       1.712       130.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.05       45.76       1.712       130.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.013       8.014     0.02715       12.05       9.235
-----------------------------------------------------------------------------------------
Total                              4.013       8.014     0.02715       12.05       9.235
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_38 (CKBD16): 	    0.1565
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1373 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.25585e-10 F
* 		Total instances in design: 60274
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 29513
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1176.16MB/1176.16MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.386  TNS Slack -395.688 Density 98.98
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.98%|        -|  -0.386|-395.688|   0:00:00.0| 1599.7M|
|    98.98%|        0|  -0.386|-395.688|   0:00:04.0| 1599.7M|
|    98.98%|        0|  -0.386|-395.688|   0:00:15.0| 1599.7M|
|    98.84%|      193|  -0.378|-388.977|   0:00:27.0| 1594.0M|
|    98.84%|        5|  -0.378|-387.797|   0:00:01.0| 1593.7M|
|    98.43%|     1797|  -0.378|-385.526|   0:00:15.0| 1596.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.378  TNS Slack -385.526 Density 98.43
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 318 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:03) (real = 0:01:03) **
Executing incremental physical updates
*** Starting refinePlace (0:10:42 mem=1562.4M) ***
Total net bbox length = 4.876e+05 (2.112e+05 2.764e+05) (ext = 2.193e+04)
Density distribution unevenness ratio = 0.820%
Density distribution unevenness ratio = 2.353%
Move report: Timing Driven Placement moves 57129 insts, mean move: 2.80 um, max move: 55.20 um
	Max move on inst (core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFC240_rd_ptr_0_): (251.00, 242.20) --> (246.20, 292.60)
	Runtime: CPU: 0:00:12.3 REAL: 0:00:13.0 MEM: 1562.4MB
Density distribution unevenness ratio = 2.358%
Move report: Detail placement moves 54057 insts, mean move: 2.27 um, max move: 48.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFC588_q_temp_64_): (96.20, 391.60) --> (91.40, 434.80)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1562.4MB
Summary Report:
Instances move: 29872 (out of 30418 movable)
Mean displacement: 3.58 um
Max displacement: 75.60 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U167) (103.2, 429.4) -> (110.4, 361)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 5.022e+05 (2.380e+05 2.642e+05) (ext = 2.222e+04)
Runtime: CPU: 0:00:14.7 REAL: 0:00:15.0 MEM: 1562.4MB
*** Finished refinePlace (0:10:57 mem=1562.4M) ***
Checking setup slack degradation ...
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.378|   -0.378|-385.526| -385.526|    98.43%|   0:00:00.0| 1601.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1602.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1602.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 318 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1272.05MB/1272.05MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1272.05MB/1272.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1272.05MB/1272.05MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-19 00:14:01 (2025-Feb-19 08:14:01 GMT)
2025-Feb-19 00:14:01 (2025-Feb-19 08:14:01 GMT): 10%
2025-Feb-19 00:14:01 (2025-Feb-19 08:14:01 GMT): 20%
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT): 30%
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT): 40%
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT): 50%
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT): 60%
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT): 70%
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT): 80%
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT): 90%

Finished Levelizing
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT)

Starting Activity Propagation
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT)
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT): 10%
2025-Feb-19 00:14:02 (2025-Feb-19 08:14:02 GMT): 20%

Finished Activity Propagation
2025-Feb-19 00:14:03 (2025-Feb-19 08:14:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1272.05MB/1272.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-19 00:14:03 (2025-Feb-19 08:14:03 GMT)
 ... Calculating switching power
2025-Feb-19 00:14:03 (2025-Feb-19 08:14:03 GMT): 10%
2025-Feb-19 00:14:03 (2025-Feb-19 08:14:03 GMT): 20%
2025-Feb-19 00:14:03 (2025-Feb-19 08:14:03 GMT): 30%
2025-Feb-19 00:14:03 (2025-Feb-19 08:14:03 GMT): 40%
2025-Feb-19 00:14:03 (2025-Feb-19 08:14:03 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-19 00:14:04 (2025-Feb-19 08:14:04 GMT): 60%
2025-Feb-19 00:14:04 (2025-Feb-19 08:14:04 GMT): 70%
2025-Feb-19 00:14:05 (2025-Feb-19 08:14:05 GMT): 80%
2025-Feb-19 00:14:06 (2025-Feb-19 08:14:06 GMT): 90%

Finished Calculating power
2025-Feb-19 00:14:06 (2025-Feb-19 08:14:06 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1272.05MB/1272.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1272.05MB/1272.05MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1272.05MB/1272.05MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-19 00:14:06 (2025-Feb-19 08:14:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.39641304 	   63.7937%
Total Switching Power:      45.08034236 	   34.9025%
Total Leakage Power:         1.68401808 	    1.3038%
Total Power:               129.16077362
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.97       3.282      0.3097       45.56       35.27
Macro                                  0           0       0.361       0.361      0.2795
IO                                     0           0           0           0           0
Combinational                      36.41       33.78      0.9862       71.18       55.11
Clock (Combinational)              4.013       8.014     0.02715       12.05       9.333
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               82.4       45.08       1.684       129.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       82.4       45.08       1.684       129.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.013       8.014     0.02715       12.05       9.333
-----------------------------------------------------------------------------------------
Total                              4.013       8.014     0.02715       12.05       9.333
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_38 (CKBD16): 	    0.1565
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1373 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.2226e-10 F
* 		Total instances in design: 60019
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 29513
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1272.30MB/1272.30MB)

*** Finished Leakage Power Optimization (cpu=0:01:29, real=0:01:29, mem=1451.64M, totSessionCpu=0:11:08).
Extraction called for design 'fullchip' of instances=60019 and nets=32562 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1433.098M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1511.53 CPU=0:00:03.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1511.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.08MB/1200.08MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.08MB/1200.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.08MB/1200.08MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-19 00:14:13 (2025-Feb-19 08:14:13 GMT)
2025-Feb-19 00:14:14 (2025-Feb-19 08:14:14 GMT): 10%
2025-Feb-19 00:14:14 (2025-Feb-19 08:14:14 GMT): 20%

Finished Activity Propagation
2025-Feb-19 00:14:14 (2025-Feb-19 08:14:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1200.63MB/1200.63MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-19 00:14:14 (2025-Feb-19 08:14:14 GMT)
 ... Calculating switching power
2025-Feb-19 00:14:14 (2025-Feb-19 08:14:14 GMT): 10%
2025-Feb-19 00:14:15 (2025-Feb-19 08:14:15 GMT): 20%
2025-Feb-19 00:14:15 (2025-Feb-19 08:14:15 GMT): 30%
2025-Feb-19 00:14:15 (2025-Feb-19 08:14:15 GMT): 40%
2025-Feb-19 00:14:15 (2025-Feb-19 08:14:15 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-19 00:14:15 (2025-Feb-19 08:14:15 GMT): 60%
2025-Feb-19 00:14:16 (2025-Feb-19 08:14:16 GMT): 70%
2025-Feb-19 00:14:17 (2025-Feb-19 08:14:17 GMT): 80%
2025-Feb-19 00:14:17 (2025-Feb-19 08:14:17 GMT): 90%

Finished Calculating power
2025-Feb-19 00:14:18 (2025-Feb-19 08:14:18 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1200.63MB/1200.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.63MB/1200.63MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1200.63MB/1200.63MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-19 00:14:18 (2025-Feb-19 08:14:18 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.39674960 	   63.7938%
Total Switching Power:      45.08034236 	   34.9024%
Total Leakage Power:         1.68401808 	    1.3038%
Total Power:               129.16111019
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.97       3.282      0.3097       45.56       35.27
Macro                                  0           0       0.361       0.361      0.2795
IO                                     0           0           0           0           0
Combinational                      36.41       33.78      0.9862       71.18       55.11
Clock (Combinational)              4.013       8.014     0.02715       12.05       9.333
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               82.4       45.08       1.684       129.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       82.4       45.08       1.684       129.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.013       8.014     0.02715       12.05       9.333
-----------------------------------------------------------------------------------------
Total                              4.013       8.014     0.02715       12.05       9.333
-----------------------------------------------------------------------------------------
Total leakage power = 1.68402 mW
Cell usage statistics:  
Library tcbn65gpluswc , 60019 cells ( 100.000000%) , 1.68402 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1200.99MB/1200.99MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:19, real = 0:08:17, mem = 1451.6M, totSessionCpu=0:11:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=1451.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1451.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1461.6M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1453.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1453.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.378  | -0.378  | -0.346  |
|           TNS (ns):|-385.722 |-362.002 | -23.720 |
|    Violating Paths:|  2101   |  1941   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.461%
       (98.426% with Fillers)
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1453.6M
**optDesign ... cpu = 0:08:21, real = 0:08:19, mem = 1451.6M, totSessionCpu=0:11:21 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002           4  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 22 warning(s), 4 error(s)

**ccopt_design ... cpu = 0:10:21, real = 0:10:19, mem = 1386.7M, totSessionCpu=0:11:21 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1392.7M, totSessionCpu=0:11:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1392.7M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:24 mem=1390.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:00:11.8 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:00:11.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [50328 node(s), 81598 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:00:13.6 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:11:32 mem=1390.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1390.7M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1398.7M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1398.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1398.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1398.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.378  | -0.378  | -0.346  |
|           TNS (ns):|-385.722 |-362.002 | -23.720 |
|    Violating Paths:|  2101   |  1941   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.434  | -0.145  | -0.434  |
|           TNS (ns):|-234.819 | -5.981  |-231.193 |
|    Violating Paths:|  1492   |   159   |  1404   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.461%
       (98.426% with Fillers)
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1401.8M, totSessionCpu=0:11:35 **
*info: Run optDesign holdfix with 1 thread.
Info: 91 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:11:35 mem=1630.0M density=98.426% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4337
      TNS :    -234.8156
      #VP :         1492
  Density :      98.426%
------------------------------------------------------------------------------------------
 cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:11:36 mem=1630.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4337
      TNS :    -234.8156
      #VP :         1492
  Density :      98.426%
------------------------------------------------------------------------------------------
 cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=0:11:36 mem=1630.0M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=0:11:36 mem=1630.0M density=98.426% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2579 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:11:36 mem=1630.0M density=98.426%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1449.3M, totSessionCpu=0:11:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1449.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1449.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:04.0 totSessionCpu=0:00:19.0 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-1:0-7.-3, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.2, mem=1459.3M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1451.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1451.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.378  | -0.378  | -0.346  |
|           TNS (ns):|-385.722 |-362.002 | -23.720 |
|    Violating Paths:|  2101   |  1941   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.434  | -0.145  | -0.434  |
|           TNS (ns):|-234.819 | -5.981  |-231.193 |
|    Violating Paths:|  1492   |   159   |  1404   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.461%
       (98.426% with Fillers)
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1451.3M
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 1449.3M, totSessionCpu=0:11:44 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1449.3M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat fullchip
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for core_instance (core_col8_bw8_bw_psum20_pr8) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1333.996M, initial mem = 152.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Feb 19 00:27:21 2025
viaInitial ends at Wed Feb 19 00:27:21 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=13.83min, fe_real=28.67min, fe_mem=1112.4M) ***
*** Begin netlist parsing (mem=1112.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 1112.441M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1112.4M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 30775 stdCell insts.

*** Memory Usage v#1 (Current mem = 1124.441M, initial mem = 152.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:13:51, real=0:28:41, peak res=906.9M, current mem=1228.9M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=606.6M, current mem=1238.6M)
Current (total cpu=0:13:51, real=0:28:41, peak res=906.9M, current mem=1238.6M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.fp.gz (mem = 1242.6M).
*info: reset 32830 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 960800 954400)
 ... processed partition successfully.
There are 288 nets with weight being set
There are 588 nets with bottomPreferredRoutingLayer being set
There are 288 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 1242.6M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=1242.6M) ***
Total net length = 4.605e+05 (2.064e+05 2.541e+05) (ext = 2.277e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Tue Feb 18 02:00:42 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 32708 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1242.6M) ***
Loading Drc markers ...
... 84111 markers are loaded ...
... 7219 geometry drc markers are loaded ...
... 15 antenna drc markers are loaded ...
Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.def.gz', current time is Wed Feb 19 00:27:26 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.def.gz' is parsed, current time is Wed Feb 19 00:27:26 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
'set_default_switching_activity' finished successfully.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 2232 warning(s), 4 error(s)

<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat fullchip
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for core_instance (core_col8_bw8_bw_psum20_pr8) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1241.934M, initial mem = 152.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Feb 19 00:27:38 2025
viaInitial ends at Wed Feb 19 00:27:38 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=13.99min, fe_real=28.93min, fe_mem=1121.2M) ***
*** Begin netlist parsing (mem=1121.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 1121.215M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1121.2M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 30506 stdCell insts.

*** Memory Usage v#1 (Current mem = 1131.215M, initial mem = 152.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:14:01, real=0:28:58, peak res=906.9M, current mem=1231.4M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=612.8M, current mem=1241.1M)
Current (total cpu=0:14:01, real=0:28:58, peak res=906.9M, current mem=1241.1M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.fp.gz (mem = 1249.1M).
*info: reset 32562 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 960800 954400)
 ... processed partition successfully.
There are 192 nets with weight being set
There are 510 nets with bottomPreferredRoutingLayer being set
There are 192 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 1249.1M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1249.1M) ***
Total net length = 5.022e+05 (2.380e+05 2.642e+05) (ext = 2.763e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Wed Feb 19 00:14:46 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 32439 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1249.1M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.def.gz', current time is Wed Feb 19 00:27:43 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.def.gz' is parsed, current time is Wed Feb 19 00:27:43 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.congmap.gz ...
'set_default_switching_activity' finished successfully.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
*** Message Summary: 2231 warning(s), 4 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.27 (MB), peak = 1280.39 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1248.6M, init mem=1248.6M)
*info: Placed = 60019          (Fixed = 88)
*info: Unplaced = 0           
Placement Density:98.43%(207183/210495)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.2; mem=1248.6M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (91) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1248.6M) ***
#Start route 192 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Feb 19 00:27:52 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_38_ connects to NET core_instance/CTS_199 at location ( 61.100 271.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory3_reg_22_ connects to NET core_instance/CTS_199 at location ( 57.100 271.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_18_ connects to NET core_instance/CTS_199 at location ( 58.500 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_38_ connects to NET core_instance/CTS_199 at location ( 58.300 268.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory0_reg_55_ connects to NET core_instance/CTS_199 at location ( 57.700 264.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory7_reg_20_ connects to NET core_instance/CTS_199 at location ( 72.900 259.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory5_reg_49_ connects to NET core_instance/CTS_199 at location ( 71.900 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory3_reg_3_ connects to NET core_instance/CTS_199 at location ( 84.300 259.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory7_reg_16_ connects to NET core_instance/CTS_199 at location ( 84.100 259.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory3_reg_16_ connects to NET core_instance/CTS_199 at location ( 83.700 264.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory1_reg_16_ connects to NET core_instance/CTS_199 at location ( 79.700 264.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_16_ connects to NET core_instance/CTS_199 at location ( 82.100 270.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory6_reg_16_ connects to NET core_instance/CTS_199 at location ( 79.100 270.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory5_reg_16_ connects to NET core_instance/CTS_199 at location ( 78.900 268.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory7_reg_49_ connects to NET core_instance/CTS_199 at location ( 81.100 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory5_reg_20_ connects to NET core_instance/CTS_199 at location ( 76.700 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_49_ connects to NET core_instance/CTS_199 at location ( 76.500 257.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_59_ connects to NET core_instance/CTS_199 at location ( 64.700 257.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_59_ connects to NET core_instance/CTS_199 at location ( 63.700 255.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_59_ connects to NET core_instance/CTS_199 at location ( 63.100 257.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_199 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_196 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_195 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_194 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_190 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_189 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_188 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_187 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_183 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_180 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_179 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_178 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_171 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32560 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1053.48 (MB), peak = 1280.39 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 230.275 201.890 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 228.920 196.290 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 223.520 187.310 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 218.720 181.890 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 220.320 210.690 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 224.520 185.490 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 227.320 187.310 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 217.920 183.710 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 228.520 214.290 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 222.520 181.890 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 226.320 181.890 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 224.720 207.090 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 228.320 203.490 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 226.275 183.890 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 195.320 189.090 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 199.720 194.510 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 192.520 199.890 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 198.520 199.890 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 192.320 194.510 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 188.920 190.910 ) on M1 for NET core_instance/CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#89 routed nets are extracted.
#    89 (0.27%) extracted nets are partially routed.
#2 routed nets are imported.
#101 (0.31%) nets are without wires.
#32370 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32562.
#
#Number of eco nets is 89
#
#Start data preparation...
#
#Data preparation is done on Wed Feb 19 00:28:08 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Feb 19 00:28:08 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.55%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.82%
#
#  192 nets (0.59%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1058.24 (MB), peak = 1280.39 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1094.85 (MB), peak = 1280.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.93 (MB), peak = 1280.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 127 (skipped).
#Total number of nets with skipped attribute = 32243 (skipped).
#Total number of routable nets = 192.
#Total number of nets in the design = 32562.
#
#190 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#32243 skipped nets have only detail routed wires.
#190 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                190               0  
#------------------------------------------------
#        Total                190               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                192                381           31862  
#-------------------------------------------------------------------
#        Total                192                381           31862  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 34836 um.
#Total half perimeter of net bounding box = 10646 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 545 um.
#Total wire length on LAYER M3 = 19887 um.
#Total wire length on LAYER M4 = 14204 um.
#Total wire length on LAYER M5 = 184 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15193
#Total number of multi-cut vias = 67 (  0.4%)
#Total number of single cut vias = 15126 ( 99.6%)
#Up-Via Summary (total 15193):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5291 ( 98.7%)        67 (  1.3%)       5358
#  Metal 2        4727 (100.0%)         0 (  0.0%)       4727
#  Metal 3        4994 (100.0%)         0 (  0.0%)       4994
#  Metal 4         112 (100.0%)         0 (  0.0%)        112
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15126 ( 99.6%)        67 (  0.4%)      15193 
#
#Total number of involved priority nets 190
#Maximum src to sink distance for priority net 439.6
#Average of max src_to_sink distance for priority net 58.1
#Average of ave src_to_sink distance for priority net 34.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1095.18 (MB), peak = 1280.39 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1069.18 (MB), peak = 1280.39 (MB)
#Start Track Assignment.
#Done with 2144 horizontal wires in 2 hboxes and 1012 vertical wires in 2 hboxes.
#Done with 39 horizontal wires in 2 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 36453 um.
#Total half perimeter of net bounding box = 10646 um.
#Total wire length on LAYER M1 = 1607 um.
#Total wire length on LAYER M2 = 545 um.
#Total wire length on LAYER M3 = 19820 um.
#Total wire length on LAYER M4 = 14218 um.
#Total wire length on LAYER M5 = 249 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14813
#Total number of multi-cut vias = 67 (  0.5%)
#Total number of single cut vias = 14746 ( 99.5%)
#Up-Via Summary (total 14813):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5117 ( 98.7%)        67 (  1.3%)       5184
#  Metal 2        4552 (100.0%)         0 (  0.0%)       4552
#  Metal 3        4970 (100.0%)         0 (  0.0%)       4970
#  Metal 4         105 (100.0%)         0 (  0.0%)        105
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14746 ( 99.5%)        67 (  0.5%)      14813 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1083.59 (MB), peak = 1280.39 (MB)
#
#Cpu time = 00:00:16
#Elapsed time = 00:00:17
#Increased memory = 47.73 (MB)
#Total memory = 1083.59 (MB)
#Peak memory = 1280.39 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.8% of the total area was rechecked for DRC, and 66.5% required routing.
#    number of violations = 0
#59938 out of 60019 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1108.71 (MB), peak = 1280.39 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.17 (MB), peak = 1280.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 29565 um.
#Total half perimeter of net bounding box = 10646 um.
#Total wire length on LAYER M1 = 11 um.
#Total wire length on LAYER M2 = 4735 um.
#Total wire length on LAYER M3 = 15474 um.
#Total wire length on LAYER M4 = 9322 um.
#Total wire length on LAYER M5 = 9 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12932
#Total number of multi-cut vias = 169 (  1.3%)
#Total number of single cut vias = 12763 ( 98.7%)
#Up-Via Summary (total 12932):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5237 ( 96.9%)       169 (  3.1%)       5406
#  Metal 2        4678 (100.0%)         0 (  0.0%)       4678
#  Metal 3        2840 (100.0%)         0 (  0.0%)       2840
#  Metal 4           6 (100.0%)         0 (  0.0%)          6
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                12763 ( 98.7%)       169 (  1.3%)      12932 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = -8.95 (MB)
#Total memory = 1074.64 (MB)
#Peak memory = 1280.39 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = -8.95 (MB)
#Total memory = 1074.64 (MB)
#Peak memory = 1280.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:11
#Elapsed time = 00:01:11
#Increased memory = 53.73 (MB)
#Total memory = 1048.79 (MB)
#Peak memory = 1280.39 (MB)
#Number of warnings = 91
#Total number of warnings = 120
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb 19 00:29:03 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Feb 19 00:29:03 2025
#
#Generating timing data, please wait...
#32435 total nets, 192 already routed, 192 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1466.39 CPU=0:00:03.7 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1081.39 (MB), peak = 1280.39 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_7408.tif.gz ...
#Read in timing information for 243 ports, 30506 instances from timing file .timing_file_7408.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32560 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#372/32435 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.90 (MB), peak = 1280.39 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Feb 19 00:29:16 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Feb 19 00:29:16 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.55%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.82%
#
#  192 nets (0.59%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1090.72 (MB), peak = 1280.39 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.81 (MB), peak = 1280.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1206.86 (MB), peak = 1280.39 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1226.97 (MB), peak = 1280.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 127 (skipped).
#Total number of routable nets = 32435.
#Total number of nets in the design = 32562.
#
#32243 routable nets have only global wires.
#192 routable nets have only detail routed wires.
#381 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#192 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                381           31862  
#------------------------------------------------
#        Total                381           31862  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                192                381           31862  
#-------------------------------------------------------------------
#        Total                192                381           31862  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    514(2.05%)    140(0.56%)     30(0.12%)      4(0.02%)   (2.74%)
#   Metal 3      6(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 4     17(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    537(0.30%)    140(0.08%)     30(0.02%)      4(0.00%)   (0.40%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#  Overflow after GR: 0.01% H + 0.70% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 571810 um.
#Total half perimeter of net bounding box = 539624 um.
#Total wire length on LAYER M1 = 458 um.
#Total wire length on LAYER M2 = 156555 um.
#Total wire length on LAYER M3 = 215814 um.
#Total wire length on LAYER M4 = 119935 um.
#Total wire length on LAYER M5 = 35010 um.
#Total wire length on LAYER M6 = 1029 um.
#Total wire length on LAYER M7 = 20286 um.
#Total wire length on LAYER M8 = 22722 um.
#Total number of vias = 210438
#Total number of multi-cut vias = 169 (  0.1%)
#Total number of single cut vias = 210269 ( 99.9%)
#Up-Via Summary (total 210438):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      103745 ( 99.8%)       169 (  0.2%)     103914
#  Metal 2       73913 (100.0%)         0 (  0.0%)      73913
#  Metal 3       16313 (100.0%)         0 (  0.0%)      16313
#  Metal 4        6051 (100.0%)         0 (  0.0%)       6051
#  Metal 5        3728 (100.0%)         0 (  0.0%)       3728
#  Metal 6        3673 (100.0%)         0 (  0.0%)       3673
#  Metal 7        2846 (100.0%)         0 (  0.0%)       2846
#-----------------------------------------------------------
#               210269 ( 99.9%)       169 (  0.1%)     210438 
#
#Max overcon = 12 tracks.
#Total overcon = 0.40%.
#Worst layer Gcell overcon rate = 0.07%.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1227.06 (MB), peak = 1280.39 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1125.29 (MB), peak = 1280.39 (MB)
#Start Track Assignment.
#Done with 48349 horizontal wires in 2 hboxes and 41957 vertical wires in 2 hboxes.
#Done with 9932 horizontal wires in 2 hboxes and 8074 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 605422 um.
#Total half perimeter of net bounding box = 539624 um.
#Total wire length on LAYER M1 = 24667 um.
#Total wire length on LAYER M2 = 154153 um.
#Total wire length on LAYER M3 = 225992 um.
#Total wire length on LAYER M4 = 120512 um.
#Total wire length on LAYER M5 = 35519 um.
#Total wire length on LAYER M6 = 1051 um.
#Total wire length on LAYER M7 = 20612 um.
#Total wire length on LAYER M8 = 22915 um.
#Total number of vias = 210438
#Total number of multi-cut vias = 169 (  0.1%)
#Total number of single cut vias = 210269 ( 99.9%)
#Up-Via Summary (total 210438):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      103745 ( 99.8%)       169 (  0.2%)     103914
#  Metal 2       73913 (100.0%)         0 (  0.0%)      73913
#  Metal 3       16313 (100.0%)         0 (  0.0%)      16313
#  Metal 4        6051 (100.0%)         0 (  0.0%)       6051
#  Metal 5        3728 (100.0%)         0 (  0.0%)       3728
#  Metal 6        3673 (100.0%)         0 (  0.0%)       3673
#  Metal 7        2846 (100.0%)         0 (  0.0%)       2846
#-----------------------------------------------------------
#               210269 ( 99.9%)       169 (  0.1%)     210438 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1144.36 (MB), peak = 1280.39 (MB)
#
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 62.02 (MB)
#Total memory = 1144.36 (MB)
#Peak memory = 1280.39 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 363
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1          101       15       36       22        1        7        0      182
#	M2           86       48       43        0        1        0        2      180
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	Totals      187       63       80       22        2        7        2      363
#cpu time = 00:04:53, elapsed time = 00:04:53, memory = 1201.33 (MB), peak = 1280.39 (MB)
#start 1st optimization iteration ...
#    number of violations = 276
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           45       15       21        2        2        0       85
#	M2           70       32       62       17        0       10      191
#	Totals      115       47       83       19        2       10      276
#    number of process antenna violations = 1
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1150.31 (MB), peak = 1280.39 (MB)
#start 2nd optimization iteration ...
#    number of violations = 281
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           35       11       22        0        1        0       69
#	M2           70       32       70       24        0       14      210
#	M3            1        1        0        0        0        0        2
#	Totals      106       44       92       24        1       14      281
#    number of process antenna violations = 1
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1155.29 (MB), peak = 1280.39 (MB)
#start 3rd optimization iteration ...
#    number of violations = 32
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            4       19        6        3       32
#	Totals        4       19        6        3       32
#    number of process antenna violations = 1
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1153.68 (MB), peak = 1280.39 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1153.84 (MB), peak = 1280.39 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.91 (MB), peak = 1280.39 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1139.41 (MB), peak = 1280.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 614125 um.
#Total half perimeter of net bounding box = 539624 um.
#Total wire length on LAYER M1 = 834 um.
#Total wire length on LAYER M2 = 166396 um.
#Total wire length on LAYER M3 = 224282 um.
#Total wire length on LAYER M4 = 145938 um.
#Total wire length on LAYER M5 = 40476 um.
#Total wire length on LAYER M6 = 2867 um.
#Total wire length on LAYER M7 = 14852 um.
#Total wire length on LAYER M8 = 18479 um.
#Total number of vias = 232290
#Total number of multi-cut vias = 2307 (  1.0%)
#Total number of single cut vias = 229983 ( 99.0%)
#Up-Via Summary (total 232290):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      107069 ( 99.0%)      1037 (  1.0%)     108106
#  Metal 2       92518 (100.0%)         0 (  0.0%)      92518
#  Metal 3       22036 (100.0%)         0 (  0.0%)      22036
#  Metal 4        5417 (100.0%)         0 (  0.0%)       5417
#  Metal 5         375 ( 22.8%)      1270 ( 77.2%)       1645
#  Metal 6        1510 (100.0%)         0 (  0.0%)       1510
#  Metal 7        1058 (100.0%)         0 (  0.0%)       1058
#-----------------------------------------------------------
#               229983 ( 99.0%)      2307 (  1.0%)     232290 
#
#Total number of DRC violations = 0
#Cpu time = 00:05:22
#Elapsed time = 00:05:22
#Increased memory = -13.34 (MB)
#Total memory = 1131.03 (MB)
#Peak memory = 1280.39 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1132.79 (MB), peak = 1280.39 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 614125 um.
#Total half perimeter of net bounding box = 539624 um.
#Total wire length on LAYER M1 = 834 um.
#Total wire length on LAYER M2 = 166396 um.
#Total wire length on LAYER M3 = 224282 um.
#Total wire length on LAYER M4 = 145938 um.
#Total wire length on LAYER M5 = 40476 um.
#Total wire length on LAYER M6 = 2867 um.
#Total wire length on LAYER M7 = 14852 um.
#Total wire length on LAYER M8 = 18479 um.
#Total number of vias = 232290
#Total number of multi-cut vias = 2307 (  1.0%)
#Total number of single cut vias = 229983 ( 99.0%)
#Up-Via Summary (total 232290):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      107069 ( 99.0%)      1037 (  1.0%)     108106
#  Metal 2       92518 (100.0%)         0 (  0.0%)      92518
#  Metal 3       22036 (100.0%)         0 (  0.0%)      22036
#  Metal 4        5417 (100.0%)         0 (  0.0%)       5417
#  Metal 5         375 ( 22.8%)      1270 ( 77.2%)       1645
#  Metal 6        1510 (100.0%)         0 (  0.0%)       1510
#  Metal 7        1058 (100.0%)         0 (  0.0%)       1058
#-----------------------------------------------------------
#               229983 ( 99.0%)      2307 (  1.0%)     232290 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Feb 19 00:35:08 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.80 (MB), peak = 1280.39 (MB)
#
#Start Post Route Wire Spread.
#Done with 6379 horizontal wires in 3 hboxes and 5429 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 618946 um.
#Total half perimeter of net bounding box = 539624 um.
#Total wire length on LAYER M1 = 834 um.
#Total wire length on LAYER M2 = 167105 um.
#Total wire length on LAYER M3 = 226298 um.
#Total wire length on LAYER M4 = 147510 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2869 um.
#Total wire length on LAYER M7 = 15007 um.
#Total wire length on LAYER M8 = 18626 um.
#Total number of vias = 232290
#Total number of multi-cut vias = 2307 (  1.0%)
#Total number of single cut vias = 229983 ( 99.0%)
#Up-Via Summary (total 232290):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      107069 ( 99.0%)      1037 (  1.0%)     108106
#  Metal 2       92518 (100.0%)         0 (  0.0%)      92518
#  Metal 3       22036 (100.0%)         0 (  0.0%)      22036
#  Metal 4        5417 (100.0%)         0 (  0.0%)       5417
#  Metal 5         375 ( 22.8%)      1270 ( 77.2%)       1645
#  Metal 6        1510 (100.0%)         0 (  0.0%)       1510
#  Metal 7        1058 (100.0%)         0 (  0.0%)       1058
#-----------------------------------------------------------
#               229983 ( 99.0%)      2307 (  1.0%)     232290 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1174.62 (MB), peak = 1280.39 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 618946 um.
#Total half perimeter of net bounding box = 539624 um.
#Total wire length on LAYER M1 = 834 um.
#Total wire length on LAYER M2 = 167105 um.
#Total wire length on LAYER M3 = 226298 um.
#Total wire length on LAYER M4 = 147510 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2869 um.
#Total wire length on LAYER M7 = 15007 um.
#Total wire length on LAYER M8 = 18626 um.
#Total number of vias = 232290
#Total number of multi-cut vias = 2307 (  1.0%)
#Total number of single cut vias = 229983 ( 99.0%)
#Up-Via Summary (total 232290):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      107069 ( 99.0%)      1037 (  1.0%)     108106
#  Metal 2       92518 (100.0%)         0 (  0.0%)      92518
#  Metal 3       22036 (100.0%)         0 (  0.0%)      22036
#  Metal 4        5417 (100.0%)         0 (  0.0%)       5417
#  Metal 5         375 ( 22.8%)      1270 ( 77.2%)       1645
#  Metal 6        1510 (100.0%)         0 (  0.0%)       1510
#  Metal 7        1058 (100.0%)         0 (  0.0%)       1058
#-----------------------------------------------------------
#               229983 ( 99.0%)      2307 (  1.0%)     232290 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1181.83 (MB), peak = 1280.39 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1148.33 (MB), peak = 1280.39 (MB)
#    number of violations = 0
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1149.07 (MB), peak = 1280.39 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 18
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 192
#Total wire length = 618946 um.
#Total half perimeter of net bounding box = 539624 um.
#Total wire length on LAYER M1 = 834 um.
#Total wire length on LAYER M2 = 167105 um.
#Total wire length on LAYER M3 = 226298 um.
#Total wire length on LAYER M4 = 147510 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2869 um.
#Total wire length on LAYER M7 = 15007 um.
#Total wire length on LAYER M8 = 18626 um.
#Total number of vias = 232290
#Total number of multi-cut vias = 161105 ( 69.4%)
#Total number of single cut vias = 71185 ( 30.6%)
#Up-Via Summary (total 232290):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69532 ( 64.3%)     38574 ( 35.7%)     108106
#  Metal 2        1452 (  1.6%)     91066 ( 98.4%)      92518
#  Metal 3          87 (  0.4%)     21949 ( 99.6%)      22036
#  Metal 4          33 (  0.6%)      5384 ( 99.4%)       5417
#  Metal 5           7 (  0.4%)      1638 ( 99.6%)       1645
#  Metal 6          37 (  2.5%)      1473 ( 97.5%)       1510
#  Metal 7          37 (  3.5%)      1021 ( 96.5%)       1058
#-----------------------------------------------------------
#                71185 ( 30.6%)    161105 ( 69.4%)     232290 
#
#detailRoute Statistics:
#Cpu time = 00:06:28
#Elapsed time = 00:06:28
#Increased memory = 2.97 (MB)
#Total memory = 1147.34 (MB)
#Peak memory = 1280.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:08
#Elapsed time = 00:07:08
#Increased memory = 42.29 (MB)
#Total memory = 1091.07 (MB)
#Peak memory = 1280.39 (MB)
#Number of warnings = 0
#Total number of warnings = 120
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb 19 00:36:11 2025
#
#routeDesign: cpu time = 00:08:20, elapsed time = 00:08:19, memory = 1091.07 (MB), peak = 1280.39 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=60019 and nets=32562 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/fullchip_7408_lbnKBT.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1429.8M)
Extracted 10.0005% (CPU Time= 0:00:00.9  MEM= 1495.7M)
Extracted 20.0007% (CPU Time= 0:00:01.1  MEM= 1495.7M)
Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1495.7M)
Extracted 40.0007% (CPU Time= 0:00:01.5  MEM= 1495.7M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1495.7M)
Extracted 60.0007% (CPU Time= 0:00:02.1  MEM= 1499.7M)
Extracted 70.0005% (CPU Time= 0:00:02.6  MEM= 1499.7M)
Extracted 80.0007% (CPU Time= 0:00:03.5  MEM= 1499.7M)
Extracted 90.0005% (CPU Time= 0:00:04.0  MEM= 1499.7M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1499.7M)
Number of Extracted Resistors     : 580520
Number of Extracted Ground Cap.   : 571595
Number of Extracted Coupling Cap. : 947556
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1459.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:06.0  MEM: 1459.711M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1459.7M, totSessionCpu=0:22:34 **
#Created 847 library cell signatures
#Created 32562 NETS and 0 SPECIALNETS signatures
#Created 60020 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.97 (MB), peak = 1280.39 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.98 (MB), peak = 1280.39 (MB)
Begin checking placement ... (start mem=1459.7M, init mem=1459.7M)
*info: Placed = 60019          (Fixed = 88)
*info: Unplaced = 0           
Placement Density:98.43%(207183/210495)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1459.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30506

Instance distribution across the VT partitions:

 LVT : inst = 13643 (44.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13643 (44.7%)

 HVT : inst = 16863 (55.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16863 (55.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=60019 and nets=32562 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/fullchip_7408_lbnKBT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1451.7M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1501.6M)
Extracted 20.0007% (CPU Time= 0:00:01.2  MEM= 1501.6M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1501.6M)
Extracted 40.0007% (CPU Time= 0:00:01.6  MEM= 1501.6M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1501.6M)
Extracted 60.0007% (CPU Time= 0:00:02.2  MEM= 1505.6M)
Extracted 70.0005% (CPU Time= 0:00:02.7  MEM= 1505.6M)
Extracted 80.0007% (CPU Time= 0:00:03.5  MEM= 1505.6M)
Extracted 90.0005% (CPU Time= 0:00:04.1  MEM= 1505.6M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1505.6M)
Number of Extracted Resistors     : 580520
Number of Extracted Ground Cap.   : 571595
Number of Extracted Coupling Cap. : 947556
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1486.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 1486.570M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:00:25.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:00:25.3 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32562,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1586.96 CPU=0:00:07.5 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/.AAE_4s5d0L/.AAE_7408/waveform.data...
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1587.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32562,  6.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1563.01 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1563.0M) ***
*** Done Building Timing Graph (cpu=0:00:12.9 real=0:00:12.0 totSessionCpu=0:23:02 mem=1563.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1563.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1563.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1563.0M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1563.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.331  | -0.331  | -0.319  |
|           TNS (ns):|-330.197 |-310.996 | -19.201 |
|    Violating Paths:|  2070   |  1910   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.461%
       (98.426% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1471.0M, totSessionCpu=0:23:03 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1537.73M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 192 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.33 |          0|          0|          0|  98.43  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.33 |          0|          0|          0|  98.43  |   0:00:00.0|    1785.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 318 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1785.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1642.0M, totSessionCpu=0:23:09 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1642.05M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1642.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1642.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1652.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1652.1M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=1642.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.331  | -0.331  | -0.319  |
|           TNS (ns):|-330.197 |-310.996 | -19.201 |
|    Violating Paths:|  2070   |  1910   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.461%
       (98.426% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1652.1M
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1642.0M, totSessionCpu=0:23:10 **
*** Timing NOT met, worst failing slack is -0.331
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 192 clock nets excluded from IPO operation.
*info: 192 clock nets excluded
*info: 2 special nets excluded.
*info: 125 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.331 TNS Slack -330.200 Density 98.43
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.331|   -0.331|-310.999| -330.200|    98.43%|   0:00:00.0| 1708.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.319|   -0.319|-310.026| -329.227|    98.42%|   0:00:02.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.285|   -0.340|-317.530| -339.995|    98.42%|   0:00:08.0| 1748.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.285|   -0.340|-317.417| -339.882|    98.42%|   0:00:00.0| 1748.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.340|-325.790| -348.255|    98.42%|   0:00:07.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.275|   -0.340|-325.621| -348.086|    98.42%|   0:00:01.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.275|   -0.340|-325.184| -347.649|    98.42%|   0:00:01.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.275|   -0.340|-325.138| -347.603|    98.40%|   0:00:00.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.275|   -0.340|-325.147| -347.612|    98.40%|   0:00:01.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.0 real=0:00:20.0 mem=1749.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.340|   -0.340| -22.465| -347.612|    98.40%|   0:00:00.0| 1749.4M|   WC_VIEW|  default| out[30]                                            |
|  -0.340|   -0.340| -22.465| -347.612|    98.40%|   0:00:00.0| 1749.4M|   WC_VIEW|  default| out[30]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1749.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.2 real=0:00:20.0 mem=1749.4M) ***
** GigaOpt Optimizer WNS Slack -0.340 TNS Slack -347.612 Density 98.40
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 12 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 199 constrained nets 
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:20.6 real=0:00:21.0 mem=1749.4M) ***
*** Starting refinePlace (0:23:36 mem=1730.3M) ***
Density distribution unevenness ratio = 1.008%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1730.3MB
Summary Report:
Instances move: 0 (out of 30434 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1730.3MB
*** Finished refinePlace (0:23:36 mem=1730.3M) ***
Density distribution unevenness ratio = 1.005%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 199 clock nets excluded from IPO operation.
*info: 199 clock nets excluded
*info: 2 special nets excluded.
*info: 125 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.340 TNS Slack -347.597 Density 98.40
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.275|   -0.340|-325.132| -347.597|    98.40%|   0:00:00.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.275|   -0.340|-321.120| -343.585|    98.41%|   0:00:03.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.275|   -0.340|-321.101| -343.566|    98.41%|   0:00:00.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.275|   -0.340|-320.036| -342.501|    98.41%|   0:00:01.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_52_/D                           |
|  -0.275|   -0.340|-320.066| -342.531|    98.42%|   0:00:04.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_42_/D                           |
|  -0.275|   -0.340|-319.561| -342.026|    98.42%|   0:00:02.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.275|   -0.340|-319.540| -342.005|    98.42%|   0:00:00.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.275|   -0.340|-319.433| -341.898|    98.42%|   0:00:01.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_15_/D                           |
|  -0.275|   -0.340|-319.377| -341.842|    98.42%|   0:00:01.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_9_/D                            |
|  -0.275|   -0.340|-319.211| -341.677|    98.42%|   0:00:01.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_38_/D                             |
|  -0.275|   -0.340|-319.198| -341.663|    98.42%|   0:00:00.0| 1749.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_28_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 28 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.336|-312.406| -335.791|    98.42%|   0:00:10.0| 1777.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.278|   -0.336|-312.380| -335.765|    98.42%|   0:00:02.0| 1777.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_16_/D                             |
|  -0.278|   -0.336|-312.203| -335.588|    98.42%|   0:00:00.0| 1777.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_35_/D                             |
|  -0.278|   -0.336|-312.157| -335.542|    98.42%|   0:00:00.0| 1777.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.278|   -0.336|-311.987| -335.372|    98.42%|   0:00:01.0| 1777.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 12 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.282|   -0.332|-309.422| -332.787|    98.42%|   0:00:09.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.282|   -0.332|-309.354| -332.719|    98.42%|   0:00:00.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory7_reg_20_/D  |
|  -0.282|   -0.332|-309.315| -332.680|    98.42%|   0:00:00.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.282|   -0.332|-309.263| -332.628|    98.42%|   0:00:01.0| 1815.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.282|   -0.332|-309.253| -332.619|    98.42%|   0:00:00.0| 1815.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.282|   -0.332|-309.160| -332.525|    98.42%|   0:00:01.0| 1815.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.282|   -0.332|-309.153| -332.518|    98.42%|   0:00:00.0| 1815.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.282|   -0.332|-309.042| -332.407|    98.43%|   0:00:00.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.282|   -0.332|-309.042| -332.407|    98.43%|   0:00:00.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.0 real=0:00:37.0 mem=1796.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.332|   -0.332| -23.365| -332.407|    98.43%|   0:00:00.0| 1796.2M|   WC_VIEW|  default| out[30]                                            |
|  -0.332|   -0.332| -23.242| -332.283|    98.43%|   0:00:01.0| 1796.2M|   WC_VIEW|  default| out[157]                                           |
|  -0.332|   -0.332| -23.187| -332.229|    98.43%|   0:00:00.0| 1796.2M|   WC_VIEW|  default| out[24]                                            |
|  -0.332|   -0.332| -23.166| -332.208|    98.43%|   0:00:00.0| 1796.2M|   WC_VIEW|  default| out[27]                                            |
|  -0.332|   -0.332| -23.082| -332.124|    98.43%|   0:00:00.0| 1796.2M|   WC_VIEW|  default| out[65]                                            |
|  -0.332|   -0.332| -23.057| -332.099|    98.43%|   0:00:00.0| 1796.2M|   WC_VIEW|  default| out[59]                                            |
|  -0.332|   -0.332| -23.057| -332.099|    98.43%|   0:00:00.0| 1796.2M|   WC_VIEW|  default| out[98]                                            |
|  -0.332|   -0.332| -22.962| -332.003|    98.43%|   0:00:00.0| 1796.2M|   WC_VIEW|  default| out[71]                                            |
|  -0.332|   -0.332| -22.823| -331.865|    98.44%|   0:00:00.0| 1796.2M|   WC_VIEW|  default| out[145]                                           |
|  -0.332|   -0.332| -22.823| -331.865|    98.44%|   0:00:01.0| 1796.2M|   WC_VIEW|  default| out[63]                                            |
|  -0.332|   -0.332| -22.823| -331.865|    98.44%|   0:00:00.0| 1796.2M|   WC_VIEW|  default| out[30]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:02.0 mem=1796.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.3 real=0:00:39.0 mem=1796.2M) ***
** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -331.865 Density 98.44
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 15 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:38.8 real=0:00:39.0 mem=1796.2M) ***
*** Starting refinePlace (0:24:21 mem=1777.1M) ***
Density distribution unevenness ratio = 0.987%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1777.1MB
Summary Report:
Instances move: 0 (out of 30467 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1777.1MB
*** Finished refinePlace (0:24:21 mem=1777.1M) ***
Density distribution unevenness ratio = 0.985%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1660.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1660.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1668.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1668.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.332  | -0.282  | -0.332  |
|           TNS (ns):|-331.899 |-309.060 | -22.839 |
|    Violating Paths:|  1984   |  1824   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.441%
       (98.406% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1668.6M
Info: 205 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1363.64MB/1363.64MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1363.64MB/1363.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1363.64MB/1363.64MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT)
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT): 10%
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT): 20%
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT): 30%
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT): 40%
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT): 50%
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT): 60%
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT): 70%
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT): 80%
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT): 90%

Finished Levelizing
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT)

Starting Activity Propagation
2025-Feb-19 00:38:10 (2025-Feb-19 08:38:10 GMT)
2025-Feb-19 00:38:11 (2025-Feb-19 08:38:11 GMT): 10%
2025-Feb-19 00:38:11 (2025-Feb-19 08:38:11 GMT): 20%

Finished Activity Propagation
2025-Feb-19 00:38:11 (2025-Feb-19 08:38:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1364.18MB/1364.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-19 00:38:11 (2025-Feb-19 08:38:11 GMT)
 ... Calculating switching power
2025-Feb-19 00:38:11 (2025-Feb-19 08:38:11 GMT): 10%
2025-Feb-19 00:38:12 (2025-Feb-19 08:38:12 GMT): 20%
2025-Feb-19 00:38:12 (2025-Feb-19 08:38:12 GMT): 30%
2025-Feb-19 00:38:12 (2025-Feb-19 08:38:12 GMT): 40%
2025-Feb-19 00:38:12 (2025-Feb-19 08:38:12 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-19 00:38:12 (2025-Feb-19 08:38:12 GMT): 60%
2025-Feb-19 00:38:13 (2025-Feb-19 08:38:13 GMT): 70%
2025-Feb-19 00:38:13 (2025-Feb-19 08:38:13 GMT): 80%
2025-Feb-19 00:38:14 (2025-Feb-19 08:38:14 GMT): 90%

Finished Calculating power
2025-Feb-19 00:38:14 (2025-Feb-19 08:38:14 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1364.27MB/1364.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1364.27MB/1364.27MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1364.27MB/1364.27MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-19 00:38:14 (2025-Feb-19 08:38:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.14063147 	   64.6095%
Total Switching Power:      43.30926059 	   34.0658%
Total Leakage Power:         1.68416696 	    1.3247%
Total Power:               127.13405913
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.93       3.115      0.3091       45.36       35.68
Macro                                  0           0       0.361       0.361       0.284
IO                                     0           0           0           0           0
Combinational                      36.43       32.44      0.9885       69.85       54.95
Clock (Combinational)              3.777       7.757     0.02555       11.56       9.093
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.14       43.31       1.684       127.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.14       43.31       1.684       127.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.777       7.757     0.02555       11.56       9.093
-----------------------------------------------------------------------------------------
Total                              3.777       7.757     0.02555       11.56       9.093
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_38 (CKBD16): 	    0.1601
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1373 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.13444e-10 F
* 		Total instances in design: 60042
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 29513
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1365.29MB/1365.29MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.332  TNS Slack -331.900 Density 98.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.41%|        -|  -0.332|-331.900|   0:00:00.0| 1941.5M|
|    98.28%|      666|  -0.332|-330.585|   0:00:18.0| 1941.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.332  TNS Slack -330.585 Density 98.28
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:19.5) (real = 0:00:19.0) **
*** Starting refinePlace (0:24:49 mem=1897.6M) ***
Density distribution unevenness ratio = 0.980%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1897.6MB
Summary Report:
Instances move: 0 (out of 30467 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1897.6MB
*** Finished refinePlace (0:24:49 mem=1897.6M) ***
Density distribution unevenness ratio = 0.978%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:16, real = 0:02:15, mem = 1660.9M, totSessionCpu=0:24:50 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1660.93M, totSessionCpu=0:24:50 .
**optDesign ... cpu = 0:02:16, real = 0:02:16, mem = 1660.9M, totSessionCpu=0:24:50 **

Info: 205 clock nets excluded from IPO operation.
Info: 205 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.332|   -0.332|-330.585| -330.585|    98.28%|   0:00:00.0| 1811.8M|   WC_VIEW|  default| out[30]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1811.8M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1811.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1401.75MB/1401.75MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1401.75MB/1401.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1401.75MB/1401.75MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-19 00:38:40 (2025-Feb-19 08:38:40 GMT)
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 10%
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 20%
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 30%
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 40%
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 50%
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 60%
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 70%
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 80%
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 90%

Finished Levelizing
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT)

Starting Activity Propagation
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT)
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 10%
2025-Feb-19 00:38:41 (2025-Feb-19 08:38:41 GMT): 20%

Finished Activity Propagation
2025-Feb-19 00:38:42 (2025-Feb-19 08:38:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1401.75MB/1401.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-19 00:38:42 (2025-Feb-19 08:38:42 GMT)
 ... Calculating switching power
2025-Feb-19 00:38:42 (2025-Feb-19 08:38:42 GMT): 10%
2025-Feb-19 00:38:42 (2025-Feb-19 08:38:42 GMT): 20%
2025-Feb-19 00:38:42 (2025-Feb-19 08:38:42 GMT): 30%
2025-Feb-19 00:38:42 (2025-Feb-19 08:38:42 GMT): 40%
2025-Feb-19 00:38:42 (2025-Feb-19 08:38:42 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-19 00:38:43 (2025-Feb-19 08:38:43 GMT): 60%
2025-Feb-19 00:38:43 (2025-Feb-19 08:38:43 GMT): 70%
2025-Feb-19 00:38:44 (2025-Feb-19 08:38:44 GMT): 80%
2025-Feb-19 00:38:44 (2025-Feb-19 08:38:44 GMT): 90%

Finished Calculating power
2025-Feb-19 00:38:45 (2025-Feb-19 08:38:45 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1401.75MB/1401.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1401.75MB/1401.75MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1401.75MB/1401.75MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-19 00:38:45 (2025-Feb-19 08:38:45 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       81.98312158 	   64.6410%
Total Switching Power:      43.16813399 	   34.0367%
Total Leakage Power:         1.67711962 	    1.3224%
Total Power:               126.82837529
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.96        3.11      0.3091       45.38       35.78
Macro                                  0           0       0.361       0.361      0.2846
IO                                     0           0           0           0           0
Combinational                      36.25        32.3      0.9814       69.53       54.82
Clock (Combinational)              3.777       7.757     0.02555       11.56       9.115
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              81.98       43.17       1.677       126.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      81.98       43.17       1.677       126.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.777       7.757     0.02555       11.56       9.115
-----------------------------------------------------------------------------------------
Total                              3.777       7.757     0.02555       11.56       9.115
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_38 (CKBD16): 	    0.1601
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1373 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.12896e-10 F
* 		Total instances in design: 60042
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 29513
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1402.01MB/1402.01MB)

*** Finished Leakage Power Optimization (cpu=0:00:31, real=0:00:30, mem=1660.93M, totSessionCpu=0:25:00).
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
**ERROR: (IMPOPT-310):	Design density (98.28%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:00 mem=1660.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32585,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.9 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/.AAE_4s5d0L/.AAE_7408/waveform.data...
*** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32585,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=0:00:37.8 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:12.8 real=0:00:12.0 totSessionCpu=0:00:37.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [52463 node(s), 69001 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.7 real=0:00:14.0 totSessionCpu=0:00:39.7 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/coe_eosdata_KLuv7D/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:14.1 real=0:00:14.0 totSessionCpu=0:25:14 mem=1660.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1660.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1668.9M
Loading timing data from /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/coe_eosdata_KLuv7D/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1668.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1668.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1668.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.332  | -0.281  | -0.332  |
|           TNS (ns):|-330.584 |-307.745 | -22.839 |
|    Violating Paths:|  1979   |  1819   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.442  | -0.126  | -0.442  |
|           TNS (ns):|-240.855 | -7.269  |-236.310 |
|    Violating Paths:|  1525   |   196   |  1408   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.310%
       (98.275% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:42, real = 0:02:43, mem = 1664.9M, totSessionCpu=0:25:17 **
*info: Run optDesign holdfix with 1 thread.
Info: 205 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:17.0 real=0:00:17.0 totSessionCpu=0:25:17 mem=1798.5M density=98.275% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4421
      TNS :    -240.8591
      #VP :         1525
  Density :      98.275%
------------------------------------------------------------------------------------------
 cpu=0:00:17.5 real=0:00:18.0 totSessionCpu=0:25:18 mem=1798.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4421
      TNS :    -240.8591
      #VP :         1525
  Density :      98.275%
------------------------------------------------------------------------------------------
 cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:25:18 mem=1798.5M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=0:25:18 mem=1798.5M density=98.275% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2829 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:17.9 real=0:00:18.0 totSessionCpu=0:25:18 mem=1798.5M density=98.275%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.281 ns
Total 0 nets layer assigned (1.4).
GigaOpt: setting up router preferences
        design wns: -0.2812
        slack threshold: 1.1388
GigaOpt: 10 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 971 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.332 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.3322
        slack threshold: 1.0878
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 971 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1776.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1776.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1776.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1776.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.332  | -0.281  | -0.332  |
|           TNS (ns):|-330.584 |-307.745 | -22.839 |
|    Violating Paths:|  1979   |  1819   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.310%
       (98.275% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1776.4M
**optDesign ... cpu = 0:02:48, real = 0:02:49, mem = 1608.2M, totSessionCpu=0:25:23 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Feb 19 00:39:09 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/U10 connects to NET inst[10] at location ( 75.100 74.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[10] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_149_ connects to NET out[149] at location ( 355.300 16.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[149] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_144_ connects to NET out[144] at location ( 346.900 16.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[144] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_105_ connects to NET out[105] at location ( 267.300 97.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[105] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_101_ connects to NET out[101] at location ( 270.100 91.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[101] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_70_ connects to NET out[70] at location ( 231.700 88.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[70] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_13_ connects to NET out[13] at location ( 82.500 32.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[13] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC3604_CTS_184 connects to NET core_instance/FE_USKN3604_CTS_184 at location ( 325.100 45.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L4_45 connects to NET core_instance/FE_USKN3604_CTS_184 at location ( 325.700 52.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3604_CTS_184 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3604_CTS_184 connects to NET core_instance/FE_USKN3533_CTS_184 at location ( 326.300 44.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3533_CTS_184 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3545_CTS_198 connects to NET core_instance/FE_USKN3530_CTS_198 at location ( 149.300 216.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3530_CTS_198 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_7 connects to NET core_instance/CTS_202 at location ( 162.500 375.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 connects to NET core_instance/CTS_202 at location ( 162.500 368.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_3 connects to NET core_instance/CTS_202 at location ( 160.100 340.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3542_CTS_201 connects to NET core_instance/CTS_201 at location ( 161.900 215.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_201 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3546_CTS_198 connects to NET core_instance/CTS_198 at location ( 142.500 214.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_198 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_46 connects to NET core_instance/CTS_186 at location ( 305.900 81.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_35 connects to NET core_instance/CTS_186 at location ( 278.100 45.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_156_ connects to NET core_instance/CTS_184 at location ( 358.900 14.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3605_CTS_184 connects to NET core_instance/CTS_184 at location ( 329.900 43.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_184 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_178 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_171 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_168 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 27 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 69
#  Number of instances deleted (including moved) = 46
#  Number of instances resized = 757
#  Number of instances with same cell size swap = 19
#  Number of instances with pin swaps = 9
#  Total number of placement changes (moved instances are counted twice) = 872
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32583 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#971/32458 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1262.60 (MB), peak = 1449.83 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 215.295 158.500 ) on M1 for NET FE_PSN26_out_39_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 267.200 221.500 ) on M1 for NET core_instance/CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 231.520 252.100 ) on M1 for NET core_instance/CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 235.920 246.700 ) on M1 for NET core_instance/CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 228.920 252.100 ) on M1 for NET core_instance/CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 227.920 250.300 ) on M1 for NET core_instance/CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 219.120 257.500 ) on M1 for NET core_instance/CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 201.120 253.900 ) on M1 for NET core_instance/CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 202.320 253.900 ) on M1 for NET core_instance/CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 299.850 296.795 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 228.450 217.595 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 265.450 221.195 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 228.400 225.000 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 163.960 138.700 ) on M1 for NET core_instance/CTS_163. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 49.760 149.500 ) on M1 for NET core_instance/CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 131.760 149.500 ) on M1 for NET core_instance/CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 87.960 149.500 ) on M1 for NET core_instance/CTS_171. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 86.600 149.195 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 130.400 149.195 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 48.400 149.195 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2269 routed nets are extracted.
#    987 (3.03%) extracted nets are partially routed.
#30176 routed nets are imported.
#13 (0.04%) nets are without wires.
#127 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32585.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 987
#
#Start data preparation...
#
#Data preparation is done on Wed Feb 19 00:39:13 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Feb 19 00:39:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.56%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.82%
#
#  215 nets (0.66%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1265.06 (MB), peak = 1449.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.67 (MB), peak = 1449.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.88 (MB), peak = 1449.83 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.12 (MB), peak = 1449.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 127 (skipped).
#Total number of routable nets = 32458.
#Total number of nets in the design = 32585.
#
#1000 routable nets have only global wires.
#31458 routable nets have only detail routed wires.
#104 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#495 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 46                 58             896  
#-------------------------------------------------------------------
#        Total                 46                 58             896  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                215                384           31859  
#-------------------------------------------------------------------
#        Total                215                384           31859  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      9(0.04%)      1(0.00%)   (0.04%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     10(0.01%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 619393 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 830 um.
#Total wire length on LAYER M2 = 167029 um.
#Total wire length on LAYER M3 = 226524 um.
#Total wire length on LAYER M4 = 147728 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2867 um.
#Total wire length on LAYER M7 = 15046 um.
#Total wire length on LAYER M8 = 18671 um.
#Total number of vias = 232277
#Total number of multi-cut vias = 160770 ( 69.2%)
#Total number of single cut vias = 71507 ( 30.8%)
#Up-Via Summary (total 232277):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69563 ( 64.4%)     38426 ( 35.6%)     107989
#  Metal 2        1624 (  1.8%)     90894 ( 98.2%)      92518
#  Metal 3         150 (  0.7%)     21940 ( 99.3%)      22090
#  Metal 4          46 (  0.8%)      5382 ( 99.2%)       5428
#  Metal 5          19 (  1.1%)      1636 ( 98.9%)       1655
#  Metal 6          51 (  3.4%)      1471 ( 96.6%)       1522
#  Metal 7          54 (  5.0%)      1021 ( 95.0%)       1075
#-----------------------------------------------------------
#                71507 ( 30.8%)    160770 ( 69.2%)     232277 
#
#Total number of involved priority nets 43
#Maximum src to sink distance for priority net 405.2
#Average of max src_to_sink distance for priority net 79.6
#Average of ave src_to_sink distance for priority net 52.0
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1307.12 (MB), peak = 1449.83 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.90 (MB), peak = 1449.83 (MB)
#Start Track Assignment.
#Done with 112 horizontal wires in 2 hboxes and 86 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 619496 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 887 um.
#Total wire length on LAYER M2 = 167035 um.
#Total wire length on LAYER M3 = 226553 um.
#Total wire length on LAYER M4 = 147734 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2868 um.
#Total wire length on LAYER M7 = 15048 um.
#Total wire length on LAYER M8 = 18672 um.
#Total number of vias = 232260
#Total number of multi-cut vias = 160770 ( 69.2%)
#Total number of single cut vias = 71490 ( 30.8%)
#Up-Via Summary (total 232260):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69557 ( 64.4%)     38426 ( 35.6%)     107983
#  Metal 2        1615 (  1.7%)     90894 ( 98.3%)      92509
#  Metal 3         148 (  0.7%)     21940 ( 99.3%)      22088
#  Metal 4          46 (  0.8%)      5382 ( 99.2%)       5428
#  Metal 5          19 (  1.1%)      1636 ( 98.9%)       1655
#  Metal 6          51 (  3.4%)      1471 ( 96.6%)       1522
#  Metal 7          54 (  5.0%)      1021 ( 95.0%)       1075
#-----------------------------------------------------------
#                71490 ( 30.8%)    160770 ( 69.2%)     232260 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1339.14 (MB), peak = 1449.83 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 75.56 (MB)
#Total memory = 1339.14 (MB)
#Peak memory = 1449.83 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.5% of the total area was rechecked for DRC, and 45.9% required routing.
#    number of violations = 121
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort      Mar   Totals
#	M1           20        5       12        1       11        1        0       50
#	M2           37       26        7        0        0        0        1       71
#	Totals       57       31       19        1       11        1        1      121
#826 out of 60042 instances need to be verified(marked ipoed).
#33.3% of the total area is being checked for drcs
#33.3% of the total area was checked
#    number of violations = 504
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Others   Totals
#	M1          174       38       60      139       11        3        1      426
#	M2           39       27       11        0        0        0        1       78
#	Totals      213       65       71      139       11        3        2      504
#cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1357.15 (MB), peak = 1449.83 (MB)
#start 1st optimization iteration ...
#    number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           12        6        1        5       24
#	M2            0        0        8        0        8
#	Totals       12        6        9        5       32
#    number of process antenna violations = 14
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1329.95 (MB), peak = 1449.83 (MB)
#start 2nd optimization iteration ...
#    number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           12        1        1        5        0       19
#	M2            1        0        2        2        1        6
#	Totals       13        1        3        7        1       25
#    number of process antenna violations = 14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1318.73 (MB), peak = 1449.83 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#    number of process antenna violations = 14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1315.60 (MB), peak = 1449.83 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1306.38 (MB), peak = 1449.83 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.13 (MB), peak = 1449.83 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1294.85 (MB), peak = 1449.83 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 618964 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 858 um.
#Total wire length on LAYER M2 = 166365 um.
#Total wire length on LAYER M3 = 226639 um.
#Total wire length on LAYER M4 = 147849 um.
#Total wire length on LAYER M5 = 40687 um.
#Total wire length on LAYER M6 = 2857 um.
#Total wire length on LAYER M7 = 15040 um.
#Total wire length on LAYER M8 = 18668 um.
#Total number of vias = 233859
#Total number of multi-cut vias = 156943 ( 67.1%)
#Total number of single cut vias = 76916 ( 32.9%)
#Up-Via Summary (total 233859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70826 ( 65.4%)     37391 ( 34.6%)     108217
#  Metal 2        4605 (  4.9%)     88864 ( 95.1%)      93469
#  Metal 3         996 (  4.4%)     21429 ( 95.6%)      22425
#  Metal 4         201 (  3.7%)      5249 ( 96.3%)       5450
#  Metal 5          17 (  1.0%)      1642 ( 99.0%)       1659
#  Metal 6         130 (  8.6%)      1390 ( 91.4%)       1520
#  Metal 7         141 ( 12.6%)       978 ( 87.4%)       1119
#-----------------------------------------------------------
#                76916 ( 32.9%)    156943 ( 67.1%)     233859 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:20
#Elapsed time = 00:01:20
#Increased memory = -50.34 (MB)
#Total memory = 1288.80 (MB)
#Peak memory = 1449.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1290.53 (MB), peak = 1449.83 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 618964 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 858 um.
#Total wire length on LAYER M2 = 166365 um.
#Total wire length on LAYER M3 = 226639 um.
#Total wire length on LAYER M4 = 147849 um.
#Total wire length on LAYER M5 = 40687 um.
#Total wire length on LAYER M6 = 2857 um.
#Total wire length on LAYER M7 = 15040 um.
#Total wire length on LAYER M8 = 18668 um.
#Total number of vias = 233859
#Total number of multi-cut vias = 156943 ( 67.1%)
#Total number of single cut vias = 76916 ( 32.9%)
#Up-Via Summary (total 233859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70826 ( 65.4%)     37391 ( 34.6%)     108217
#  Metal 2        4605 (  4.9%)     88864 ( 95.1%)      93469
#  Metal 3         996 (  4.4%)     21429 ( 95.6%)      22425
#  Metal 4         201 (  3.7%)      5249 ( 96.3%)       5450
#  Metal 5          17 (  1.0%)      1642 ( 99.0%)       1659
#  Metal 6         130 (  8.6%)      1390 ( 91.4%)       1520
#  Metal 7         141 ( 12.6%)       978 ( 87.4%)       1119
#-----------------------------------------------------------
#                76916 ( 32.9%)    156943 ( 67.1%)     233859 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Feb 19 00:40:43 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.53 (MB), peak = 1449.83 (MB)
#
#Start Post Route Wire Spread.
#Done with 834 horizontal wires in 3 hboxes and 1218 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 619586 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 858 um.
#Total wire length on LAYER M2 = 166503 um.
#Total wire length on LAYER M3 = 226869 um.
#Total wire length on LAYER M4 = 148057 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2859 um.
#Total wire length on LAYER M7 = 15059 um.
#Total wire length on LAYER M8 = 18684 um.
#Total number of vias = 233859
#Total number of multi-cut vias = 156943 ( 67.1%)
#Total number of single cut vias = 76916 ( 32.9%)
#Up-Via Summary (total 233859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70826 ( 65.4%)     37391 ( 34.6%)     108217
#  Metal 2        4605 (  4.9%)     88864 ( 95.1%)      93469
#  Metal 3         996 (  4.4%)     21429 ( 95.6%)      22425
#  Metal 4         201 (  3.7%)      5249 ( 96.3%)       5450
#  Metal 5          17 (  1.0%)      1642 ( 99.0%)       1659
#  Metal 6         130 (  8.6%)      1390 ( 91.4%)       1520
#  Metal 7         141 ( 12.6%)       978 ( 87.4%)       1119
#-----------------------------------------------------------
#                76916 ( 32.9%)    156943 ( 67.1%)     233859 
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1333.98 (MB), peak = 1449.83 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 619586 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 858 um.
#Total wire length on LAYER M2 = 166503 um.
#Total wire length on LAYER M3 = 226869 um.
#Total wire length on LAYER M4 = 148057 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2859 um.
#Total wire length on LAYER M7 = 15059 um.
#Total wire length on LAYER M8 = 18684 um.
#Total number of vias = 233859
#Total number of multi-cut vias = 156943 ( 67.1%)
#Total number of single cut vias = 76916 ( 32.9%)
#Up-Via Summary (total 233859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70826 ( 65.4%)     37391 ( 34.6%)     108217
#  Metal 2        4605 (  4.9%)     88864 ( 95.1%)      93469
#  Metal 3         996 (  4.4%)     21429 ( 95.6%)      22425
#  Metal 4         201 (  3.7%)      5249 ( 96.3%)       5450
#  Metal 5          17 (  1.0%)      1642 ( 99.0%)       1659
#  Metal 6         130 (  8.6%)      1390 ( 91.4%)       1520
#  Metal 7         141 ( 12.6%)       978 ( 87.4%)       1119
#-----------------------------------------------------------
#                76916 ( 32.9%)    156943 ( 67.1%)     233859 
#
#
#Start Post Route via swapping..
#52.96% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1300.43 (MB), peak = 1449.83 (MB)
#    number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:20, memory = 1300.75 (MB), peak = 1449.83 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 619586 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 858 um.
#Total wire length on LAYER M2 = 166503 um.
#Total wire length on LAYER M3 = 226869 um.
#Total wire length on LAYER M4 = 148057 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2859 um.
#Total wire length on LAYER M7 = 15059 um.
#Total wire length on LAYER M8 = 18684 um.
#Total number of vias = 233859
#Total number of multi-cut vias = 162645 ( 69.5%)
#Total number of single cut vias = 71214 ( 30.5%)
#Up-Via Summary (total 233859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69462 ( 64.2%)     38755 ( 35.8%)     108217
#  Metal 2        1503 (  1.6%)     91966 ( 98.4%)      93469
#  Metal 3         109 (  0.5%)     22316 ( 99.5%)      22425
#  Metal 4          34 (  0.6%)      5416 ( 99.4%)       5450
#  Metal 5           6 (  0.4%)      1653 ( 99.6%)       1659
#  Metal 6          37 (  2.4%)      1483 ( 97.6%)       1520
#  Metal 7          63 (  5.6%)      1056 ( 94.4%)       1119
#-----------------------------------------------------------
#                71214 ( 30.5%)    162645 ( 69.5%)     233859 
#
#detailRoute Statistics:
#Cpu time = 00:01:48
#Elapsed time = 00:01:48
#Increased memory = -40.12 (MB)
#Total memory = 1299.02 (MB)
#Peak memory = 1449.83 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32585 NETS and 0 SPECIALNETS signatures
#Created 60043 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.32 (MB), peak = 1449.83 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.55 (MB), peak = 1449.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:00
#Elapsed time = 00:02:00
#Increased memory = -81.67 (MB)
#Total memory = 1244.27 (MB)
#Peak memory = 1449.83 (MB)
#Number of warnings = 63
#Total number of warnings = 184
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb 19 00:41:09 2025
#
**optDesign ... cpu = 0:04:49, real = 0:04:49, mem = 1557.8M, totSessionCpu=0:27:23 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=60042 and nets=32585 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/fullchip_7408_lbnKBT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1557.8M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1607.7M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1607.7M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1607.7M)
Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1607.7M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1607.7M)
Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 1611.7M)
Extracted 70.0004% (CPU Time= 0:00:02.8  MEM= 1611.7M)
Extracted 80.0006% (CPU Time= 0:00:03.8  MEM= 1611.7M)
Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1611.7M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1611.7M)
Number of Extracted Resistors     : 588528
Number of Extracted Ground Cap.   : 578883
Number of Extracted Coupling Cap. : 955508
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1591.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:06.0  MEM: 1591.727M)
**optDesign ... cpu = 0:04:55, real = 0:04:55, mem = 1557.9M, totSessionCpu=0:27:30 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32585,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1653.37 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/.AAE_4s5d0L/.AAE_7408/waveform.data...
*** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1653.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32585,  6.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1629.41 CPU=0:00:02.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1629.4M) ***
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=0:27:44 mem=1629.4M)
**optDesign ... cpu = 0:05:10, real = 0:05:10, mem = 1560.0M, totSessionCpu=0:27:44 **
*** Timing NOT met, worst failing slack is -0.333
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 205 clock nets excluded from IPO operation.
*info: 205 clock nets excluded
*info: 2 special nets excluded.
*info: 125 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.333 TNS Slack -328.788 Density 98.28
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.287|   -0.333|-306.006| -328.788|    98.28%|   0:00:00.0| 1801.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.287|   -0.333|-306.006| -328.788|    98.28%|   0:00:01.0| 1801.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_18_/D                           |
|  -0.287|   -0.333|-306.006| -328.788|    98.28%|   0:00:01.0| 1801.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.287|   -0.333|-306.006| -328.788|    98.28%|   0:00:00.0| 1801.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1801.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1801.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1801.9M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:17, real = 0:05:17, mem = 1650.9M, totSessionCpu=0:27:51 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1650.91M, totSessionCpu=0:27:51 .
**optDesign ... cpu = 0:05:17, real = 0:05:17, mem = 1650.9M, totSessionCpu=0:27:51 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:18, real = 0:05:18, mem = 1650.9M, totSessionCpu=0:27:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1708.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1708.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32585,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.2 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/.AAE_4s5d0L/.AAE_7408/waveform.data...
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32585,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:00:51.2 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-7:0-1.-2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.4, mem=1708.2M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1652.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1652.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.333  | -0.287  | -0.333  |
|           TNS (ns):|-328.789 |-306.006 | -22.782 |
|    Violating Paths:|  1978   |  1818   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.442  | -0.123  | -0.442  |
|           TNS (ns):|-239.486 | -7.143  |-235.023 |
|    Violating Paths:|  1525   |   195   |  1408   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.310%
       (98.275% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1652.9M
**optDesign ... cpu = 0:05:32, real = 0:05:33, mem = 1650.9M, totSessionCpu=0:28:07 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1599.3M, totSessionCpu=0:28:10 **
#Created 847 library cell signatures
#Created 32585 NETS and 0 SPECIALNETS signatures
#Created 60043 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.68 (MB), peak = 1449.83 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.68 (MB), peak = 1449.83 (MB)
Begin checking placement ... (start mem=1599.3M, init mem=1599.3M)
*info: Placed = 60042          (Fixed = 62)
*info: Unplaced = 0           
Placement Density:98.28%(206864/210495)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1599.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30529

Instance distribution across the VT partitions:

 LVT : inst = 13681 (44.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13681 (44.8%)

 HVT : inst = 16848 (55.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16848 (55.2%)

Reporting took 0 sec
All-RC-Corners-Per-Net-In-Memory is turned ON...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=60042 and nets=32585 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/fullchip_7408_lbnKBT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1591.3M)
Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1641.2M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1641.2M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1641.2M)
Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1641.2M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1641.2M)
Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 1645.2M)
Extracted 70.0004% (CPU Time= 0:00:02.8  MEM= 1645.2M)
Extracted 80.0006% (CPU Time= 0:00:03.8  MEM= 1645.2M)
Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1645.2M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1645.2M)
Number of Extracted Resistors     : 588528
Number of Extracted Ground Cap.   : 578883
Number of Extracted Coupling Cap. : 955508
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1625.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:06.0  MEM: 1625.203M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32585,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1683.92 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/.AAE_4s5d0L/.AAE_7408/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 1683.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32585,  6.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1659.96 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1660.0M) ***
*** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:28:33 mem=1660.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1660.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1660.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1660.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1660.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.333  | -0.287  | -0.333  |
|           TNS (ns):|-328.789 |-306.006 | -22.782 |
|    Violating Paths:|  1978   |  1818   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.310%
       (98.275% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1660.0M
**optDesign ... cpu = 0:00:24, real = 0:00:23, mem = 1564.8M, totSessionCpu=0:28:34 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1629.57M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 205 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.33 |          0|          0|          0|  98.28  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.33 |          0|          0|          0|  98.28  |   0:00:00.0|    1871.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1871.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:31, real = 0:00:30, mem = 1725.6M, totSessionCpu=0:28:41 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1725.62M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1725.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1725.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1735.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1735.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1725.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.333  | -0.287  | -0.333  |
|           TNS (ns):|-328.789 |-306.006 | -22.782 |
|    Violating Paths:|  1978   |  1818   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.310%
       (98.275% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1735.6M
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1725.6M, totSessionCpu=0:28:43 **
** Profile ** Start :  cpu=0:00:00.0, mem=1716.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1716.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1716.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1716.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.333  | -0.287  | -0.333  |
|           TNS (ns):|-328.789 |-306.006 | -22.782 |
|    Violating Paths:|  1978   |  1818   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.310%
       (98.275% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1716.1M
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1658.9M, totSessionCpu=0:28:45 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Feb 19 00:42:31 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32583 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#971/32458 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1352.17 (MB), peak = 1449.83 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.15 (MB)
#Total memory = 1352.17 (MB)
#Peak memory = 1449.83 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1354.03 (MB), peak = 1449.83 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1354.04 (MB), peak = 1449.83 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 619586 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 858 um.
#Total wire length on LAYER M2 = 166503 um.
#Total wire length on LAYER M3 = 226869 um.
#Total wire length on LAYER M4 = 148057 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2859 um.
#Total wire length on LAYER M7 = 15059 um.
#Total wire length on LAYER M8 = 18684 um.
#Total number of vias = 233859
#Total number of multi-cut vias = 162645 ( 69.5%)
#Total number of single cut vias = 71214 ( 30.5%)
#Up-Via Summary (total 233859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69462 ( 64.2%)     38755 ( 35.8%)     108217
#  Metal 2        1503 (  1.6%)     91966 ( 98.4%)      93469
#  Metal 3         109 (  0.5%)     22316 ( 99.5%)      22425
#  Metal 4          34 (  0.6%)      5416 ( 99.4%)       5450
#  Metal 5           6 (  0.4%)      1653 ( 99.6%)       1659
#  Metal 6          37 (  2.4%)      1483 ( 97.6%)       1520
#  Metal 7          63 (  5.6%)      1056 ( 94.4%)       1119
#-----------------------------------------------------------
#                71214 ( 30.5%)    162645 ( 69.5%)     233859 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.16 (MB)
#Total memory = 1352.33 (MB)
#Peak memory = 1449.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1354.07 (MB), peak = 1449.83 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 619586 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 858 um.
#Total wire length on LAYER M2 = 166503 um.
#Total wire length on LAYER M3 = 226869 um.
#Total wire length on LAYER M4 = 148057 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2859 um.
#Total wire length on LAYER M7 = 15059 um.
#Total wire length on LAYER M8 = 18684 um.
#Total number of vias = 233859
#Total number of multi-cut vias = 162645 ( 69.5%)
#Total number of single cut vias = 71214 ( 30.5%)
#Up-Via Summary (total 233859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69462 ( 64.2%)     38755 ( 35.8%)     108217
#  Metal 2        1503 (  1.6%)     91966 ( 98.4%)      93469
#  Metal 3         109 (  0.5%)     22316 ( 99.5%)      22425
#  Metal 4          34 (  0.6%)      5416 ( 99.4%)       5450
#  Metal 5           6 (  0.4%)      1653 ( 99.6%)       1659
#  Metal 6          37 (  2.4%)      1483 ( 97.6%)       1520
#  Metal 7          63 (  5.6%)      1056 ( 94.4%)       1119
#-----------------------------------------------------------
#                71214 ( 30.5%)    162645 ( 69.5%)     233859 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.16 (MB), peak = 1449.83 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.21 (MB), peak = 1449.83 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 619586 um.
#Total half perimeter of net bounding box = 540109 um.
#Total wire length on LAYER M1 = 858 um.
#Total wire length on LAYER M2 = 166503 um.
#Total wire length on LAYER M3 = 226869 um.
#Total wire length on LAYER M4 = 148057 um.
#Total wire length on LAYER M5 = 40698 um.
#Total wire length on LAYER M6 = 2859 um.
#Total wire length on LAYER M7 = 15059 um.
#Total wire length on LAYER M8 = 18684 um.
#Total number of vias = 233859
#Total number of multi-cut vias = 162645 ( 69.5%)
#Total number of single cut vias = 71214 ( 30.5%)
#Up-Via Summary (total 233859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69462 ( 64.2%)     38755 ( 35.8%)     108217
#  Metal 2        1503 (  1.6%)     91966 ( 98.4%)      93469
#  Metal 3         109 (  0.5%)     22316 ( 99.5%)      22425
#  Metal 4          34 (  0.6%)      5416 ( 99.4%)       5450
#  Metal 5           6 (  0.4%)      1653 ( 99.6%)       1659
#  Metal 6          37 (  2.4%)      1483 ( 97.6%)       1520
#  Metal 7          63 (  5.6%)      1056 ( 94.4%)       1119
#-----------------------------------------------------------
#                71214 ( 30.5%)    162645 ( 69.5%)     233859 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 11.30 (MB)
#Total memory = 1363.47 (MB)
#Peak memory = 1449.83 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32585 NETS and 0 SPECIALNETS signatures
#Created 60043 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.28 (MB), peak = 1449.83 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.42 (MB), peak = 1449.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -51.26 (MB)
#Total memory = 1341.63 (MB)
#Peak memory = 1449.83 (MB)
#Number of warnings = 1
#Total number of warnings = 185
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb 19 00:42:41 2025
#
**optDesign ... cpu = 0:00:45, real = 0:00:44, mem = 1658.5M, totSessionCpu=0:28:55 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=60042 and nets=32585 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/fullchip_7408_lbnKBT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1658.5M)
Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1700.4M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1700.4M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1700.4M)
Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1700.4M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1700.4M)
Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 1704.4M)
Extracted 70.0004% (CPU Time= 0:00:02.8  MEM= 1704.4M)
Extracted 80.0006% (CPU Time= 0:00:03.8  MEM= 1704.4M)
Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1704.4M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1704.4M)
Number of Extracted Resistors     : 588528
Number of Extracted Ground Cap.   : 578883
Number of Extracted Coupling Cap. : 955508
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/fullchip_7408_lbnKBT.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_7408_ieng6-ece-07.ucsd.edu_ttalapaneni_skpeG3/fullchip_7408_lbnKBT.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.
**ERROR: (LS_PLACEOPT::runCurrentState): Internal failure executing '::LS_PLACEOPT::PR:doGenTimingWindow' **ERROR: (IMPOPT-460):	optDesign command aborted.

 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
0
