{"cursor":"8787","size":15,"audio":[],"currentlang":"en","article":"\n'SSE2', 'Streaming SIMD Extensions 2', is one of the Intel SIMD (Single\nInstruction, Multiple Data) processor supplementary instruction sets first\nintroduced by Intel with the initial version of the Pentium 4 in 2001. It\nextends the earlier SSE instruction set, and is intended to fully replace MMX.\nIntel extended SSE2 to create SSE3 in 2004. SSE2 added 144 new instructions to\nSSE, which has 70 instructions. Competing chip-maker AMD added support for SSE2\nwith the introduction of their Opteron and Athlon 64 ranges of AMD64 64-bit\nCPUs in 2003.\n","linknr":212,"url":"SSE2","recorded":1375054935,"links":["/w/index.php?title=SSE2&action=edit","/w/index.php?title=SSE2&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//en.wikipedia.org/w/index.php?title=SSE2&action=edit","/wiki/Help:Introduction_to_referencing/1","/wiki/Template:Citation_needed","/wiki/Wikipedia:Verifiability#Burden_of_evidence","/wiki/SIMD","/wiki/Processor_supplementary_instruction","/wiki/Intel","/wiki/Pentium_4","/wiki/Streaming_SIMD_Extensions","/wiki/MMX_(instruction_set)","/wiki/SSE3","/wiki/AMD","/wiki/Opteron","/wiki/Athlon_64","/wiki/X86-64","#Changes","#Differences_between_x87_FPU_and_SSE2","#Differences_between_MMX_and_SSE2","#Compiler_usage","#CPUs_supporting_SSE2","#Notable_IA-32_CPUs_not_supporting_SSE2","#References","#See_also","/w/index.php?title=SSE2&action=edit&section=1","/wiki/X87","/wiki/X87","/wiki/CPU_cache","/wiki/Cache_pollution","/wiki/X86-64","/w/index.php?title=SSE2&action=edit&section=2","/wiki/Roundoff_error","/wiki/Floating_point#IEEE_754_design_rationale","/wiki/C99","/w/index.php?title=SSE2&action=edit&section=3","/wiki/Data_structure_alignment","/wiki/Throughput","/wiki/X86","/wiki/Intel","/wiki/SSE3","/wiki/Core_(microarchitecture)","/w/index.php?title=SSE2&action=edit&section=4","/wiki/Microsoft_Visual_Studio","/wiki/Visual_C%2B%2B","/wiki/MASM","/wiki/Intel_C%2B%2B_Compiler","/wiki/GNU_Compiler_Collection","/wiki/Automatic_vectorization","/wiki/Sun_Studio_Compiler_Suite","/w/index.php?title=SSE2&action=edit&section=5","/wiki/AMD_K8","/wiki/Athlon_64","/wiki/Sempron","/wiki/Turion_64","/wiki/Phenom_(processor)","/wiki/Intel","/wiki/NetBurst_(microarchitecture)","/wiki/Pentium_4","/wiki/Xeon","/wiki/Celeron","/wiki/Celeron_D","/wiki/Pentium_M","/wiki/Celeron_M","/wiki/Intel_Core","/wiki/Intel_Core_2","/wiki/Intel_Core_i5","/wiki/Intel_Core_i7","/wiki/Intel_Atom","/wiki/Transmeta_Efficeon","/wiki/VIA_C7","/wiki/VIA_Nano","/w/index.php?title=SSE2&action=edit&section=6","/wiki/IA-32","/wiki/X86-64","/wiki/IA-32","/wiki/X86-64","#cite_note-1","#cite_note-2","#cite_note-3","/wiki/AMD","/wiki/Athlon_64","/wiki/Socket_A","/wiki/Intel","/wiki/Pentium_4","/wiki/VIA_C3","/wiki/Transmeta_Crusoe","/w/index.php?title=SSE2&action=edit&section=7","#cite_ref-1","https://www.cs.washington.edu/education/courses/351/12wi/supp-docs/abi.pdf","#cite_ref-2","http://www.agner.org/optimize/optimizing_cpp.pdf","#cite_ref-3","http://windows.microsoft.com/en-GB/windows-8/what-is-pae-nx-sse2","/w/index.php?title=SSE2&action=edit&section=8","/wiki/X86_instruction_listings#SSE2_instructions","/wiki/Template:Multimedia_extensions","/wiki/Template_talk:Multimedia_extensions","//en.wikipedia.org/w/index.php?title=Template:Multimedia_extensions&action=edit","/wiki/Reduced_instruction_set_computing","/wiki/PA-RISC","/wiki/Multimedia_Acceleration_eXtensions","/wiki/SPARC","/wiki/Visual_Instruction_Set","/wiki/MIPS_architecture","/wiki/MDMX","/wiki/MIPS-3D","/wiki/DEC_Alpha","/wiki/DEC_Alpha#Motion_Video_Instructions_.28MVI.29","/wiki/Power_Architecture","/wiki/AltiVec","/wiki/ARM_architecture","/wiki/ARM_architecture#Advanced_SIMD_.28NEON.29","/wiki/X86","/wiki/MMX_(instruction_set)","/wiki/3DNow!","/wiki/Streaming_SIMD_Extensions","/wiki/SSE3","/wiki/SSSE3","/wiki/SSE4","/wiki/SSE5","/wiki/AES_instruction_set","/wiki/Advanced_Vector_Extensions","/wiki/CVT16_instruction_set","/wiki/XOP_instruction_set","/wiki/FMA_instruction_set","/wiki/X86","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=SSE2&oldid=557509404","/wiki/Help:Categories","/wiki/Category:X86_instructions","/wiki/Category:SIMD_computing","/wiki/Category:Articles_needing_additional_references_from_May_2013","/wiki/Category:All_articles_needing_additional_references","/w/index.php?title=Special:UserLogin&returnto=SSE2&type=signup","/w/index.php?title=Special:UserLogin&returnto=SSE2","/wiki/SSE2","/wiki/Talk:SSE2","#","/wiki/SSE2","/w/index.php?title=SSE2&action=edit","/w/index.php?title=SSE2&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/SSE2","/wiki/Special:RecentChangesLinked/SSE2","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=SSE2&oldid=557509404","/w/index.php?title=SSE2&action=info","//www.wikidata.org/wiki/Q900402","/w/index.php?title=Special:Cite&page=SSE2&id=557509404","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=SSE2","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=SSE2&oldid=557509404&writer=rl","/w/index.php?title=SSE2&printable=yes","//de.wikipedia.org/wiki/Streaming_SIMD_Extensions_2","//et.wikipedia.org/wiki/SSE2","//es.wikipedia.org/wiki/SSE2","//fr.wikipedia.org/wiki/Streaming_SIMD_Extension_2","//ko.wikipedia.org/wiki/SSE2","//it.wikipedia.org/wiki/SSE2","//hu.wikipedia.org/wiki/SSE2","//nl.wikipedia.org/wiki/SSE2","//no.wikipedia.org/wiki/SSE2","//pl.wikipedia.org/wiki/SSE2","//pt.wikipedia.org/wiki/SSE2","//ru.wikipedia.org/wiki/SSE2","//fi.wikipedia.org/wiki/SSE2","//uk.wikipedia.org/wiki/SSE2","//zh.wikipedia.org/wiki/SSE2","#","//www.wikidata.org/wiki/Q900402#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/SSE2","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["microarchitecture","instruction_set","microarchitecture","processor"],"pdf":["https://www.cs.washington.edu/education/courses/351/12wi/supp-docs/abi.pdf","http://www.agner.org/optimize/optimizing_cpp.pdf"],"categories":["X86 instructions","SIMD computing"],"headings":["Changes","Differences between x87 FPU and SSE2","Differences between MMX and SSE2","Compiler usage","CPUs supporting SSE2","Notable IA-32 CPUs not supporting SSE2","References","See also"],"image":["//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["mmx","instruction_set"],["core","microarchitecture"],["phenom","processor"],["netburst","microarchitecture"]],"members":["core","mmx","netburst","phenom"],"related":["SIMD","Processor_supplementary_instruction","Intel","Pentium_4","Streaming_SIMD_Extensions","MMX_(instruction_set)","SSE3","AMD","Opteron","Athlon_64","X86-64","X87","X87","CPU_cache","Cache_pollution","X86-64","Roundoff_error","C99","Data_structure_alignment","Throughput","X86","Intel","SSE3","Core_(microarchitecture)","Microsoft_Visual_Studio","Visual_C++","MASM","Intel_C++_Compiler","GNU_Compiler_Collection","Automatic_vectorization","Sun_Studio_Compiler_Suite","AMD_K8","Athlon_64","Sempron","Turion_64","Phenom_(processor)","Intel","NetBurst_(microarchitecture)","Pentium_4","Xeon","Celeron","Celeron_D","Pentium_M","Celeron_M","Intel_Core","Intel_Core_2","Intel_Core_i5","Intel_Core_i7","Intel_Atom","Transmeta_Efficeon","VIA_C7","VIA_Nano","IA-32","X86-64","IA-32","X86-64","AMD","Athlon_64","Socket_A","Intel","Pentium_4","VIA_C3","Transmeta_Crusoe"]}