ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_enet.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.enet_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	enet_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	enet_deinit:
  26              	.LFB116:
  27              		.file 1 "lib/GD32F4xx/Source/gd32f4xx_enet.c"
   1:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
   2:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \file    gd32f4xx_enet.c
   3:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief   ENET driver
   4:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
   5:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
  10:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  11:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*
  12:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:lib/GD32F4xx/Source/gd32f4xx_enet.c **** are permitted provided that the following conditions are met:
  15:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  16:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:lib/GD32F4xx/Source/gd32f4xx_enet.c ****        list of conditions and the following disclaimer.
  18:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:lib/GD32F4xx/Source/gd32f4xx_enet.c ****        this list of conditions and the following disclaimer in the documentation
  20:lib/GD32F4xx/Source/gd32f4xx_enet.c ****        and/or other materials provided with the distribution.
  21:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:lib/GD32F4xx/Source/gd32f4xx_enet.c ****        may be used to endorse or promote products derived from this software without
  23:lib/GD32F4xx/Source/gd32f4xx_enet.c ****        specific prior written permission.
  24:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  25:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:lib/GD32F4xx/Source/gd32f4xx_enet.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:lib/GD32F4xx/Source/gd32f4xx_enet.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:lib/GD32F4xx/Source/gd32f4xx_enet.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:lib/GD32F4xx/Source/gd32f4xx_enet.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:lib/GD32F4xx/Source/gd32f4xx_enet.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:lib/GD32F4xx/Source/gd32f4xx_enet.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 2


  32:lib/GD32F4xx/Source/gd32f4xx_enet.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:lib/GD32F4xx/Source/gd32f4xx_enet.c **** OF SUCH DAMAGE.
  35:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
  36:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  37:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #include "gd32f4xx_enet.h"
  38:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  39:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #if defined   (__CC_ARM)                                    /*!< ARM compiler */
  40:lib/GD32F4xx/Source/gd32f4xx_enet.c **** __align(4)
  41:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        /*!< ENET RxDMA descriptor */
  42:lib/GD32F4xx/Source/gd32f4xx_enet.c **** __align(4)
  43:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        /*!< ENET TxDMA descriptor */
  44:lib/GD32F4xx/Source/gd32f4xx_enet.c **** __align(4)
  45:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           /*!< ENET receive buffer */
  46:lib/GD32F4xx/Source/gd32f4xx_enet.c **** __align(4)
  47:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           /*!< ENET transmit buffer */
  48:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  49:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #elif defined ( __ICCARM__ )                                /*!< IAR compiler */
  50:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  51:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        /*!< ENET RxDMA descriptor */
  52:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  53:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        /*!< ENET TxDMA descriptor */
  54:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  55:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           /*!< ENET receive buffer */
  56:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  57:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           /*!< ENET transmit buffer */
  58:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  59:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #elif defined (__GNUC__)        /* GNU Compiler */
  60:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM] __attribute__((aligned(4)));          /*!< ENET
  61:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM] __attribute__((aligned(4)));          /*!< ENET
  62:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE] __attribute__((aligned(4)));             /*!< ENET
  63:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE] __attribute__((aligned(4)));             /*!< ENET
  64:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  65:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #endif /* __CC_ARM */
  66:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  67:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /* global transmit and receive descriptors pointers */
  68:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_txdesc;
  69:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_rxdesc;
  70:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  71:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /* structure pointer of ptp descriptor for normal mode */
  72:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_ptp_txdesc = NULL;
  73:lib/GD32F4xx/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_ptp_rxdesc = NULL;
  74:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  75:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /* init structure parameters for ENET initialization */
  76:lib/GD32F4xx/Source/gd32f4xx_enet.c **** static enet_initpara_struct enet_initpara = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  77:lib/GD32F4xx/Source/gd32f4xx_enet.c **** static uint32_t enet_unknow_err = 0U;
  78:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /* array of register offset for debug information get */
  79:lib/GD32F4xx/Source/gd32f4xx_enet.c **** static const uint16_t enet_reg_tab[] = {
  80:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     0x0000, 0x0004, 0x0008, 0x000C, 0x0010, 0x0014, 0x0018, 0x001C, 0x0028, 0x002C, 0x0034,
  81:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     0x0038, 0x003C, 0x0040, 0x0044, 0x0048, 0x004C, 0x0050, 0x0054, 0x0058, 0x005C, 0x1080,
  82:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  83:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     0x0100, 0x0104, 0x0108, 0x010C, 0x0110, 0x014C, 0x0150, 0x0168, 0x0194, 0x0198, 0x01C4,
  84:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  85:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     0x0700, 0x0704, 0x0708, 0x070C, 0x0710, 0x0714, 0x0718, 0x071C, 0x0720, 0x0728, 0x072C,
  86:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  87:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     0x1000, 0x1004, 0x1008, 0x100C, 0x1010, 0x1014, 0x1018, 0x101C, 0x1020, 0x1024, 0x1048,
  88:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     0x104C, 0x1050, 0x1054
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 3


  89:lib/GD32F4xx/Source/gd32f4xx_enet.c **** };
  90:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  91:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /* initialize ENET peripheral with generally concerned parameters, call it by enet_init() */
  92:lib/GD32F4xx/Source/gd32f4xx_enet.c **** static void enet_default_init(void);
  93:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #ifdef USE_DELAY
  94:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /* user can provide more timing precise _ENET_DELAY_ function */
  95:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #define _ENET_DELAY_                              delay_ms
  96:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #else
  97:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /* insert a delay time */
  98:lib/GD32F4xx/Source/gd32f4xx_enet.c **** static void enet_delay(uint32_t ncount);
  99:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /* default _ENET_DELAY_ function with less precise timing */
 100:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #define _ENET_DELAY_                              enet_delay
 101:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #endif
 102:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 103:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 104:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
 105:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    deinitialize the ENET, and reset structure parameters for ENET initialization
 106:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
 107:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
 108:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
 109:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
 110:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_deinit(void)
 111:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
  28              		.loc 1 111 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
 112:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     rcu_periph_reset_enable(RCU_ENETRST);
  32              		.loc 1 112 5 view .LVU1
 111:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     rcu_periph_reset_enable(RCU_ENETRST);
  33              		.loc 1 111 1 is_stmt 0 view .LVU2
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  39              		.loc 1 112 5 view .LVU3
  40 0002 40F21940 		movw	r0, #1049
  41 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  42              	.LVL0:
 113:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     rcu_periph_reset_disable(RCU_ENETRST);
  43              		.loc 1 113 5 is_stmt 1 view .LVU4
  44 000a 40F21940 		movw	r0, #1049
  45 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  46              	.LVL1:
 114:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara_reset();
  47              		.loc 1 114 5 view .LVU5
  48              	.LBB46:
  49              	.LBI46:
 115:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 116:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 117:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
 118:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure the parameters which are usually less cared for initialization
 119:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- this function must be called before enet_init(), otherwise
 120:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 configuration will be no effect
 121:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  option: different function option, which is related to several parameters, refer to
 122:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 4


 123:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        FORWARD_OPTION: choose to configure the frame forward related parameters
 124:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        DMABUS_OPTION: choose to configure the DMA bus mode related parameters
 125:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        DMA_MAXBURST_OPTION: choose to configure the DMA max burst related parameters
 126:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        DMA_ARBITRATION_OPTION: choose to configure the DMA arbitration related parameter
 127:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        STORE_OPTION: choose to configure the store forward mode related parameters
 128:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        DMA_OPTION: choose to configure the DMA descriptor related parameters
 129:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        VLAN_OPTION: choose to configure vlan related parameters
 130:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        FLOWCTL_OPTION: choose to configure flow control related parameters
 131:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        HASHH_OPTION: choose to configure hash high
 132:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        HASHL_OPTION: choose to configure hash low
 133:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        FILTER_OPTION: choose to configure frame filter related parameters
 134:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        HALFDUPLEX_OPTION: choose to configure halfduplex mode related parameters
 135:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        TIMER_OPTION: choose to configure time counter related parameters
 136:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        INTERFRAMEGAP_OPTION: choose to configure the inter frame gap related parameters
 137:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  para: the related parameters according to the option
 138:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 all the related parameters should be configured which are shown as below
 139:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       FORWARD_OPTION related parameters:
 140:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_AUTO_PADCRC_DROP_ENABLE/ ENET_AUTO_PADCRC_DROP_DISABLE ;
 141:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_TYPEFRAME_CRC_DROP_ENABLE/ ENET_TYPEFRAME_CRC_DROP_DISABLE ;
 142:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_FORWARD_ERRFRAMES_ENABLE/ ENET_FORWARD_ERRFRAMES_DISABLE ;
 143:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_FORWARD_UNDERSZ_GOODFRAMES_ENABLE/ ENET_FORWARD_UNDERSZ_GOODFRAMES_DI
 144:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       DMABUS_OPTION related parameters:
 145:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_ADDRESS_ALIGN_ENABLE/ ENET_ADDRESS_ALIGN_DISABLE ;
 146:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_FIXED_BURST_ENABLE/ ENET_FIXED_BURST_DISABLE ;
 147:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_MIXED_BURST_ENABLE/ ENET_MIXED_BURST_DISABLE ;
 148:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       DMA_MAXBURST_OPTION related parameters:
 149:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_RXDP_1BEAT/ ENET_RXDP_2BEAT/ ENET_RXDP_4BEAT/
 150:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_RXDP_8BEAT/ ENET_RXDP_16BEAT/ ENET_RXDP_32BEAT/
 151:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_4BEAT/ ENET_RXDP_4xPGBL_8BEAT/
 152:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_16BEAT/ ENET_RXDP_4xPGBL_32BEAT/
 153:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_64BEAT/ ENET_RXDP_4xPGBL_128BEAT ;
 154:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_PGBL_1BEAT/ ENET_PGBL_2BEAT/ ENET_PGBL_4BEAT/
 155:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_PGBL_8BEAT/ ENET_PGBL_16BEAT/ ENET_PGBL_32BEAT/
 156:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_4BEAT/ ENET_PGBL_4xPGBL_8BEAT/
 157:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_16BEAT/ ENET_PGBL_4xPGBL_32BEAT/
 158:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_64BEAT/ ENET_PGBL_4xPGBL_128BEAT ;
 159:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_RXTX_DIFFERENT_PGBL/ ENET_RXTX_SAME_PGBL ;
 160:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       DMA_ARBITRATION_OPTION related parameters:
 161:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_ARBITRATION_RXPRIORTX
 162:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_ARBITRATION_RXTX_1_1/ ENET_ARBITRATION_RXTX_2_1/
 163:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_ARBITRATION_RXTX_3_1/ ENET_ARBITRATION_RXTX_4_1/.
 164:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       STORE_OPTION related parameters:
 165:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_RX_MODE_STOREFORWARD/ ENET_RX_MODE_CUTTHROUGH ;
 166:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_TX_MODE_STOREFORWARD/ ENET_TX_MODE_CUTTHROUGH ;
 167:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_RX_THRESHOLD_64BYTES/ ENET_RX_THRESHOLD_32BYTES/
 168:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_RX_THRESHOLD_96BYTES/ ENET_RX_THRESHOLD_128BYTES ;
 169:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_TX_THRESHOLD_64BYTES/ ENET_TX_THRESHOLD_128BYTES/
 170:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_192BYTES/ ENET_TX_THRESHOLD_256BYTES/
 171:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_40BYTES/ ENET_TX_THRESHOLD_32BYTES/
 172:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_24BYTES/ ENET_TX_THRESHOLD_16BYTES .
 173:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       DMA_OPTION related parameters:
 174:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_FLUSH_RXFRAME_ENABLE/ ENET_FLUSH_RXFRAME_DISABLE ;
 175:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_SECONDFRAME_OPT_ENABLE/ ENET_SECONDFRAME_OPT_DISABLE ;
 176:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_ENHANCED_DESCRIPTOR/ ENET_NORMAL_DESCRIPTOR .
 177:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       VLAN_OPTION related parameters:
 178:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_VLANTAGCOMPARISON_12BIT/ ENET_VLANTAGCOMPARISON_16BIT ;
 179:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  MAC_VLT_VLTI(regval) .
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 5


 180:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       FLOWCTL_OPTION related parameters:
 181:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  MAC_FCTL_PTM(regval) ;
 182:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_ZERO_QUANTA_PAUSE_ENABLE/ ENET_ZERO_QUANTA_PAUSE_DISABLE ;
 183:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_PAUSETIME_MINUS4/ ENET_PAUSETIME_MINUS28/
 184:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_PAUSETIME_MINUS144/ENET_PAUSETIME_MINUS256 ;
 185:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT/ ENET_UNIQUE_PAUSEDETECT ;
 186:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_RX_FLOWCONTROL_ENABLE/ ENET_RX_FLOWCONTROL_DISABLE ;
 187:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_TX_FLOWCONTROL_ENABLE/ ENET_TX_FLOWCONTROL_DISABLE ;
 188:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_256BYTES/ ENET_ACTIVE_THRESHOLD_512BYTES ;
 189:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_768BYTES/ ENET_ACTIVE_THRESHOLD_1024BYTES ;
 190:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_1280BYTES/ ENET_ACTIVE_THRESHOLD_1536BYTES ;
 191:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_1792BYTES ;
 192:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_256BYTES/ ENET_DEACTIVE_THRESHOLD_512BYTES ;
 193:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_768BYTES/ ENET_DEACTIVE_THRESHOLD_1024BYTES ;
 194:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_1280BYTES/ ENET_DEACTIVE_THRESHOLD_1536BYTES ;
 195:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_1792BYTES .
 196:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       HASHH_OPTION related parameters:
 197:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  0x0~0xFFFF FFFFU
 198:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       HASHL_OPTION related parameters:
 199:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  0x0~0xFFFF FFFFU
 200:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       FILTER_OPTION related parameters:
 201:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_SRC_FILTER_NORMAL_ENABLE/ ENET_SRC_FILTER_INVERSE_ENABLE/
 202:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_SRC_FILTER_DISABLE ;
 203:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_DEST_FILTER_INVERSE_ENABLE/ ENET_DEST_FILTER_INVERSE_DISABLE ;
 204:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_MULTICAST_FILTER_HASH_OR_PERFECT/ ENET_MULTICAST_FILTER_HASH/
 205:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_MULTICAST_FILTER_PERFECT/ ENET_MULTICAST_FILTER_NONE ;
 206:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_UNICAST_FILTER_EITHER/ ENET_UNICAST_FILTER_HASH/
 207:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_UNICAST_FILTER_PERFECT ;
 208:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_PCFRM_PREVENT_ALL/ ENET_PCFRM_PREVENT_PAUSEFRAME/
 209:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_PCFRM_FORWARD_ALL/ ENET_PCFRM_FORWARD_FILTERED .
 210:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       HALFDUPLEX_OPTION related parameters:
 211:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_CARRIERSENSE_ENABLE/ ENET_CARRIERSENSE_DISABLE ;
 212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_RECEIVEOWN_ENABLE/ ENET_RECEIVEOWN_DISABLE ;
 213:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_RETRYTRANSMISSION_ENABLE/ ENET_RETRYTRANSMISSION_DISABLE ;
 214:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_BACKOFFLIMIT_10/ ENET_BACKOFFLIMIT_8/
 215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_BACKOFFLIMIT_4/ ENET_BACKOFFLIMIT_1 ;
 216:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_DEFERRALCHECK_ENABLE/ ENET_DEFERRALCHECK_DISABLE .
 217:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       TIMER_OPTION related parameters:
 218:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_WATCHDOG_ENABLE/ ENET_WATCHDOG_DISABLE ;
 219:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_JABBER_ENABLE/ ENET_JABBER_DISABLE ;
 220:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       INTERFRAMEGAP_OPTION related parameters:
 221:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                       -  ENET_INTERFRAMEGAP_96BIT/ ENET_INTERFRAMEGAP_88BIT/
 222:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_80BIT/ ENET_INTERFRAMEGAP_72BIT/
 223:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_64BIT/ ENET_INTERFRAMEGAP_56BIT/
 224:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_48BIT/ ENET_INTERFRAMEGAP_40BIT .
 225:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
 226:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
 227:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
 228:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_initpara_config(enet_option_enum option, uint32_t para)
 229:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     switch(option) {
 231:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 232:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure forward_frame, and save the configuration parameters */
 233:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FORWARD_OPTION;
 234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 236:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case DMABUS_OPTION:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 6


 237:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure dmabus_mode, and save the configuration parameters */
 238:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMABUS_OPTION;
 239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 241:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case DMA_MAXBURST_OPTION:
 242:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure dma_maxburst, and save the configuration parameters */
 243:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_MAXBURST_OPTION;
 244:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 245:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 246:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case DMA_ARBITRATION_OPTION:
 247:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure dma_arbitration, and save the configuration parameters */
 248:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_ARBITRATION_OPTION;
 249:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 250:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case STORE_OPTION:
 252:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure store_forward_mode, and save the configuration parameters */
 253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)STORE_OPTION;
 254:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 255:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 256:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case DMA_OPTION:
 257:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure dma_function, and save the configuration parameters */
 258:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_OPTION;
 259:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 260:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #ifndef SELECT_DESCRIPTORS_ENHANCED_MODE
 261:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         para &= ~ENET_ENHANCED_DESCRIPTOR;
 262:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 263:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 264:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dma_function = para;
 265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 266:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case VLAN_OPTION:
 267:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure vlan_config, and save the configuration parameters */
 268:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)VLAN_OPTION;
 269:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 270:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 271:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 272:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure flow_control, and save the configuration parameters */
 273:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FLOWCTL_OPTION;
 274:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 275:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 276:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case HASHH_OPTION:
 277:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure hashtable_high, and save the configuration parameters */
 278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HASHH_OPTION;
 279:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 280:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 281:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 282:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure hashtable_low, and save the configuration parameters */
 283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HASHL_OPTION;
 284:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 285:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 286:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FILTER_OPTION:
 287:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure framesfilter_mode, and save the configuration parameters */
 288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FILTER_OPTION;
 289:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 290:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 291:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case HALFDUPLEX_OPTION:
 292:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure halfduplex_param, and save the configuration parameters */
 293:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HALFDUPLEX_OPTION;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 7


 294:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 295:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 296:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case TIMER_OPTION:
 297:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure timer_config, and save the configuration parameters */
 298:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)TIMER_OPTION;
 299:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 300:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 301:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case INTERFRAMEGAP_OPTION:
 302:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* choose to configure interframegap, and save the configuration parameters */
 303:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)INTERFRAMEGAP_OPTION;
 304:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 305:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 306:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     default:
 307:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 308:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 309:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 310:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 311:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
 312:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    initialize ENET peripheral with generally concerned parameters and the less cared
 313:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 parameters
 314:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  mediamode: PHY mode and mac loopback configurations, refer to enet_mediamode_enum
 315:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 316:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_NEGOTIATION: PHY auto negotiation
 317:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_100M_FULLDUPLEX: 100Mbit/s, full-duplex
 318:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_100M_HALFDUPLEX: 100Mbit/s, half-duplex
 319:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_10M_FULLDUPLEX: 10Mbit/s, full-duplex
 320:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_10M_HALFDUPLEX: 10Mbit/s, half-duplex
 321:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_LOOPBACKMODE: MAC in loopback mode at the MII
 322:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  checksum: IP frame checksum offload function, refer to enet_mediamode_enum
 323:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 324:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_AUTOCHECKSUM: disable IP frame checksum function
 325:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTOCHECKSUM_DROP_FAILFRAMES: enable IP frame checksum function
 326:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTOCHECKSUM_ACCEPT_FAILFRAMES: enable IP frame checksum function, and the r
 327:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                                                        with only payload error but no other errors 
 328:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  recept: frame filter function, refer to enet_frmrecept_enum
 329:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 330:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PROMISCUOUS_MODE: promiscuous mode enabled
 331:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RECEIVEALL: all received frame are forwarded to application
 332:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_BROADCAST_FRAMES_PASS: the address filters pass all received broadcast frame
 333:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_BROADCAST_FRAMES_DROP: the address filters filter all incoming broadcast fra
 334:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
 335:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
 336:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
 337:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_init(enet_mediamode_enum mediamode, enet_chksumconf_enum checksum, enet_frmrecept_en
 338:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 339:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 340:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t media_temp = 0U;
 341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 342:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 343:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 344:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 345:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* PHY interface configuration, configure SMI clock and reset PHY chip */
 346:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ERROR == enet_phy_config()) {
 347:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 348:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(ERROR == enet_phy_config()) {
 349:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 350:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 8


 351:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 352:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* initialize ENET peripheral with generally concerned parameters */
 353:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_default_init();
 354:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 355:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* 1st, configure mediamode */
 356:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     media_temp = (uint32_t)mediamode;
 357:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 358:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)ENET_AUTO_NEGOTIATION == media_temp) {
 359:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 360:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         do {
 361:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 362:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             phy_value &= PHY_LINKED_STATUS;
 363:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 364:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 365:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 366:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(PHY_READ_TO == timeout) {
 367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 368:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 369:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* reset timeout counter */
 370:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout = 0U;
 371:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 372:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* enable auto-negotiation */
 373:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_value = PHY_AUTONEGOTIATION;
 374:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 375:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 376:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 377:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 378:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 379:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 380:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* wait for the PHY_AUTONEGO_COMPLETE bit be set */
 381:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         do {
 382:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 383:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             phy_value &= PHY_AUTONEGO_COMPLETE;
 384:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 385:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 386:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 387:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(PHY_READ_TO == timeout) {
 388:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 389:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 390:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* reset timeout counter */
 391:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout = 0U;
 392:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 393:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* read the result of the auto-negotiation */
 394:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_SR, &phy_value);
 395:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure the duplex mode of MAC following the auto-negotiation result */
 396:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint16_t)RESET != (phy_value & PHY_DUPLEX_STATUS)) {
 397:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 398:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 399:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_HALFDUPLEX;
 400:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 401:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure the communication speed of MAC following the auto-negotiation result */
 402:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint16_t)RESET != (phy_value & PHY_SPEED_STATUS)) {
 403:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 404:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 405:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_100M;
 406:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 407:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 9


 408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_value = (uint16_t)((media_temp & ENET_MAC_CFG_DPM) >> 3);
 409:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 410:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 411:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 412:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 413:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 414:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 415:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* PHY configuration need some time */
 416:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_CONFIGDELAY);
 417:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 418:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* after configuring the PHY, use mediamode to configure registers */
 419:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_CFG;
 420:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 421:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= (~(ENET_MAC_CFG_SPD | ENET_MAC_CFG_DPM | ENET_MAC_CFG_LBM));
 422:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 423:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 424:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 425:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 426:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* 2st, configure checksum */
 427:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != ((uint32_t)checksum & ENET_CHECKSUMOFFLOAD_ENABLE)) {
 428:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 429:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 430:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 431:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 432:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~ENET_DMA_CTL_DTCERFD;
 433:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 434:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 435:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 436:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 437:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* 3rd, configure recept */
 438:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= (uint32_t)recept;
 439:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 440:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* 4th, configure different function options */
 441:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure forward_frame related registers */
 442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FORWARD_OPTION)) {
 443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 444:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 445:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 446:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 447:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 448:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD));
 449:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 450:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 451:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 452:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 453:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 454:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 456:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF));
 457:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 458:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 2);
 459:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 460:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 461:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 462:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure dmabus_mode related registers */
 463:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMABUS_OPTION)) {
 464:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 10


 465:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 466:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 467:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 468:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_AA | ENET_DMA_BCTL_FB \
 469:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 470:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 471:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 472:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 473:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 474:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure dma_maxburst related registers */
 475:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_MAXBURST_OPTION)) {
 476:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 477:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 479:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 480:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_RXDP | ENET_DMA_BCTL_PGBL | ENET_DMA_BCTL_UIP);
 481:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 482:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 483:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 484:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 485:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure dma_arbitration related registers */
 486:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_ARBITRATION_OPTION)) {
 487:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 488:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 489:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 490:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 491:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_RTPR | ENET_DMA_BCTL_DAB);
 492:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 493:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 494:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 495:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 496:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure store_forward_mode related registers */
 497:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)STORE_OPTION)) {
 498:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 499:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 500:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 501:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 502:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_CTL_RSFD | ENET_DMA_CTL_TSFD | ENET_DMA_CTL_RTHC | ENET_DMA_CTL_TTH
 503:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 504:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 505:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 506:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure dma_function related registers */
 508:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_OPTION)) {
 509:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 510:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 511:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 512:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 513:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 514:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF));
 515:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 516:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 517:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 518:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 519:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 520:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 521:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 11


 522:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= (~ENET_DMA_BCTL_DFM);
 523:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 524:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 525:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 526:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 527:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 528:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure vlan_config related registers */
 529:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)VLAN_OPTION)) {
 530:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 531:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 532:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_VLT;
 533:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 534:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_VLT_VLTI | ENET_MAC_VLT_VLTC);
 535:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 536:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 537:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 538:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 539:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure flow_control related registers */
 540:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FLOWCTL_OPTION)) {
 541:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 542:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 543:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FCTL;
 544:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 545:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTL register */
 546:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_DZQP | ENET_MAC_FCTL_PLTS \
 547:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_DZQP | ENET_MAC_FCTL_PLTS \
 549:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 551:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 552:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 553:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FCTH;
 554:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 555:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTH register */
 556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD);
 557:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 558:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 8);
 559:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 560:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 561:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 562:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure hashtable_high related registers */
 563:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HASHH_OPTION)) {
 564:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 565:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 566:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 567:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure hashtable_low related registers */
 568:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HASHL_OPTION)) {
 569:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 570:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 571:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 572:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure framesfilter_mode related registers */
 573:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FILTER_OPTION)) {
 574:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 575:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 576:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FRMF;
 577:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 578:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FRMF_SAFLT | ENET_MAC_FRMF_SAIFLT | ENET_MAC_FRMF_DAIFLT \
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 12


 579:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 580:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HUF | ENET_MAC_FRMF_PCFRM);
 581:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 582:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 583:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 584:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 585:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure halfduplex_param related registers */
 586:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HALFDUPLEX_OPTION)) {
 587:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 588:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 589:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 590:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 591:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_CFG_CSD | ENET_MAC_CFG_ROD | ENET_MAC_CFG_RTD \
 592:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 593:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 594:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 595:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 596:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure timer_config related registers */
 598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)TIMER_OPTION)) {
 599:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 600:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 601:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_CFG_WDD | ENET_MAC_CFG_JBD);
 604:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 605:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 606:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 607:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure interframegap related registers */
 609:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)INTERFRAMEGAP_OPTION)) {
 610:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 611:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value &= ~ENET_MAC_CFG_IGBS;
 615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 616:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 617:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 618:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_state = SUCCESS;
 620:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return enet_state;
 621:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 622:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 623:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
 624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    reset all core internal registers located in CLK_TX and CLK_RX
 625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
 626:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
 627:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
 629:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_software_reset(void)
 630:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 631:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 632:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 633:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 634:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 635:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* reset all core internal registers located in CLK_TX and CLK_RX */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 13


 636:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= ENET_DMA_BCTL_SWR;
 637:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 638:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait for reset operation complete */
 639:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 640:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_flag = (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR);
 641:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 642:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
 643:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 644:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* reset operation complete */
 645:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET == (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR)) {
 646:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 647:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 648:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 649:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return enet_state;
 650:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 651:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 652:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
 653:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    check receive frame valid and return frame size
 654:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
 655:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
 656:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     size of received frame: 0x0 - 0x3FFF
 657:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
 658:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint32_t enet_rxframe_size_get(void)
 659:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 660:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 661:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t status;
 662:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 663:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* get rdes0 information of current RxDMA descriptor */
 664:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     status = dma_current_rxdesc->status;
 665:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 666:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if the desciptor is owned by DMA */
 667:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (status & ENET_RDES0_DAV)) {
 668:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return 0U;
 669:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 670:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 671:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if has any error, or the frame uses two or more descriptors */
 672:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) != (status & ENET_RDES0_ERRS)) ||
 673:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 674:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_FDES))) {
 675:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 676:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 677:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 678:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return 1U;
 679:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 680:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #ifdef SELECT_DESCRIPTORS_ENHANCED_MODE
 681:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if is an ethernet-type frame, and IP frame payload error occurred */
 682:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FRMT) &&
 683:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ((uint32_t)RESET) != (dma_current_rxdesc->extended_status & ENET_RDES4_IPPLDERR)) {
 684:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 685:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 686:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 687:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return 1U;
 688:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 689:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #else
 690:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if is an ethernet-type frame, and IP frame payload error occurred */
 691:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) != (status & ENET_RDES0_FRMT)) &&
 692:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 14


 693:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 694:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 695:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 696:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return 1U;
 697:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 698:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #endif
 699:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if CPU owns current descriptor, no error occured, the frame uses only one descriptor */
 700:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) == (status & ENET_RDES0_DAV)) &&
 701:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_ERRS)) &&
 702:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_LDES)) &&
 703:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_FDES))) {
 704:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the size of the received data including CRC */
 705:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         size = GET_RDES0_FRML(status);
 706:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 707:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         size = size - 4U;
 708:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 709:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if is a type frame, and CRC is not included in forwarding frame */
 710:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (status & ENET_RDES0_FRMT))) 
 711:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = size + 4U;
 712:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 713:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 714:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_unknow_err++;
 715:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 716:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 717:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return 1U;
 718:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 719:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 720:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return packet size */
 721:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return size;
 722:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 723:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 724:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
 725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in chain mode
 726:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
 727:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 728:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
 729:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
 730:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
 731:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
 732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
 733:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_descriptors_chain_init(enet_dmadirection_enum direction)
 734:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 735:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 736:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 738:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 739:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 740:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
 741:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 742:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 743:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
 744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 745:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 746:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 747:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 748:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select chain mode */
 749:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 15


 750:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 751:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
 752:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
 753:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 754:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 755:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
 756:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
 757:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
 758:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 759:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 760:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 761:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 762:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* enable receiving */
 763:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
 764:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 765:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
 766:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 767:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
 768:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
 769:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 770:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 771:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_ptp_rxdesc = NULL;
 772:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 773:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 774:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
 776:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 777:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
 778:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 779:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure descriptors */
 780:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
 781:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 783:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 784:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
 785:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
 786:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
 788:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 789:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
 790:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
 791:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t) desc_tab;
 792:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 793:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 794:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 795:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 796:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
 797:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in ring mode
 798:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
 799:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 800:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
 801:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
 802:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
 803:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
 804:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
 805:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_descriptors_ring_init(enet_dmadirection_enum direction)
 806:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 16


 807:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 809:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 810:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
 811:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 812:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 813:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
 814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
 815:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 816:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 817:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
 818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 819:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 820:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
 821:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 822:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 823:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 824:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 825:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
 826:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
 827:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
 830:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
 831:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
 832:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 833:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 834:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 835:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 836:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* enable receiving */
 837:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
 838:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 839:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RXBUF_SIZE;
 840:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 841:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
 842:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
 843:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 844:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 845:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_ptp_rxdesc = NULL;
 846:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 847:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 848:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
 850:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 851:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
 852:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 853:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure descriptors */
 854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
 855:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 857:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 858:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
 859:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
 860:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 861:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 862:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
 863:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 17


 864:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
 865:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
 866:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 867:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 868:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 869:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 870:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 871:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
 872:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    handle current received frame data to application buffer
 873:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
 874:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the received frame data
 875:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
 876:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 877:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
 878:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_frame_receive(uint8_t *buffer, uint32_t bufsize)
 879:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 880:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 881:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 882:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
 883:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
 884:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 885:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 886:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 887:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 888:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
 889:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
 890:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 891:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((((uint32_t)RESET) == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
 892:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 893:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 894:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
 895:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status);
 896:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = size - 4U;
 897:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 898:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 899:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
 900:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 901:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 902:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 903:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
 904:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
 905:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 return ERROR;
 906:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 907:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 908:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             for(offset = 0U; offset < size; offset++) {
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 911:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 912:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 913:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 914:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* return ERROR */
 915:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return ERROR;
 916:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 917:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 918:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 919:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
 920:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 18


 921:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
 922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
 923:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 924:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
 925:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 926:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
 927:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 928:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 929:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
 930:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* chained mode */
 931:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
 932:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 933:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 934:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ring mode */
 935:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
 936:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 937:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
 938:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 939:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
 940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
 941:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 942:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 943:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 944:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return SUCCESS;
 945:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 946:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 947:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
 948:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    handle application buffer data to transmit it
 949:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer to the frame data to be transmitted,
 950:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should handle the data in application by himself
 951:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
 952:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
 953:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 954:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
 955:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_frame_transmit(uint8_t *buffer, uint32_t length)
 956:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 957:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 958:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
 959:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 960:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
 961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
 962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 963:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 964:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 965:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
 966:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
 967:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 968:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 969:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 970:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
 971:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
 972:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         for(offset = 0U; offset < length; offset++) {
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 975:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 976:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 977:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 19


 978:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the frame length */
 979:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = length;
 980:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 981:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
 982:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 983:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
 984:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 985:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
 986:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
 987:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 988:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 989:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
 990:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 991:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
 992:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 993:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 994:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 995:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 996:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table*/
 997:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* chained mode */
 998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
 999:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
1000:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
1001:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ring mode */
1002:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
1003:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
1004:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
1005:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
1006:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
1007:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_txdesc
1008:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
1009:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1010:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1011:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return SUCCESS;
1012:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1013:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1014:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1015:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure the transmit IP frame checksum offload calculation and insertion
1016:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure, refer to enet_descripto
1017:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  checksum: IP frame checksum configuration
1018:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1019:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_DISABLE: checksum insertion disabled
1020:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_IPV4HEADER: only IP header checksum calculation and insertion are e
1021:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_TCPUDPICMP_SEGMENT: TCP/UDP/ICMP checksum insertion calculated but 
1022:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_TCPUDPICMP_FULL: TCP/UDP/ICMP checksum insertion fully calculated
1023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1024:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1025:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1026:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_transmit_checksum_config(enet_descriptors_struct *desc, uint32_t checksum)
1027:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1028:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->status &= ~ENET_TDES0_CM;
1029:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
1030:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1031:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1032:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1033:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    ENET Tx and Rx function enable (include MAC and DMA module)
1034:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 20


1035:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1036:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1037:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1038:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_enable(void)
1039:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1040:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_tx_enable();
1041:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_rx_enable();
1042:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1043:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1044:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1045:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    ENET Tx and Rx function disable (include MAC and DMA module)
1046:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1047:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1048:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1049:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1050:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_disable(void)
1051:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1052:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_tx_disable();
1053:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_rx_disable();
1054:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1055:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1056:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1057:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure MAC address
1058:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be set, refer to enet_macaddress_enum
1059:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1060:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS0: set MAC address 0 filter
1061:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: set MAC address 1 filter
1062:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: set MAC address 2 filter
1063:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: set MAC address 3 filter
1064:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  paddr: the buffer pointer which stores the MAC address
1065:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                   (little-ending store, such as MAC address is aa:bb:cc:dd:ee:22, the buffer is {22
1066:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1067:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1068:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1069:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_mac_address_set(enet_macaddress_enum mac_addr, uint8_t paddr[])
1070:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1071:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRH(paddr);
1072:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
1073:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1074:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1075:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1076:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get MAC address
1077:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be get, refer to enet_macaddress_enum
1078:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1079:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS0: get MAC address 0 filter
1080:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: get MAC address 1 filter
1081:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: get MAC address 2 filter
1082:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: get MAC address 3 filter
1083:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] paddr: the buffer pointer which is stored the MAC address
1084:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                   (little-ending store, such as mac address is aa:bb:cc:dd:ee:22, the buffer is {22
1085:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1086:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1087:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_mac_address_get(enet_macaddress_enum mac_addr, uint8_t paddr[])
1088:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1089:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[0] = ENET_GET_MACADDR(mac_addr, 0U);
1090:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
1091:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 21


1092:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
1093:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
1094:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
1095:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1096:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1097:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1098:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get the ENET MAC/MSC/PTP/DMA status flag
1099:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  enet_flag: ENET status flag, refer to enet_flag_enum,
1100:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1101:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MPKR: magic packet received flag
1102:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_WUFR: wakeup frame received flag
1103:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_FLOWCONTROL: flow control status flag
1104:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_WUM: WUM status flag
1105:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSC: MSC status flag
1106:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSCR: MSC receive status flag
1107:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSCT: MSC transmit status flag
1108:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_TMST: time stamp trigger status flag
1109:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FLAG_TSSCO: timestamp second counter overflow flag
1110:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FLAG_TTM: target time match flag
1111:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RFCE: received frames CRC error flag
1112:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RFAE: received frames alignment error flag
1113:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RGUF: received good unicast frames flag
1114:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGFSC: transmitted good frames single collision flag
1115:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGFMSC: transmitted good frames more single collision flag
1116:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGF: transmitted good frames flag
1117:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TS: transmit status flag
1118:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TPS: transmit process stopped status flag
1119:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TBU: transmit buffer unavailable status flag
1120:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TJT: transmit jabber timeout status flag
1121:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RO: receive overflow status flag
1122:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TU: transmit underflow status flag
1123:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RS: receive status flag
1124:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RBU: receive buffer unavailable status flag
1125:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RPS: receive process stopped status flag
1126:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RWT: receive watchdog timeout status flag
1127:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ET: early transmit status flag
1128:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_FBE: fatal bus error status flag
1129:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ER: early receive status flag
1130:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_AI: abnormal interrupt summary flag
1131:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_NI: normal interrupt summary flag
1132:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_DMA_ERROR: DMA error flag
1133:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_TRANSFER_ERROR: transfer error flag
1134:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_ACCESS_ERROR: access error flag
1135:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_MSC: MSC status flag
1136:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_WUM: WUM status flag
1137:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TST: timestamp trigger status flag
1138:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1139:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
1140:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1141:lib/GD32F4xx/Source/gd32f4xx_enet.c **** FlagStatus enet_flag_get(enet_flag_enum enet_flag)
1142:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1143:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(enet_flag) & BIT(ENET_BIT_POS(enet_flag)))) {
1144:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return SET;
1145:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
1146:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return RESET;
1147:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1148:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 22


1149:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1150:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1151:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    clear the ENET DMA status flag
1152:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  enet_flag: ENET DMA flag clear, refer to enet_flag_clear_enum
1153:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1154:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TS_CLR: transmit status flag clear
1155:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TPS_CLR: transmit process stopped status flag clear
1156:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TBU_CLR: transmit buffer unavailable status flag clear
1157:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TJT_CLR: transmit jabber timeout status flag clear
1158:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RO_CLR: receive overflow status flag clear
1159:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TU_CLR: transmit underflow status flag clear
1160:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RS_CLR: receive status flag clear
1161:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RBU_CLR: receive buffer unavailable status flag clear
1162:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RPS_CLR: receive process stopped status flag clear
1163:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RWT_CLR: receive watchdog timeout status flag clear
1164:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ET_CLR: early transmit status flag clear
1165:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_FBE_CLR: fatal bus error status flag clear
1166:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ER_CLR: early receive status flag clear
1167:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_AI_CLR: abnormal interrupt summary flag clear
1168:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_NI_CLR: normal interrupt summary flag clear
1169:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1170:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1171:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1172:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_flag_clear(enet_flag_clear_enum enet_flag)
1173:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1174:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
1175:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_REG_VAL(enet_flag) = BIT(ENET_BIT_POS(enet_flag));
1176:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1177:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1178:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1179:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    enable ENET MAC/MSC/DMA interrupt
1180:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  enet_int: ENET interrupt,, refer to enet_int_enum
1181:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1182:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_WUMIM: WUM interrupt mask
1183:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_TMSTIM: timestamp trigger interrupt mask
1184:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFCEIM: received frame CRC error interrupt mask
1185:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFAEIM: received frames alignment error interrupt mask
1186:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RGUFIM: received good unicast frames interrupt mask
1187:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFSCIM: transmitted good frames single collision interrupt mask
1188:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFMSCIM: transmitted good frames more single collision interrupt ma
1189:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFIM: transmitted good frames interrupt mask
1190:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TIE: transmit interrupt enable
1191:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TPSIE: transmit process stopped interrupt enable
1192:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TBUIE: transmit buffer unavailable interrupt enable
1193:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TJTIE: transmit jabber timeout interrupt enable
1194:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ROIE: receive overflow interrupt enable
1195:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TUIE: transmit underflow interrupt enable
1196:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RIE: receive interrupt enable
1197:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RBUIE: receive buffer unavailable interrupt enable
1198:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RPSIE: receive process stopped interrupt enable
1199:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RWTIE: receive watchdog timeout interrupt enable
1200:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ETIE: early transmit interrupt enable
1201:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FBEIE: fatal bus error interrupt enable
1202:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ERIE: early receive interrupt enable
1203:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_AIE: abnormal interrupt summary enable
1204:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_NIE: normal interrupt summary enable
1205:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 23


1206:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1207:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1208:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_interrupt_enable(enet_int_enum enet_int)
1209:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1210:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
1211:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
1212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) |= BIT(ENET_BIT_POS(enet_int));
1213:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
1214:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* other INTMSK register interrupt */
1215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) &= ~BIT(ENET_BIT_POS(enet_int));
1216:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1217:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1218:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1219:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1220:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable ENET MAC/MSC/DMA interrupt
1221:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  enet_int: ENET interrupt, refer to enet_int_enum
1222:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1223:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_WUMIM: WUM interrupt mask
1224:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_TMSTIM: timestamp trigger interrupt mask
1225:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFCEIM: received frame CRC error interrupt mask
1226:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFAEIM: received frames alignment error interrupt mask
1227:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RGUFIM: received good unicast frames interrupt mask
1228:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFSCIM: transmitted good frames single collision interrupt mask
1229:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFMSCIM: transmitted good frames more single collision interrupt ma
1230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFIM: transmitted good frames interrupt mask
1231:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TIE: transmit interrupt enable
1232:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TPSIE: transmit process stopped interrupt enable
1233:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TBUIE: transmit buffer unavailable interrupt enable
1234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TJTIE: transmit jabber timeout interrupt enable
1235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ROIE: receive overflow interrupt enable
1236:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TUIE: transmit underflow interrupt enable
1237:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RIE: receive interrupt enable
1238:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RBUIE: receive buffer unavailable interrupt enable
1239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RPSIE: receive process stopped interrupt enable
1240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RWTIE: receive watchdog timeout interrupt enable
1241:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ETIE: early transmit interrupt enable
1242:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FBEIE: fatal bus error interrupt enable
1243:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ERIE: early receive interrupt enable
1244:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_AIE: abnormal interrupt summary enable
1245:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_NIE: normal interrupt summary enable
1246:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1247:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1248:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1249:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_interrupt_disable(enet_int_enum enet_int)
1250:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
1252:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
1253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) &= ~BIT(ENET_BIT_POS(enet_int));
1254:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
1255:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* other INTMSK register interrupt */
1256:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) |= BIT(ENET_BIT_POS(enet_int));
1257:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1258:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1259:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1260:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1261:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get ENET MAC/MSC/DMA interrupt flag
1262:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  int_flag: ENET interrupt flag, refer to enet_int_flag_enum
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 24


1263:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1264:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_WUM: WUM status flag
1265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSC: MSC status flag
1266:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSCR: MSC receive status flag
1267:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSCT: MSC transmit status flag
1268:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_TMST: time stamp trigger status flag
1269:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RFCE: received frames CRC error flag
1270:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RFAE: received frames alignment error flag
1271:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RGUF: received good unicast frames flag
1272:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGFSC: transmitted good frames single collision flag
1273:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGFMSC: transmitted good frames more single collision flag
1274:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGF: transmitted good frames flag
1275:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TS: transmit status flag
1276:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TPS: transmit process stopped status flag
1277:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TBU: transmit buffer unavailable status flag
1278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TJT: transmit jabber timeout status flag
1279:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RO: receive overflow status flag
1280:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TU: transmit underflow status flag
1281:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RS: receive status flag
1282:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RBU: receive buffer unavailable status flag
1283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RPS: receive process stopped status flag
1284:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RWT: receive watchdog timeout status flag
1285:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ET: early transmit status flag
1286:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_FBE: fatal bus error status flag
1287:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ER: early receive status flag
1288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_AI: abnormal interrupt summary flag
1289:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_NI: normal interrupt summary flag
1290:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_MSC: MSC status flag
1291:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_WUM: WUM status flag
1292:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TST: timestamp trigger status flag
1293:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1294:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
1295:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1296:lib/GD32F4xx/Source/gd32f4xx_enet.c **** FlagStatus enet_interrupt_flag_get(enet_int_flag_enum int_flag)
1297:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1298:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(int_flag) & BIT(ENET_BIT_POS(int_flag)))) {
1299:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return SET;
1300:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
1301:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return RESET;
1302:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1303:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1304:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1305:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1306:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    clear ENET DMA interrupt flag
1307:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  int_flag_clear: clear ENET interrupt flag, refer to enet_int_flag_clear_enum
1308:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1309:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TS_CLR: transmit status flag
1310:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TPS_CLR: transmit process stopped status flag
1311:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TBU_CLR: transmit buffer unavailable status flag
1312:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TJT_CLR: transmit jabber timeout status flag
1313:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RO_CLR: receive overflow status flag
1314:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TU_CLR: transmit underflow status flag
1315:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RS_CLR: receive status flag
1316:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RBU_CLR: receive buffer unavailable status flag
1317:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RPS_CLR: receive process stopped status flag
1318:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RWT_CLR: receive watchdog timeout status flag
1319:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ET_CLR: early transmit status flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 25


1320:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_FBE_CLR: fatal bus error status flag
1321:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ER_CLR: early receive status flag
1322:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_AI_CLR: abnormal interrupt summary flag
1323:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_NI_CLR: normal interrupt summary flag
1324:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1325:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1326:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1327:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_interrupt_flag_clear(enet_int_flag_clear_enum int_flag_clear)
1328:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1329:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
1330:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_REG_VAL(int_flag_clear) = BIT(ENET_BIT_POS(int_flag_clear));
1331:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1332:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1333:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1334:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    ENET Tx function enable (include MAC and DMA module)
1335:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1336:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1337:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1338:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1339:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_tx_enable(void)
1340:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_TEN;
1342:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
1343:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_STE;
1344:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1345:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1346:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1347:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    ENET Tx function disable (include MAC and DMA module)
1348:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1349:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1350:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1351:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1352:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_tx_disable(void)
1353:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1354:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_STE;
1355:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
1356:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_TEN;
1357:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1358:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1359:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1360:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    ENET Rx function enable (include MAC and DMA module)
1361:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1362:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1363:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1364:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1365:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_rx_enable(void)
1366:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_REN;
1368:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
1369:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1370:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1371:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1372:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    ENET Rx function disable (include MAC and DMA module)
1373:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1374:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1375:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1376:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 26


1377:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_rx_disable(void)
1378:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1379:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_SRE;
1380:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
1381:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1382:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1383:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1384:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    put registers value into the application buffer
1385:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  type: register type which will be get, refer to enet_registers_type_enum,
1386:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1387:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ALL_MAC_REG: get the registers within the offset scope between ENET_MAC_CFG and E
1388:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ALL_MSC_REG: get the registers within the offset scope between ENET_MSC_CTL and E
1389:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ALL_PTP_REG: get the registers within the offset scope between ENET_PTP_TSCTL and
1390:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ALL_DMA_REG: get the registers within the offset scope between ENET_DMA_BCTL and 
1391:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  num: the number of registers that the user want to get
1392:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] preg: the application buffer pointer for storing the register value
1393:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1394:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1395:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_registers_get(enet_registers_type_enum type, uint32_t *preg, uint32_t num)
1396:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1397:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, max = 0U, limit = 0U;
1398:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1399:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     offset = (uint32_t)type;
1400:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
1401:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
1402:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1403:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* prevent element in this array is out of range */
1404:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(max > limit) {
1405:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         max = limit;
1406:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1407:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     for(; offset < max; offset++) {
1409:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
1410:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *preg = REG32((ENET) + enet_reg_tab[offset]);
1411:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         preg++;
1412:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1413:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1414:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1415:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1416:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get the enet debug status from the debug register
1417:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  mac_debug: enet debug status
1418:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1419:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_RECEIVER_NOT_IDLE: MAC receiver is not in idle state
1420:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_ASYNCHRONOUS_FIFO_STATE: Rx asynchronous FIFO status
1421:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_WRITING: RxFIFO is doing write operation
1422:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_READ_STATUS: RxFIFO read operation status
1423:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_STATE: RxFIFO state
1424:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_TRANSMITTER_NOT_IDLE: MAC transmitter is not in idle state
1425:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_TRANSMITTER_STATUS: status of MAC transmitter
1426:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSE_CONDITION_STATUS: pause condition status
1427:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_READ_STATUS: TxFIFO read operation status
1428:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_WRITING: TxFIFO is doing write operation
1429:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_NOT_EMPTY: TxFIFO is not empty
1430:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_FULL: TxFIFO is full
1431:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1432:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     value of the status users want to get
1433:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 27


1434:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint32_t enet_debug_status_get(uint32_t mac_debug)
1435:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1436:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp_state = 0U;
1437:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1438:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     switch(mac_debug) {
1439:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
1440:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXAFS(ENET_MAC_DBG);
1441:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
1442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_READ_STATUS:
1443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXFRS(ENET_MAC_DBG);
1444:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
1445:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_STATE:
1446:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXFS(ENET_MAC_DBG);
1447:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
1448:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_MAC_TRANSMITTER_STATUS:
1449:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_SOMT(ENET_MAC_DBG);
1450:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
1451:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_TXFIFO_READ_STATUS:
1452:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_TXFRS(ENET_MAC_DBG);
1453:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
1454:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     default:
1455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(RESET != (ENET_MAC_DBG & mac_debug)) {
1456:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
1457:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
1458:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
1459:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1460:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return temp_state;
1461:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1462:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1463:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1464:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    enable the MAC address filter
1465:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be enable, refer to enet_macaddress_enum
1466:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: enable MAC address 1 filter
1467:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: enable MAC address 2 filter
1468:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: enable MAC address 3 filter
1469:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1470:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1471:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1472:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_address_filter_enable(enet_macaddress_enum mac_addr)
1473:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1474:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) |= ENET_MAC_ADDR1H_AFE;
1475:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1476:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1477:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable the MAC address filter
1479:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be disable, refer to enet_macaddress_enum
1480:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1481:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: disable MAC address 1 filter
1482:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: disable MAC address 2 filter
1483:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: disable MAC address 3 filter
1484:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1485:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1486:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1487:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_address_filter_disable(enet_macaddress_enum mac_addr)
1488:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1489:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) &= ~ENET_MAC_ADDR1H_AFE;
1490:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 28


1491:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1492:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1493:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure the MAC address filter
1494:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be configured, refer to enet_macaddress_enu
1495:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1496:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: configure MAC address 1 filter
1497:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: configure MAC address 2 filter
1498:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: configure MAC address 3 filter
1499:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  addr_mask: select which MAC address bytes will be mask
1500:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1501:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE0: mask ENET_MAC_ADDR1L[7:0] bits
1502:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE1: mask ENET_MAC_ADDR1L[15:8] bits
1503:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE2: mask ENET_MAC_ADDR1L[23:16] bits
1504:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE3: mask ENET_MAC_ADDR1L [31:24] bits
1505:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE4: mask ENET_MAC_ADDR1H [7:0] bits
1506:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE5: mask ENET_MAC_ADDR1H [15:8] bits
1507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  filter_type: select which MAC address filter type will be selected
1508:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1509:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_FILTER_SA: The MAC address is used to compared with the SA field of 
1510:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_FILTER_DA: The MAC address is used to compared with the DA field of 
1511:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1512:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1513:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1514:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_address_filter_config(enet_macaddress_enum mac_addr, uint32_t addr_mask, uint32_t filter_
1515:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1516:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg;
1517:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1518:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* get the address filter register value which is to be configured */
1519:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg = REG32(ENET_ADDRH_BASE + mac_addr);
1520:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1521:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* clear and configure the address filter register */
1522:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_ADDR1H_MB | ENET_MAC_ADDR1H_SAF);
1523:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
1524:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
1525:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1526:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1527:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1528:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    PHY interface configuration (configure SMI clock and reset PHY chip)
1529:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1530:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1531:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
1532:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1533:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_phy_config(void)
1534:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1535:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
1536:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg;
1537:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint16_t phy_value;
1538:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1539:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1540:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* clear the previous MDC clock */
1541:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg = ENET_MAC_PHY_CTL;
1542:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
1543:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1544:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* get the HCLK frequency */
1545:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ahbclk = rcu_clock_freq_get(CK_AHB);
1546:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1547:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure MDC clock according to HCLK frequency range */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 29


1548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_RANGE(ahbclk, 20000000U, 35000000U)) {
1549:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
1550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
1551:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
1552:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
1553:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
1554:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 100000000U, 150000000U)) {
1555:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
1556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
1557:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
1558:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
1559:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return enet_state;
1560:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1561:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_PHY_CTL = reg;
1562:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1563:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* reset PHY */
1564:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     phy_value = PHY_RESET;
1565:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
1566:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return enet_state;
1567:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1568:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* PHY reset need some time */
1569:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     _ENET_DELAY_(ENET_DELAY_TO);
1570:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1571:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* check whether PHY reset is complete */
1572:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
1573:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return enet_state;
1574:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1575:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1576:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* PHY reset complete */
1577:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET == (phy_value & PHY_RESET)) {
1578:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1579:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1580:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1581:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return enet_state;
1582:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1583:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1584:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1585:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    write to / read from a PHY register
1586:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  direction: only one parameter can be selected which is shown as below, refer to ene
1587:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PHY_WRITE: write data to phy register
1588:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PHY_READ:  read data from phy register
1589:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  phy_address: 0x0000 - 0x001F
1590:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  phy_reg: 0x0000 - 0x001F
1591:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  pvalue: the value will be written to the PHY register in ENET_PHY_WRITE direction
1592:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] pvalue: the value will be read from the PHY register in ENET_PHY_READ direction
1593:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
1594:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_phy_write_read(enet_phydirection_enum direction, uint16_t phy_address, uint16_t phy_
1596:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1600:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1601:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_PHY_CTL with write/read operation */
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg = ENET_MAC_PHY_CTL;
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 30


1605:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1606:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if do the write operation, write value to the register */
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_PHY_WRITE == direction) {
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
1609:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1610:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1611:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* do PHY write/read operation, and wait the operation complete  */
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_PHY_CTL = reg;
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
1617:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1618:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* write/read operation complete */
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET == (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB)) {
1620:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1621:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1622:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1623:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if do the read operation, get value from the register */
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_PHY_READ == direction) {
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
1626:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1627:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return enet_state;
1629:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1630:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1631:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1632:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    enable the loopback function of PHY chip
1633:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1634:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1635:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1636:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1637:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_phyloopback_enable(void)
1638:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1639:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
1640:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
1641:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1642:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* get the PHY configuration to update it */
1643:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1644:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1645:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable the PHY loopback mode */
1646:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     temp_phy |= PHY_LOOPBACK;
1647:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1648:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* update the PHY control register with the new configuration */
1649:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1650:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1651:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return phy_state;
1652:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1653:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1654:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1655:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable the loopback function of PHY chip
1656:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1657:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1658:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1659:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1660:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_phyloopback_disable(void)
1661:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 31


1662:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
1663:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
1664:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1665:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* get the PHY configuration to update it */
1666:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1667:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1668:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* disable the PHY loopback mode */
1669:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     temp_phy &= (uint16_t)~PHY_LOOPBACK;
1670:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1671:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* update the PHY control register with the new configuration */
1672:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1673:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1674:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return phy_state;
1675:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1676:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1677:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1678:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    enable ENET forward feature
1679:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET forward mode
1680:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1681:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_PADCRC_DROP: the function of the MAC strips the Pad/FCS field on receiv
1682:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TYPEFRAME_CRC_DROP: the function that FCS field(last 4 bytes) of frame will 
1683:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_ERRFRAMES: the function that all frame received with error except ru
1684:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_UNDERSZ_GOODFRAMES: the function that forwarding undersized good fra
1685:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1686:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1687:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1688:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_forward_feature_enable(uint32_t feature)
1689:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1690:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t mask;
1691:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1692:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_FORWARD_ERRFRAMES | ENET_FORWARD_UNDERSZ_GOODFRAMES)));
1693:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
1694:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1695:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_AUTO_PADCRC_DROP | ENET_TYPEFRAME_CRC_DROP)));
1696:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= (mask >> 2);
1697:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1698:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1699:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1700:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable ENET forward feature
1701:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET forward mode
1702:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1703:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_PADCRC_DROP: the function of the MAC strips the Pad/FCS field on receiv
1704:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TYPEFRAME_CRC_DROP: the function that FCS field(last 4 bytes) of frame will 
1705:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_ERRFRAMES: the function that all frame received with error except ru
1706:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_UNDERSZ_GOODFRAMES: the function that forwarding undersized good fra
1707:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1708:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1709:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1710:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_forward_feature_disable(uint32_t feature)
1711:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1712:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t mask;
1713:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1714:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_FORWARD_ERRFRAMES | ENET_FORWARD_UNDERSZ_GOODFRAMES)));
1715:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
1716:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1717:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_AUTO_PADCRC_DROP | ENET_TYPEFRAME_CRC_DROP)));
1718:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~(mask >> 2);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 32


1719:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1720:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1721:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1722:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief      enable ENET fliter feature
1723:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET fliter mode
1724:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER: filter source address function
1726:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER_INVERSE: inverse source address filtering result function
1727:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DEST_FILTER_INVERSE: inverse DA filtering result function
1728:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_PASS: pass all multicast frames function
1729:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_HASH_MODE: HASH multicast filter function
1730:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_UNICAST_FILTER_HASH_MODE: HASH unicast filter function
1731:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_FILTER_MODE_EITHER: HASH or perfect filter function
1732:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1733:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1734:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1735:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_fliter_feature_enable(uint32_t feature)
1736:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= feature;
1738:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1739:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1740:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1741:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable ENET fliter feature
1742:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET fliter mode
1743:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER: filter source address function
1745:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER_INVERSE: inverse source address filtering result function
1746:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DEST_FILTER_INVERSE: inverse DA filtering result function
1747:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_PASS: pass all multicast frames function
1748:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_HASH_MODE: HASH multicast filter function
1749:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_UNICAST_FILTER_HASH_MODE: HASH unicast filter function
1750:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_FILTER_MODE_EITHER: HASH or perfect filter function
1751:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1752:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1753:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1754:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_fliter_feature_disable(uint32_t feature)
1755:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1756:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF &= ~feature;
1757:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1758:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1759:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1760:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    generate the pause frame, ENET will send pause frame after enable transmit flow contr
1761:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 this function only use in full-dulex mode
1762:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1763:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1764:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1765:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1766:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_pauseframe_generate(void)
1767:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1768:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1769:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
1770:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1771:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* in full-duplex mode, must make sure this bit is 0 before writing register */
1772:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     temp = ENET_MAC_FCTL & ENET_MAC_FCTL_FLCBBKPA;
1773:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
1774:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
1775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 33


1776:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1777:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return enet_state;
1778:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1779:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1780:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1781:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure the pause frame detect type
1782:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  detect: pause frame detect type
1783:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1784:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT: besides the unique multicast address, M
1785:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                                                             use the MAC0 address to detecting pause
1786:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_UNIQUE_PAUSEDETECT: only the unique multicast address for pause frame which 
1787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                                            in IEEE802.3 can be detected
1788:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1789:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1790:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1791:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_pauseframe_detect_config(uint32_t detect)
1792:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1793:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~ENET_MAC_FCTL_UPFDT;
1794:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
1795:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1796:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1797:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1798:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure the pause frame parameters
1799:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  pausetime: pause time in transmit pause control frame
1800:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  pause_threshold: the threshold of the pause timer for retransmitting frames automat
1801:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 this value must make sure to be less than configured pause time
1802:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1803:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS4: pause time minus 4 slot times
1804:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS28: pause time minus 28 slot times
1805:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS144: pause time minus 144 slot times
1806:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS256: pause time minus 256 slot times
1807:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1809:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1810:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_pauseframe_config(uint32_t pausetime, uint32_t pause_threshold)
1811:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1812:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
1813:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
1814:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1816:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1817:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure the threshold of the flow control(deactive and active threshold)
1818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  deactive: the threshold of the deactive flow control
1819:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 this value should always be less than active flow control value
1820:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1821:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_256BYTES: threshold level is 256 bytes
1822:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_512BYTES: threshold level is 512 bytes
1823:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_768BYTES: threshold level is 768 bytes
1824:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1024BYTES: threshold level is 1024 bytes
1825:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1280BYTES: threshold level is 1280 bytes
1826:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1536BYTES: threshold level is 1536 bytes
1827:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1792BYTES: threshold level is 1792 bytes
1828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  active: the threshold of the active flow control
1829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1830:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_256BYTES: threshold level is 256 bytes
1831:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_512BYTES: threshold level is 512 bytes
1832:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_768BYTES: threshold level is 768 bytes
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 34


1833:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1024BYTES: threshold level is 1024 bytes
1834:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1280BYTES: threshold level is 1280 bytes
1835:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1536BYTES: threshold level is 1536 bytes
1836:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1792BYTES: threshold level is 1792 bytes
1837:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1838:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1839:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1840:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_flowcontrol_threshold_config(uint32_t deactive, uint32_t active)
1841:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1842:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTH = ((deactive | active) >> 8);
1843:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1844:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1845:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1846:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    enable ENET flow control feature
1847:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET flow control mode
1848:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ZERO_QUANTA_PAUSE: the automatic zero-quanta generation function
1850:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_FLOWCONTROL: the flow control operation in the MAC
1851:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_FLOWCONTROL: decoding function for the received pause frame and process i
1852:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_BACK_PRESSURE: back pressure operation in the MAC(only use in half-dulex mod
1853:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1855:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_flowcontrol_feature_enable(uint32_t feature)
1857:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1858:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
1859:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
1860:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1861:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     feature &= ~ENET_ZERO_QUANTA_PAUSE;
1862:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
1863:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1864:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1865:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1866:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable ENET flow control feature
1867:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET flow control mode
1868:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1869:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ZERO_QUANTA_PAUSE: the automatic zero-quanta generation function
1870:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_FLOWCONTROL: the flow control operation in the MAC
1871:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_FLOWCONTROL: decoding function for the received pause frame and process i
1872:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_BACK_PRESSURE: back pressure operation in the MAC(only use in half-dulex mod
1873:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1874:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1875:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1876:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_flowcontrol_feature_disable(uint32_t feature)
1877:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1878:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
1879:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
1880:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1881:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     feature &= ~ENET_ZERO_QUANTA_PAUSE;
1882:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
1883:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1884:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1885:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1886:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get the dma transmit/receive process state
1887:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  direction: choose the direction of dma process which users want to check, refer to 
1888:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1889:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: dma transmit process
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 35


1890:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: dma receive process
1891:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1892:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     state of dma process, the value range shows below:
1893:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                   ENET_RX_STATE_STOPPED, ENET_RX_STATE_FETCHING, ENET_RX_STATE_WAITING,
1894:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                   ENET_RX_STATE_SUSPENDED, ENET_RX_STATE_CLOSING, ENET_RX_STATE_QUEUING,
1895:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                   ENET_TX_STATE_STOPPED, ENET_TX_STATE_FETCHING, ENET_TX_STATE_WAITING,
1896:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                   ENET_TX_STATE_READING, ENET_TX_STATE_SUSPENDED, ENET_TX_STATE_CLOSING
1897:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1898:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint32_t enet_dmaprocess_state_get(enet_dmadirection_enum direction)
1899:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1900:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reval;
1901:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reval = (uint32_t)(ENET_DMA_STAT & (uint32_t)direction);
1902:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
1903:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1904:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1905:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1906:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    poll the DMA transmission/reception enable by writing any value to the
1907:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 ENET_DMA_TPEN/ENET_DMA_RPEN register, this will make the DMA to resume transmission
1908:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  direction: choose the direction of DMA process which users want to resume, refer to
1909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA transmit process
1911:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA receive process
1912:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1913:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1914:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1915:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_dmaprocess_resume(enet_dmadirection_enum direction)
1916:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1917:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
1918:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
1919:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
1920:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
1921:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1922:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1923:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1924:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1925:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    check and recover the Rx process
1926:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1927:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1928:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
1929:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1930:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_rxprocess_check_recovery(void)
1931:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1932:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t status;
1933:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1934:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* get DAV information of current RxDMA descriptor */
1935:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     status = dma_current_rxdesc->status;
1936:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
1937:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1938:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if current descriptor is owned by DMA, but the descriptor address mismatches with
1939:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     receive descriptor address pointer updated by RxDMA controller */
1940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((ENET_DMA_CRDADDR != ((uint32_t)dma_current_rxdesc)) &&
1941:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
1942:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)ENET_DMA_CRDADDR;
1943:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1944:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1945:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1946:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 36


1947:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    flush the ENET transmit FIFO, and wait until the flush operation completes
1948:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
1949:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1950:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1951:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1952:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_txfifo_flush(void)
1953:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1954:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t flush_state;
1955:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
1956:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1957:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1958:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the FTF bit for flushing transmit FIFO */
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_FTF;
1960:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
1961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
1963:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
1965:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
1966:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET == flush_state) {
1967:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1968:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
1969:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return  enet_state;
1971:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1972:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1973:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get the transmit/receive address of current descriptor, or current buffer, or descrip
1975:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  addr_get: choose the address which users want to get, refer to enet_desc_reg_enum
1976:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1977:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_DESC_TABLE: the start address of the receive descriptor table
1978:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_CURRENT_DESC: the start descriptor address of the current receive descrip
1979:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                                         the RxDMA controller
1980:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_CURRENT_BUFFER: the current receive buffer address being read by the RxDM
1981:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_DESC_TABLE: the start address of the transmit descriptor table
1982:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_CURRENT_DESC: the start descriptor address of the current transmit descri
1983:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                                         the TxDMA controller
1984:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_CURRENT_BUFFER: the current transmit buffer address being read by the TxD
1985:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
1986:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     address value
1987:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
1988:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint32_t enet_current_desc_address_get(enet_desc_reg_enum addr_get)
1989:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
1990:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reval = 0U;
1991:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1992:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reval = REG32((ENET) + (uint32_t)addr_get);
1993:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
1994:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
1995:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
1996:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
1997:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get the Tx or Rx descriptor information
1998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get information
1999:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  info_get: the descriptor information type which is selected, refer to enet_descstat
2000:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2001:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_1_SIZE: receive buffer 1 size
2002:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_2_SIZE: receive buffer 2 size
2003:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        RXDESC_FRAME_LENGTH: the byte length of the received frame that was transferred t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 37


2004:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        TXDESC_COLLISION_COUNT: the number of collisions occurred before the frame was tr
2005:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_1_ADDR: the buffer1 address of the Rx frame
2006:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        TXDESC_BUFFER_1_ADDR: the buffer1 address of the Tx frame
2007:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2008:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     descriptor information, if value is 0xFFFFFFFFU, means the false input parameter
2009:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2010:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint32_t enet_desc_information_get(enet_descriptors_struct *desc, enet_descstate_enum info_get)
2011:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2012:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
2013:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2014:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     switch(info_get) {
2015:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
2016:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reval = GET_RDES1_RB1S(desc->control_buffer_size);
2017:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
2018:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_2_SIZE:
2019:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reval = GET_RDES1_RB2S(desc->control_buffer_size);
2020:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
2021:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case RXDESC_FRAME_LENGTH:
2022:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reval = GET_RDES0_FRML(desc->status);
2023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
2024:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
2025:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2026:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (desc->status & ENET_RDES
2028:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
2029:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2030:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2031:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             reval = 0U;
2032:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2033:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2034:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
2035:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_ADDR:
2036:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reval = desc->buffer1_addr;
2037:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
2038:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case TXDESC_BUFFER_1_ADDR:
2039:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reval = desc->buffer1_addr;
2040:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
2041:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case TXDESC_COLLISION_COUNT:
2042:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reval = GET_TDES0_COCNT(desc->status);
2043:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
2044:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     default:
2045:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
2046:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2047:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
2048:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2049:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2050:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2051:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get the number of missed frames during receiving
2052:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
2053:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] rxfifo_drop: pointer to the number of frames dropped by RxFIFO
2054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] rxdma_drop: pointer to the number of frames missed by the RxDMA controller
2055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2056:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2057:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_missed_frame_counter_get(uint32_t *rxfifo_drop, uint32_t *rxdma_drop)
2058:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2059:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp_counter = 0U;
2060:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 38


2061:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     temp_counter = ENET_DMA_MFBOCNT;
2062:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
2063:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
2064:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2065:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2066:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2067:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get the bit flag of ENET DMA descriptor
2068:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get flag
2069:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2070:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2071:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DB: deferred
2072:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_UFE: underflow error
2073:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_EXD: excessive deferral
2074:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2075:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_ECO: excessive collision
2076:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LCO: late collision
2077:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_NCA: no carrier
2078:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LCA: loss of carrier
2079:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_IPPE: IP payload error
2080:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2081:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_JT: jabber timeout
2082:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_ES: error summary
2083:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_IPHE: IP header error
2084:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTMSS: transmit timestamp status
2085:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2086:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2087:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2088:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2089:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2090:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2091:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2092:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2093:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2094:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2095:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_PCERR: payload checksum error
2096:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_EXSV: extended status valid
2097:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_CERR: CRC error
2098:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DBERR: dribble bit error
2099:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_RERR: receive error
2100:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_RWDT: receive watchdog timeout
2101:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_FRMT: frame type
2102:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LCO: late collision
2103:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_IPHERR: IP frame header error
2104:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_TSV: timestamp valid
2105:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LDES: last descriptor
2106:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_FDES: first descriptor
2107:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_VTAG: VLAN tag
2108:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_OERR: overflow error
2109:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LERR: length error
2110:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_SAFF: SA filter fail
2111:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DERR: descriptor error
2112:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_ERRS: error summary
2113:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAFF: destination address filter fail
2114:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2115:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2116:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
2117:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 39


2118:lib/GD32F4xx/Source/gd32f4xx_enet.c **** FlagStatus enet_desc_flag_get(enet_descriptors_struct *desc, uint32_t desc_flag)
2119:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2120:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     FlagStatus enet_flag = RESET;
2121:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2122:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (desc->status & desc_flag)) {
2123:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_flag = SET;
2124:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2125:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2126:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return enet_flag;
2127:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2128:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2129:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2130:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    set the bit flag of ENET DMA descriptor
2131:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to set flag
2132:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2133:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2134:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2135:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2136:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2137:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2138:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2139:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2140:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2141:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2142:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2143:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2144:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2145:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2146:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2147:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2148:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2149:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_desc_flag_set(enet_descriptors_struct *desc, uint32_t desc_flag)
2150:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2151:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->status |= desc_flag;
2152:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2153:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2154:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2155:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    clear the bit flag of ENET DMA descriptor
2156:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to clear flag
2157:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2158:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2159:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2160:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2161:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2162:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2163:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2164:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2165:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2166:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2167:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2168:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2169:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2170:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2171:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2172:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2173:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2174:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_desc_flag_clear(enet_descriptors_struct *desc, uint32_t desc_flag)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 40


2175:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2176:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->status &= ~desc_flag;
2177:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2178:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2179:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2180:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    when receiving completed, set RS bit in ENET_DMA_STAT register will immediately set
2181:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure
2182:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2183:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2184:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2185:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_rx_desc_immediate_receive_complete_interrupt(enet_descriptors_struct *desc)
2186:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2187:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->control_buffer_size &= ~ENET_RDES1_DINTC;
2188:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2189:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2190:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2191:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    when receiving completed, set RS bit in ENET_DMA_STAT register will is set after a co
2192:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure
2193:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  delay_time: delay a time of 256*delay_time HCLK(0x00000000 - 0x000000FF)
2194:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2195:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2196:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2197:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_rx_desc_delay_receive_complete_interrupt(enet_descriptors_struct *desc, uint32_t delay_ti
2198:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2199:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->control_buffer_size |= ENET_RDES1_DINTC;
2200:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
2201:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2202:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2203:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2204:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    drop current receive frame
2205:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
2206:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2207:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2208:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2209:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_rxframe_drop(void)
2210:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2211:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2213:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2214:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* chained mode */
2215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2216:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
2217:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
2218:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
2219:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(0U != dma_current_ptp_rxdesc->status) {
2220:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
2221:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
2222:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
2223:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* ponter to the next ptp descriptor */
2224:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
2225:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2226:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2227:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_
2228:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2229:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
2231:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ring mode */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 41


2232:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2233:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
2236:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
2237:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2238:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
2241:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
2242:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
2243:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2244:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2245:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2246:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2247:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2248:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2249:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    enable DMA feature
2250:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of DMA mode
2251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
2252:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_FLUSH_RXFRAME: RxDMA does not flushes frames function
2253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SECONDFRAME_OPT: TxDMA controller operate on second frame function
2254:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2255:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2256:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2257:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_dma_feature_enable(uint32_t feature)
2258:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2259:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= feature;
2260:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2261:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2262:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2263:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable DMA feature
2264:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of DMA mode
2265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
2266:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_FLUSH_RXFRAME: RxDMA does not flushes frames function
2267:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SECONDFRAME_OPT: TxDMA controller operate on second frame function
2268:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2269:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2270:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2271:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_dma_feature_disable(uint32_t feature)
2272:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2273:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~feature;
2274:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2275:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2276:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #ifdef SELECT_DESCRIPTORS_ENHANCED_MODE
2277:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get the bit of extended status flag in ENET DMA descriptor
2279:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get the extended status flag
2280:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc_status: the extended status want to get
2281:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2282:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPPLDT: IP frame payload type
2283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPHERR: IP frame header error
2284:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPPLDERR: IP frame payload error
2285:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPCKSB: IP frame checksum bypassed
2286:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPF4: IP frame in version 4
2287:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPF6: IP frame in version 6
2288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPMT: PTP message type
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 42


2289:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPOEF: PTP on ethernet frame
2290:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPVF: PTP version format
2291:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2292:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     value of extended status
2293:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2294:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint32_t enet_rx_desc_enhanced_status_get(enet_descriptors_struct *desc, uint32_t desc_status)
2295:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2296:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
2297:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2298:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     switch(desc_status) {
2299:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_RDES4_IPPLDT:
2300:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reval = GET_RDES4_IPPLDT(desc->extended_status);
2301:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
2302:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_RDES4_PTPMT:
2303:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reval = GET_RDES4_PTPMT(desc->extended_status);
2304:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
2305:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     default:
2306:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (desc->extended_status & desc_status)) {
2307:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             reval = 1U;
2308:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2309:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             reval = 0U;
2310:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2311:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2312:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2313:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
2314:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2315:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2316:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2317:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure descriptor to work in enhanced mode
2318:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
2319:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2320:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2321:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2322:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_desc_select_enhanced_mode(void)
2323:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2324:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= ENET_DMA_BCTL_DFM;
2325:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2326:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2327:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2328:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in enhanced chain mode with ptp fun
2329:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2330:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2331:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2332:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2333:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2334:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2335:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2336:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_enhanced_descriptors_chain_init(enet_dmadirection_enum direction)
2337:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2338:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2339:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2340:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2342:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2343:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2344:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2345:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 43


2346:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2347:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2348:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2349:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2350:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2351:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select chain mode, and enable transmit timestamp function */
2352:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM | ENET_TDES0_TTSEN;
2353:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2354:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2355:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2356:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2357:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
2358:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2359:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2360:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2361:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2362:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2363:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2364:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2365:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* enable receiving */
2366:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
2368:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
2369:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2370:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2371:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2372:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2373:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2374:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2375:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configuration each descriptor */
2376:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2377:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2378:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2379:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2380:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2381:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2382:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2383:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2384:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2385:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
2386:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
2387:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
2388:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
2389:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2390:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
2391:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
2392:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)desc_tab;
2393:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2394:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2395:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2396:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2397:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2398:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in enhanced ring mode with ptp func
2399:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2400:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2401:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2402:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 44


2403:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2404:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2405:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2406:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_enhanced_descriptors_ring_init(enet_dmadirection_enum direction)
2407:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2409:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2410:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
2411:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
2412:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2413:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2414:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
2415:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
2416:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
2417:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2418:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2419:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2420:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2421:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2422:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2423:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2424:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2425:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2426:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select ring mode, and enable transmit timestamp function */
2427:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TTSEN;
2428:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2429:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2430:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2431:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2432:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
2433:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2434:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2435:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2436:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2437:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2438:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2439:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2440:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* enable receiving */
2441:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
2443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RXBUF_SIZE;
2444:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2445:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2446:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2447:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2448:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2449:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2450:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2451:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2452:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2453:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2454:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2456:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2457:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2458:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2459:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 45


2460:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
2461:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
2462:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
2463:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
2464:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
2465:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
2466:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
2467:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
2468:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2469:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2470:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2471:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2472:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2473:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2474:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    receive a packet data with timestamp values to application buffer, when the DMA is in
2475:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
2476:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the application buffer
2477:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2479:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2480:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2481:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2482:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_receive_enhanced_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp
2483:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2484:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
2485:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
2486:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t rdes0_tsv_flag;
2487:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2488:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2489:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
2490:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
2491:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2492:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2493:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
2494:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2495:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
2496:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(((uint32_t)RESET == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
2497:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
2498:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
2499:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
2500:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status) - 4U;
2501:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2502:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2503:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
2504:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
2505:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2506:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
2508:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
2509:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 return ERROR;
2510:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2511:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2512:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
2513:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             for(offset = 0; offset < size; offset++) {
2514:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)((dma_current_rxdesc->buffer1_addr) + offs
2515:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2516:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 46


2517:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return ERROR;
2518:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2519:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2520:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2521:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2522:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2523:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* wait for ENET_RDES0_TSV flag to be set, the timestamp value is taken and
2524:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         write to the RDES6 and RDES7 */
2525:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         do {
2526:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             rdes0_tsv_flag = (dma_current_rxdesc->status & ENET_RDES0_TSV);
2527:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
2528:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == rdes0_tsv_flag) && (timeout < ENET_DELAY_TO));
2529:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2530:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2531:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2532:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return ERROR;
2533:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2534:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2535:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear the ENET_RDES0_TSV flag */
2536:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc->status &= ~ENET_RDES0_TSV;
2537:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the received frame */
2538:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_rxdesc->timestamp_low;
2539:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_rxdesc->timestamp_high;
2540:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2541:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2542:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2543:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2544:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2545:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
2546:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
2547:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* Clear RBU flag */
2548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
2549:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
2550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0;
2551:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2552:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2553:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
2554:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* chained mode */
2555:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
2557:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
2558:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ring mode */
2559:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2560:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2561:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2562:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2563:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2564:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)((uint32_t)dma_current_rxdesc + ETH_DMA
2565:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2566:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2567:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2568:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return SUCCESS;
2569:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2570:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2571:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2572:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    send data with timestamp values in application buffer as a transmit packet, when the 
2573:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer on the application buffer
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 47


2574:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2575:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
2576:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2577:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2578:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2579:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2580:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_transmit_enhanced_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp
2581:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2582:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0;
2583:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
2584:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t tdes0_ttmss_flag;
2585:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0;
2586:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2587:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2588:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
2589:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
2590:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2591:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2592:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
2593:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
2594:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
2595:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2596:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
2598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2599:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
2600:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         for(offset = 0; offset < length; offset++) {
2601:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer + offset))
2602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2604:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the frame length */
2605:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = length;
2606:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
2607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
2608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
2609:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
2610:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2611:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
2612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
2613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
2614:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
2616:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* Clear TBU and TU flag */
2617:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
2618:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
2619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0;
2620:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2621:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2622:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2623:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
2625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         do {
2626:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
2627:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
2628:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
2629:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2630:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 48


2631:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2632:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return ERROR;
2633:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2634:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2635:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear the ENET_TDES0_TTMSS flag */
2636:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc->status &= ~ENET_TDES0_TTMSS;
2637:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
2638:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_txdesc->timestamp_low;
2639:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->timestamp_high;
2640:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2641:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2642:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table*/
2643:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* chained mode */
2644:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
2645:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
2646:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
2647:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ring mode */
2648:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
2649:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2650:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
2651:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2652:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2653:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)((uint32_t)dma_current_txdesc + ETH_DMA
2654:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2655:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2656:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2657:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return SUCCESS;
2658:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2659:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2660:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #else
2661:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2662:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2663:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure descriptor to work in normal mode
2664:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
2665:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2666:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2667:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2668:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_desc_select_normal_mode(void)
2669:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2670:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DFM;
2671:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2672:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2673:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2674:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in normal chain mode with PTP funct
2675:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2676:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2677:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2678:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2679:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc_ptptab: pointer to the first descriptor address of PTP Rx descriptor table
2680:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2681:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2682:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2683:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_normal_descriptors_chain_init(enet_dmadirection_enum direction, enet_descriptors_stru
2684:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2685:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2686:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2687:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 49


2688:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2689:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2690:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2691:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2692:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2693:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2694:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2695:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2696:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2697:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2698:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select chain mode, and enable transmit timestamp function */
2699:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM | ENET_TDES0_TTSEN;
2700:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2701:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2702:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2703:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2704:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
2705:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
2706:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2707:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2708:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2709:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2710:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2711:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2712:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2713:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* enable receiving */
2714:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2715:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
2716:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
2717:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2718:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2719:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2720:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2721:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
2722:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2723:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2724:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2726:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2727:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2728:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2729:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2730:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2731:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2733:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2734:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
2735:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
2736:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
2738:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2739:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
2740:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
2741:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)desc_tab;
2742:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2743:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* set desc_ptptab equal to desc_tab */
2744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer1_addr = desc->buffer1_addr;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 50


2745:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
2746:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2747:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* when it is the last ptp descriptor, preserve the first descriptor
2748:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     address of desc_ptptab in ptp descriptor status */
2749:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     (&desc_ptptab[num - 1U])->status = (uint32_t)desc_ptptab;
2750:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2751:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2752:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2753:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in normal ring mode with PTP functi
2754:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2755:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2756:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2757:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2758:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  desc_ptptab: pointer to the first descriptor address of PTP Rx descriptor table
2759:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
2760:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
2761:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2762:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_normal_descriptors_ring_init(enet_dmadirection_enum direction, enet_descriptors_struc
2763:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2764:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2765:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2766:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2767:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2768:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2769:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
2770:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
2771:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
2772:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2773:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2774:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2776:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2777:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2778:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2779:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2780:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2781:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select ring mode, and enable transmit timestamp function */
2782:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TTSEN;
2783:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2784:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2785:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2786:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
2788:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
2789:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2790:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2791:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2792:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2793:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2794:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2795:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2796:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* enable receiving */
2797:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2798:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
2799:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc_bufsize = (uint32_t)ENET_RXBUF_SIZE;
2800:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2801:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 51


2802:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2803:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2804:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
2805:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2806:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2807:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2809:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2810:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2811:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2812:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2813:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2816:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2817:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
2818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
2819:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
2820:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
2821:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
2822:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
2823:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
2824:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
2825:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2826:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2827:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* set desc_ptptab equal to desc_tab */
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer1_addr = desc->buffer1_addr;
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
2830:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2831:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* when it is the last ptp descriptor, preserve the first descriptor
2832:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     address of desc_ptptab in ptp descriptor status */
2833:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     (&desc_ptptab[num - 1U])->status = (uint32_t)desc_ptptab;
2834:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2835:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2836:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2837:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    receive a packet data with timestamp values to application buffer, when the DMA is in
2838:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
2839:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the application buffer
2840:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2841:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2842:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2843:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2844:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_receive_normal_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp[]
2845:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2846:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
2847:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2848:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
2850:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
2851:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2852:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2853:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
2854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2855:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
2856:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(((uint32_t)RESET == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
2857:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
2858:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 52


2859:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2860:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
2861:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status) - 4U;
2862:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2863:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
2864:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
2865:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2866:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2867:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
2868:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
2869:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 return ERROR;
2870:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2871:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2872:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
2873:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             for(offset = 0U; offset < size; offset++) {
2874:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
2875:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
2876:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2877:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2878:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return ERROR;
2879:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2880:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2881:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* copy timestamp value from Rx descriptor to application array */
2882:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     timestamp[0] = dma_current_rxdesc->buffer1_addr;
2883:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
2884:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2885:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer1_addr = dma_current_ptp_rxdesc ->buffer1_addr ;
2886:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
2887:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2888:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2889:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2890:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2891:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
2892:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
2893:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
2894:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
2895:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
2896:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
2897:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2898:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2899:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2900:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
2901:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* chained mode */
2902:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2903:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
2904:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
2905:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(0U != dma_current_ptp_rxdesc->status) {
2906:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
2907:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status);
2908:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* ponter to the next ptp descriptor */
2910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc++;
2911:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2912:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
2913:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ring mode */
2914:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2915:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 53


2916:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2917:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
2918:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             use the same table with RxDMA descriptor */
2919:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status);
2920:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
2921:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
2923:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
2924:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2925:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2926:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2927:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return SUCCESS;
2928:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
2929:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2930:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
2931:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    send data with timestamp values in application buffer as a transmit packet, when the 
2932:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer on the application buffer
2933:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2934:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
2935:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2936:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2937:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2938:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
2939:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_transmit_normal_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp[]
2940:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
2941:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
2942:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
2943:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2944:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2945:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
2946:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
2947:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2948:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2949:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
2950:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
2951:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
2952:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2953:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2954:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
2955:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2956:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
2957:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         for(offset = 0U; offset < length; offset++) {
2958:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
2959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2960:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the frame length */
2962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = (length & (uint32_t)0x1FFF);
2963:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
2964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
2965:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
2966:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
2967:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2968:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
2969:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
2970:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
2971:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2972:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 54


2973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
2974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
2975:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
2976:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
2977:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2978:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2979:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2980:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2981:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
2982:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         do {
2983:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
2984:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
2985:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
2986:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2987:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2988:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2989:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return ERROR;
2990:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
2991:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
2992:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear the ENET_TDES0_TTMSS flag */
2993:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc->status &= ~ENET_TDES0_TTMSS;
2994:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
2995:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_txdesc->buffer1_addr;
2996:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
2997:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
2998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer1_addr = dma_current_ptp_txdesc ->buffer1_addr ;
2999:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
3000:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3001:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table *
3002:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* chained mode */
3003:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
3004:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
3005:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
3006:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(0U != dma_current_ptp_txdesc->status) {
3007:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
3008:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->status);
3009:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
3010:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* ponter to the next ptp descriptor */
3011:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc++;
3012:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
3013:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
3014:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ring mode */
3015:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
3016:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
3017:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
3018:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
3019:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             use the same table with TxDMA descriptor */
3020:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->status);
3021:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
3022:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
3023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_txdesc
3024:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
3025:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
3026:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
3027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return SUCCESS;
3028:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3029:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 55


3030:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
3031:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3032:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3033:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    wakeup frame filter register pointer reset
3034:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
3035:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3036:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3037:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3038:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_wum_filter_register_pointer_reset(void)
3039:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3040:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= ENET_MAC_WUM_WUFFRPR;
3041:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3042:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3043:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3044:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    set the remote wakeup frame registers
3045:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  pdata: pointer to buffer data which is written to remote wakeup frame registers (8 
3046:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3047:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3048:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3049:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_wum_filter_config(uint32_t pdata[])
3050:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3051:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U;
3052:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3053:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_RWFF register */
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     for(num = 0U; num < ETH_WAKEUP_REGISTER_LENGTH; num++) {
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
3056:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
3057:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3058:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3059:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3060:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    enable wakeup management features
3061:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the wake up type which is selected
3062:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3063:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_POWER_DOWN: power down mode
3064:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_MAGIC_PACKET_FRAME: enable a wakeup event due to magic packet reception
3065:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_WAKE_UP_FRAME: enable a wakeup event due to wakeup frame reception
3066:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_GLOBAL_UNICAST: any received unicast frame passed filter is considered t
3067:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3068:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3069:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3070:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_wum_feature_enable(uint32_t feature)
3071:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3072:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= feature;
3073:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3074:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3075:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3076:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable wakeup management features
3077:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the wake up type which is selected
3078:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3079:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_MAGIC_PACKET_FRAME: enable a wakeup event due to magic packet reception
3080:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_WAKE_UP_FRAME: enable a wakeup event due to wakeup frame reception
3081:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_GLOBAL_UNICAST: any received unicast frame passed filter is considered t
3082:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3083:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3084:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3085:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_wum_feature_disable(uint32_t feature)
3086:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 56


3087:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM &= (~feature);
3088:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3089:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3090:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3091:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    reset the MAC statistics counters
3092:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
3093:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3094:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3095:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3096:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_msc_counters_reset(void)
3097:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3098:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* reset all counters */
3099:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= ENET_MSC_CTL_CTR;
3100:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3101:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3102:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3103:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    enable the MAC statistics counter features
3104:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of MAC statistics counter
3105:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3106:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTER_STOP_ROLLOVER: counter stop rollover
3107:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RESET_ON_READ: reset on read
3108:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTERS_FREEZE: MSC counter freeze
3109:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3110:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3111:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3112:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_msc_feature_enable(uint32_t feature)
3113:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3114:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= feature;
3115:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3116:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3117:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3118:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable the MAC statistics counter features
3119:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of MAC statistics counter
3120:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3121:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTER_STOP_ROLLOVER: counter stop rollover
3122:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RESET_ON_READ: reset on read
3123:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTERS_FREEZE: MSC counter freeze
3124:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3125:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3126:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3127:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_msc_feature_disable(uint32_t feature)
3128:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3129:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= (~feature);
3130:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3131:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3132:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3133:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure MAC statistics counters preset mode
3134:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  mode: MSC counters preset mode, refer to enet_msc_preset_enum
3135:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3136:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_NONE: do not preset MSC counter
3137:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_HALF: preset all MSC counters to almost-half(0x7FFF FFF0) value
3138:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_FULL: preset all MSC counters to almost-full(0xFFFF FFF0) value
3139:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3140:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3141:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3142:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_msc_counters_preset_config(enet_msc_preset_enum mode)
3143:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 57


3144:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= ENET_MSC_PRESET_MASK;
3145:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
3146:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3147:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3148:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3149:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get MAC statistics counter
3150:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  counter: MSC counters which is selected, refer to enet_msc_counter_enum
3151:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3152:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_SCCNT: MSC transmitted good frames after a single collision counter
3153:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_MSCCNT: MSC transmitted good frames after more than a single collisio
3154:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_TGFCNT: MSC transmitted good frames counter
3155:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RFCECNT: MSC received frames with CRC error counter
3156:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RFAECNT: MSC received frames with alignment error counter
3157:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RGUFCNT: MSC received good unicast frames counter
3158:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3159:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     the MSC counter value
3160:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3161:lib/GD32F4xx/Source/gd32f4xx_enet.c **** uint32_t enet_msc_counters_get(enet_msc_counter_enum counter)
3162:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3163:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reval;
3164:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3165:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reval = REG32((ENET + (uint32_t)counter));
3166:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3167:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
3168:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3169:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3170:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3171:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    enable the PTP features
3172:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET PTP mode
3173:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3174:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RXTX_TIMESTAMP: timestamp function for transmit and receive frames
3175:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_TIMESTAMP_INT: timestamp interrupt trigger
3176:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_RX_TIMESTAMP: all received frames are taken snapshot
3177:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_NONTYPE_FRAME_SNAPSHOT: take snapshot when received non type frame
3178:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV6_FRAME_SNAPSHOT: take snapshot for IPv6 frame
3179:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV4_FRAME_SNAPSHOT: take snapshot for IPv4 frame
3180:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FRAME_USE_MACADDRESS_FILTER: use MAC address1-3 to filter the PTP frame
3181:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3182:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3183:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3184:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_feature_enable(uint32_t feature)
3185:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3186:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL |= feature;
3187:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3188:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3189:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3190:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    disable the PTP features
3191:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET PTP mode
3192:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3193:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_RXTX_TIMESTAMP: timestamp function for transmit and receive frames
3194:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_TIMESTAMP_INT: timestamp interrupt trigger
3195:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_RX_TIMESTAMP: all received frames are taken snapshot
3196:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_NONTYPE_FRAME_SNAPSHOT: take snapshot when received non type frame
3197:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV6_FRAME_SNAPSHOT: take snapshot for IPv6 frame
3198:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV4_FRAME_SNAPSHOT: take snapshot for IPv4 frame
3199:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FRAME_USE_MACADDRESS_FILTER: use MAC address1-3 to filter the PTP frame
3200:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 58


3201:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3202:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3203:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_feature_disable(uint32_t feature)
3204:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3205:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL &= ~feature;
3206:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3207:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3208:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3209:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure the PTP timestamp function
3210:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  func: the function of PTP timestamp
3211:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_ORDINARY: type of ordinary clock node type for timestamp
3213:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_BOUNDARY: type of boundary clock node type for timestamp
3214:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_END_TO_END: type of end-to-end transparent clock node type for timestam
3215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_PEER_TO_PEER: type of peer-to-peer transparent clock node type for time
3216:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_ADDEND_UPDATE: addend register update
3217:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SYSTIME_UPDATE: timestamp update
3218:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SYSTIME_INIT: timestamp initialize
3219:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FINEMODE: the system timestamp uses the fine method for updating
3220:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_COARSEMODE: the system timestamp uses the coarse method for updating
3221:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SUBSECOND_DIGITAL_ROLLOVER: digital rollover mode
3222:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SUBSECOND_BINARY_ROLLOVER: binary rollover mode
3223:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SNOOPING_PTP_VERSION_2: version 2
3224:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SNOOPING_PTP_VERSION_1: version 1
3225:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_EVENT_TYPE_MESSAGES_SNAPSHOT: only event type messages are taken snapshot
3226:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_TYPE_MESSAGES_SNAPSHOT: all type messages are taken snapshot except anno
3227:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                                                    management and signaling message
3228:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_MASTER_NODE_MESSAGE_SNAPSHOT: snapshot is only take for master node message
3229:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_SLAVE_NODE_MESSAGE_SNAPSHOT: snapshot is only taken for slave node message
3230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3231:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
3232:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3233:lib/GD32F4xx/Source/gd32f4xx_enet.c **** ErrStatus enet_ptp_timestamp_function_config(enet_ptp_function_enum func)
3234:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp_config = 0U, temp_state = 0U;
3236:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
3237:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = SUCCESS;
3238:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     switch(func) {
3240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
3241:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_BOUNDARY:
3242:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_END_TO_END:
3243:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_PEER_TO_PEER:
3244:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL &= ~ENET_PTP_TSCTL_CKNT;
3245:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
3246:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
3247:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
3248:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* this bit must be read as zero before application set it */
3249:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         do {
3250:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSARU;
3251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
3252:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3254:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3255:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3256:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
3257:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSARU;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 59


3258:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
3259:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
3260:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_PTP_SYSTIME_UPDATE:
3261:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* both the TMSSTU and TMSSTI bits must be read as zero before application set this bit */
3262:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         do {
3263:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & (ENET_PTP_TSCTL_TMSSTU | ENET_PTP_TSCTL_TMSSTI);
3264:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
3265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3266:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3267:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3268:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3269:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
3270:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSSTU;
3271:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
3272:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
3273:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_PTP_SYSTIME_INIT:
3274:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* this bit must be read as zero before application set it */
3275:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         do {
3276:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSSTI;
3277:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
3278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3279:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3280:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3281:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3282:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
3283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSSTI;
3284:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
3285:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
3286:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     default:
3287:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp_config = (uint32_t)func & (~BIT(31));
3288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
3289:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
3290:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
3291:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL &= ~temp_config;
3292:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
3293:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
3294:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
3295:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3296:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return enet_state;
3297:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3298:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3299:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3300:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure system time subsecond increment value
3301:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  subsecond: the value will be added to the subsecond value of system time(0x00000000
3302:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3303:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3304:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3305:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_subsecond_increment_config(uint32_t subsecond)
3306:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3307:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_SSINC = PTP_SSINC_STMSSI(subsecond);
3308:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3309:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3310:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3311:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    adjusting the clock frequency only in fine update mode
3312:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  add: the value will be added to the accumulator register to achieve time synchroniz
3313:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3314:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 60


3315:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3316:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_timestamp_addend_config(uint32_t add)
3317:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3318:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSADDEND = add;
3319:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3320:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3321:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3322:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    initialize or add/subtract to second of the system time
3323:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  sign: timestamp update positive or negative sign
3324:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3325:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_ADD_TO_TIME: timestamp update value is added to system time
3326:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SUBSTRACT_FROM_TIME: timestamp update value is subtracted from system ti
3327:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  second: initializing or adding/subtracting to second of the system time
3328:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  subsecond: the current subsecond of the system time
3329:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 with 0.46 ns accuracy if required accuracy is 20 ns
3330:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3331:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3332:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3333:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_timestamp_update_config(uint32_t sign, uint32_t second, uint32_t subsecond)
3334:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3335:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUH = second;
3336:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
3337:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3338:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3339:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3340:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure the expected target time
3341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  second: the expected target second time
3342:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  nanosecond: the expected target nanosecond time (signed)
3343:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3344:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3345:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3346:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_expected_time_config(uint32_t second, uint32_t nanosecond)
3347:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3348:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_ETH = second;
3349:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
3350:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3351:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3352:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3353:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    get the current system time
3354:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
3355:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] systime_struct: pointer to a enet_ptp_systime_struct structure which contains
3356:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 parameters of PTP system time
3357:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 members of the structure and the member values are shown as below:
3358:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                   second: 0x0 - 0xFFFF FFFF
3359:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                   subsecond: 0x0 - 0x7FFF FFFF
3360:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                   sign: ENET_PTP_TIME_POSITIVE, ENET_PTP_TIME_NEGATIVE
3361:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3362:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3363:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_system_time_get(enet_ptp_systime_struct *systime_struct)
3364:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3365:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp_sec = 0U, temp_subs = 0U;
3366:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* get the value of sysytem time registers */
3368:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     temp_sec = (uint32_t)ENET_PTP_TSH;
3369:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
3370:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3371:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* get sysytem time and construct the enet_ptp_systime_struct structure */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 61


3372:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     systime_struct->second = temp_sec;
3373:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
3374:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
3375:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3376:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3377:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3378:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    configure the PPS output frequency
3379:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  freq: PPS output frequency
3380:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3381:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_1HZ: PPS output 1Hz frequency
3382:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_2HZ: PPS output 2Hz frequency
3383:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_4HZ: PPS output 4Hz frequency
3384:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_8HZ: PPS output 8Hz frequency
3385:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_16HZ: PPS output 16Hz frequency
3386:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_32HZ: PPS output 32Hz frequency
3387:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_64HZ: PPS output 64Hz frequency
3388:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_128HZ: PPS output 128Hz frequency
3389:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_256HZ: PPS output 256Hz frequency
3390:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_512HZ: PPS output 512Hz frequency
3391:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_1024HZ: PPS output 1024Hz frequency
3392:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_2048HZ: PPS output 2048Hz frequency
3393:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_4096HZ: PPS output 4096Hz frequency
3394:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_8192HZ: PPS output 8192Hz frequency
3395:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_16384HZ: PPS output 16384Hz frequency
3396:lib/GD32F4xx/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_32768HZ: PPS output 32768Hz frequency
3397:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3398:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3399:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3400:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_ptp_pps_output_frequency_config(uint32_t freq)
3401:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3402:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_PPSCTL = freq;
3403:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3404:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3405:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3406:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    reset the ENET initpara struct, call it before using enet_initpara_config()
3407:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
3408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3409:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3410:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3411:lib/GD32F4xx/Source/gd32f4xx_enet.c **** void enet_initpara_reset(void)
  50              		.loc 1 3411 6 view .LVU6
  51              	.LBB47:
3412:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3413:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.option_enable = 0U;
  52              		.loc 1 3413 5 view .LVU7
3414:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
  53              		.loc 1 3414 5 view .LVU8
3415:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
  54              		.loc 1 3415 5 view .LVU9
3416:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
  55              		.loc 1 3416 5 view .LVU10
3417:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
  56              		.loc 1 3417 5 view .LVU11
3418:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
  57              		.loc 1 3418 5 view .LVU12
3419:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
  58              		.loc 1 3419 5 view .LVU13
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 62


3420:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
  59              		.loc 1 3420 5 view .LVU14
3421:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
  60              		.loc 1 3421 5 view .LVU15
3422:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
  61              		.loc 1 3422 5 view .LVU16
3423:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
  62              		.loc 1 3423 5 view .LVU17
3424:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
  63              		.loc 1 3424 5 view .LVU18
3425:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
  64              		.loc 1 3425 5 view .LVU19
3426:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
  65              		.loc 1 3426 5 view .LVU20
3413:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
  66              		.loc 1 3413 33 is_stmt 0 view .LVU21
  67 0012 0A4B     		ldr	r3, .L4
  68 0014 0020     		movs	r0, #0
  69 0016 0021     		movs	r1, #0
3427:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
  70              		.loc 1 3427 33 view .LVU22
  71 0018 0022     		movs	r2, #0
3413:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
  72              		.loc 1 3413 33 view .LVU23
  73 001a C3E90001 		strd	r0, [r3]
  74 001e C3E90201 		strd	r0, [r3, #8]
  75 0022 C3E90401 		strd	r0, [r3, #16]
  76 0026 C3E90601 		strd	r0, [r3, #24]
  77 002a C3E90801 		strd	r0, [r3, #32]
  78 002e C3E90A01 		strd	r0, [r3, #40]
  79 0032 C3E90C01 		strd	r0, [r3, #48]
  80              		.loc 1 3427 5 is_stmt 1 view .LVU24
  81              		.loc 1 3427 33 is_stmt 0 view .LVU25
  82 0036 9A63     		str	r2, [r3, #56]
  83              	.LBE47:
  84              	.LBE46:
 115:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
  85              		.loc 1 115 1 view .LVU26
  86 0038 08BD     		pop	{r3, pc}
  87              	.L5:
  88 003a 00BF     		.align	2
  89              	.L4:
  90 003c 00000000 		.word	.LANCHOR0
  91              		.cfi_endproc
  92              	.LFE116:
  94              		.section	.text.enet_initpara_config,"ax",%progbits
  95              		.align	1
  96              		.p2align 2,,3
  97              		.global	enet_initpara_config
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 102              	enet_initpara_config:
 103              	.LVL2:
 104              	.LFB117:
 229:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     switch(option) {
 105              		.loc 1 229 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 63


 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 110              		.loc 1 230 5 view .LVU28
 111 0000 8028     		cmp	r0, #128
 112 0002 00F08C80 		beq	.L7
 113 0006 17D8     		bhi	.L8
 114 0008 2028     		cmp	r0, #32
 115 000a 26D8     		bhi	.L9
 116 000c 20B3     		cbz	r0, .L6
 117 000e 0138     		subs	r0, r0, #1
 118              	.LVL3:
 230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 119              		.loc 1 230 5 is_stmt 0 view .LVU29
 120 0010 1F28     		cmp	r0, #31
 121 0012 21D8     		bhi	.L6
 122 0014 DFE800F0 		tbb	[pc, r0]
 123              	.L12:
 124 0018 4B       		.byte	(.L17-.L12)/2
 125 0019 52       		.byte	(.L16-.L12)/2
 126 001a 20       		.byte	(.L6-.L12)/2
 127 001b 59       		.byte	(.L15-.L12)/2
 128 001c 20       		.byte	(.L6-.L12)/2
 129 001d 20       		.byte	(.L6-.L12)/2
 130 001e 20       		.byte	(.L6-.L12)/2
 131 001f 60       		.byte	(.L14-.L12)/2
 132 0020 20       		.byte	(.L6-.L12)/2
 133 0021 20       		.byte	(.L6-.L12)/2
 134 0022 20       		.byte	(.L6-.L12)/2
 135 0023 20       		.byte	(.L6-.L12)/2
 136 0024 20       		.byte	(.L6-.L12)/2
 137 0025 20       		.byte	(.L6-.L12)/2
 138 0026 20       		.byte	(.L6-.L12)/2
 139 0027 67       		.byte	(.L13-.L12)/2
 140 0028 20       		.byte	(.L6-.L12)/2
 141 0029 20       		.byte	(.L6-.L12)/2
 142 002a 20       		.byte	(.L6-.L12)/2
 143 002b 20       		.byte	(.L6-.L12)/2
 144 002c 20       		.byte	(.L6-.L12)/2
 145 002d 20       		.byte	(.L6-.L12)/2
 146 002e 20       		.byte	(.L6-.L12)/2
 147 002f 20       		.byte	(.L6-.L12)/2
 148 0030 20       		.byte	(.L6-.L12)/2
 149 0031 20       		.byte	(.L6-.L12)/2
 150 0032 20       		.byte	(.L6-.L12)/2
 151 0033 20       		.byte	(.L6-.L12)/2
 152 0034 20       		.byte	(.L6-.L12)/2
 153 0035 20       		.byte	(.L6-.L12)/2
 154 0036 20       		.byte	(.L6-.L12)/2
 155 0037 42       		.byte	(.L11-.L12)/2
 156              	.LVL4:
 157              		.p2align 1
 158              	.L8:
 230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 159              		.loc 1 230 5 view .LVU30
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 64


 160 0038 B0F5006F 		cmp	r0, #2048
 161 003c 68D0     		beq	.L19
 162 003e 15D9     		bls	.L29
 163 0040 B0F5805F 		cmp	r0, #4096
 164 0044 56D0     		beq	.L24
 165 0046 B0F5005F 		cmp	r0, #8192
 166 004a 70D1     		bne	.L30
 303:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 167              		.loc 1 303 9 is_stmt 1 view .LVU31
 303:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 168              		.loc 1 303 37 is_stmt 0 view .LVU32
 169 004c 384B     		ldr	r3, .L34
 170 004e 1A68     		ldr	r2, [r3]
 304:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 171              		.loc 1 304 37 view .LVU33
 172 0050 9963     		str	r1, [r3, #56]
 303:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 173              		.loc 1 303 37 view .LVU34
 174 0052 42F40052 		orr	r2, r2, #8192
 175 0056 1A60     		str	r2, [r3]
 304:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 176              		.loc 1 304 9 is_stmt 1 view .LVU35
 305:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     default:
 177              		.loc 1 305 9 view .LVU36
 178              	.LVL5:
 179              	.L6:
 309:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 180              		.loc 1 309 1 is_stmt 0 view .LVU37
 181 0058 7047     		bx	lr
 182              	.LVL6:
 183              	.L9:
 230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 184              		.loc 1 230 5 view .LVU38
 185 005a 4028     		cmp	r0, #64
 186 005c 1DD1     		bne	.L31
 268:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 187              		.loc 1 268 9 is_stmt 1 view .LVU39
 268:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 188              		.loc 1 268 37 is_stmt 0 view .LVU40
 189 005e 344B     		ldr	r3, .L34
 190 0060 1A68     		ldr	r2, [r3]
 269:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 191              		.loc 1 269 35 view .LVU41
 192 0062 D961     		str	r1, [r3, #28]
 268:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 193              		.loc 1 268 37 view .LVU42
 194 0064 42F04002 		orr	r2, r2, #64
 195 0068 1A60     		str	r2, [r3]
 269:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 196              		.loc 1 269 9 is_stmt 1 view .LVU43
 270:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 197              		.loc 1 270 9 view .LVU44
 198 006a 7047     		bx	lr
 199              	.L29:
 230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 200              		.loc 1 230 5 is_stmt 0 view .LVU45
 201 006c B0F5007F 		cmp	r0, #512
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 65


 202 0070 47D0     		beq	.L21
 203 0072 B0F5806F 		cmp	r0, #1024
 204 0076 06D1     		bne	.L32
 288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 205              		.loc 1 288 9 is_stmt 1 view .LVU46
 288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 206              		.loc 1 288 37 is_stmt 0 view .LVU47
 207 0078 2D4B     		ldr	r3, .L34
 208 007a 1A68     		ldr	r2, [r3]
 289:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 209              		.loc 1 289 41 view .LVU48
 210 007c D962     		str	r1, [r3, #44]
 288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 211              		.loc 1 288 37 view .LVU49
 212 007e 42F48062 		orr	r2, r2, #1024
 213 0082 1A60     		str	r2, [r3]
 289:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 214              		.loc 1 289 9 is_stmt 1 view .LVU50
 290:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case HALFDUPLEX_OPTION:
 215              		.loc 1 290 9 view .LVU51
 216 0084 7047     		bx	lr
 217              	.L32:
 230:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 218              		.loc 1 230 5 is_stmt 0 view .LVU52
 219 0086 B0F5807F 		cmp	r0, #256
 220 008a 4FD1     		bne	.L33
 278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 221              		.loc 1 278 9 is_stmt 1 view .LVU53
 278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 222              		.loc 1 278 37 is_stmt 0 view .LVU54
 223 008c 284B     		ldr	r3, .L34
 224 008e 1A68     		ldr	r2, [r3]
 279:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 225              		.loc 1 279 38 view .LVU55
 226 0090 5962     		str	r1, [r3, #36]
 278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 227              		.loc 1 278 37 view .LVU56
 228 0092 42F48072 		orr	r2, r2, #256
 229 0096 1A60     		str	r2, [r3]
 279:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 230              		.loc 1 279 9 is_stmt 1 view .LVU57
 280:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 231              		.loc 1 280 9 view .LVU58
 232 0098 7047     		bx	lr
 233              	.L31:
 280:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 234              		.loc 1 280 9 is_stmt 0 view .LVU59
 235 009a 7047     		bx	lr
 236              	.LVL7:
 237              	.L11:
 258:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 238              		.loc 1 258 9 is_stmt 1 view .LVU60
 258:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 239              		.loc 1 258 37 is_stmt 0 view .LVU61
 240 009c 244B     		ldr	r3, .L34
 241 009e 1A68     		ldr	r2, [r3]
 261:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 66


 242              		.loc 1 261 14 view .LVU62
 243 00a0 21F08001 		bic	r1, r1, #128
 244              	.LVL8:
 258:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 245              		.loc 1 258 37 view .LVU63
 246 00a4 42F02002 		orr	r2, r2, #32
 264:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 247              		.loc 1 264 36 view .LVU64
 248 00a8 9961     		str	r1, [r3, #24]
 258:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 249              		.loc 1 258 37 view .LVU65
 250 00aa 1A60     		str	r2, [r3]
 261:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 251              		.loc 1 261 9 is_stmt 1 view .LVU66
 252              	.LVL9:
 264:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 253              		.loc 1 264 9 view .LVU67
 265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case VLAN_OPTION:
 254              		.loc 1 265 9 view .LVU68
 255 00ac 7047     		bx	lr
 256              	.LVL10:
 257              	.L17:
 233:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 258              		.loc 1 233 9 view .LVU69
 233:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 259              		.loc 1 233 37 is_stmt 0 view .LVU70
 260 00ae 204B     		ldr	r3, .L34
 261 00b0 1A68     		ldr	r2, [r3]
 234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 262              		.loc 1 234 37 view .LVU71
 263 00b2 5960     		str	r1, [r3, #4]
 233:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 264              		.loc 1 233 37 view .LVU72
 265 00b4 42F00102 		orr	r2, r2, #1
 266 00b8 1A60     		str	r2, [r3]
 234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 267              		.loc 1 234 9 is_stmt 1 view .LVU73
 235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case DMABUS_OPTION:
 268              		.loc 1 235 9 view .LVU74
 269 00ba 7047     		bx	lr
 270              	.L16:
 238:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 271              		.loc 1 238 9 view .LVU75
 238:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 272              		.loc 1 238 37 is_stmt 0 view .LVU76
 273 00bc 1C4B     		ldr	r3, .L34
 274 00be 1A68     		ldr	r2, [r3]
 239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 275              		.loc 1 239 35 view .LVU77
 276 00c0 9960     		str	r1, [r3, #8]
 238:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 277              		.loc 1 238 37 view .LVU78
 278 00c2 42F00202 		orr	r2, r2, #2
 279 00c6 1A60     		str	r2, [r3]
 239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 280              		.loc 1 239 9 is_stmt 1 view .LVU79
 240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case DMA_MAXBURST_OPTION:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 67


 281              		.loc 1 240 9 view .LVU80
 282 00c8 7047     		bx	lr
 283              	.L15:
 243:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 284              		.loc 1 243 9 view .LVU81
 243:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 285              		.loc 1 243 37 is_stmt 0 view .LVU82
 286 00ca 194B     		ldr	r3, .L34
 287 00cc 1A68     		ldr	r2, [r3]
 244:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 288              		.loc 1 244 36 view .LVU83
 289 00ce D960     		str	r1, [r3, #12]
 243:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 290              		.loc 1 243 37 view .LVU84
 291 00d0 42F00402 		orr	r2, r2, #4
 292 00d4 1A60     		str	r2, [r3]
 244:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 293              		.loc 1 244 9 is_stmt 1 view .LVU85
 245:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case DMA_ARBITRATION_OPTION:
 294              		.loc 1 245 9 view .LVU86
 295 00d6 7047     		bx	lr
 296              	.L14:
 248:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 297              		.loc 1 248 9 view .LVU87
 248:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 298              		.loc 1 248 37 is_stmt 0 view .LVU88
 299 00d8 154B     		ldr	r3, .L34
 300 00da 1A68     		ldr	r2, [r3]
 249:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 301              		.loc 1 249 39 view .LVU89
 302 00dc 1961     		str	r1, [r3, #16]
 248:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 303              		.loc 1 248 37 view .LVU90
 304 00de 42F00802 		orr	r2, r2, #8
 305 00e2 1A60     		str	r2, [r3]
 249:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 306              		.loc 1 249 9 is_stmt 1 view .LVU91
 250:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case STORE_OPTION:
 307              		.loc 1 250 9 view .LVU92
 308 00e4 7047     		bx	lr
 309              	.L13:
 253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 310              		.loc 1 253 9 view .LVU93
 253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 311              		.loc 1 253 37 is_stmt 0 view .LVU94
 312 00e6 124B     		ldr	r3, .L34
 313 00e8 1A68     		ldr	r2, [r3]
 254:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 314              		.loc 1 254 42 view .LVU95
 315 00ea 5961     		str	r1, [r3, #20]
 253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 316              		.loc 1 253 37 view .LVU96
 317 00ec 42F01002 		orr	r2, r2, #16
 318 00f0 1A60     		str	r2, [r3]
 254:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 319              		.loc 1 254 9 is_stmt 1 view .LVU97
 255:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case DMA_OPTION:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 68


 320              		.loc 1 255 9 view .LVU98
 321 00f2 7047     		bx	lr
 322              	.LVL11:
 323              	.L24:
 298:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 324              		.loc 1 298 9 view .LVU99
 298:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 325              		.loc 1 298 37 is_stmt 0 view .LVU100
 326 00f4 0E4B     		ldr	r3, .L34
 327 00f6 1A68     		ldr	r2, [r3]
 299:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 328              		.loc 1 299 36 view .LVU101
 329 00f8 5963     		str	r1, [r3, #52]
 298:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 330              		.loc 1 298 37 view .LVU102
 331 00fa 42F48052 		orr	r2, r2, #4096
 332 00fe 1A60     		str	r2, [r3]
 299:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 333              		.loc 1 299 9 is_stmt 1 view .LVU103
 300:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case INTERFRAMEGAP_OPTION:
 334              		.loc 1 300 9 view .LVU104
 335 0100 7047     		bx	lr
 336              	.L21:
 283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 337              		.loc 1 283 9 view .LVU105
 283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 338              		.loc 1 283 37 is_stmt 0 view .LVU106
 339 0102 0B4B     		ldr	r3, .L34
 340 0104 1A68     		ldr	r2, [r3]
 284:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 341              		.loc 1 284 37 view .LVU107
 342 0106 9962     		str	r1, [r3, #40]
 283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 343              		.loc 1 283 37 view .LVU108
 344 0108 42F40072 		orr	r2, r2, #512
 345 010c 1A60     		str	r2, [r3]
 284:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 346              		.loc 1 284 9 is_stmt 1 view .LVU109
 285:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case FILTER_OPTION:
 347              		.loc 1 285 9 view .LVU110
 348 010e 7047     		bx	lr
 349              	.L19:
 293:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 350              		.loc 1 293 9 view .LVU111
 293:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 351              		.loc 1 293 37 is_stmt 0 view .LVU112
 352 0110 074B     		ldr	r3, .L34
 353 0112 1A68     		ldr	r2, [r3]
 294:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 354              		.loc 1 294 40 view .LVU113
 355 0114 1963     		str	r1, [r3, #48]
 293:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 356              		.loc 1 293 37 view .LVU114
 357 0116 42F40062 		orr	r2, r2, #2048
 358 011a 1A60     		str	r2, [r3]
 294:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 359              		.loc 1 294 9 is_stmt 1 view .LVU115
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 69


 295:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case TIMER_OPTION:
 360              		.loc 1 295 9 view .LVU116
 361 011c 7047     		bx	lr
 362              	.L7:
 273:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 363              		.loc 1 273 9 view .LVU117
 273:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 364              		.loc 1 273 37 is_stmt 0 view .LVU118
 365 011e 044B     		ldr	r3, .L34
 366 0120 1A68     		ldr	r2, [r3]
 274:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 367              		.loc 1 274 36 view .LVU119
 368 0122 1962     		str	r1, [r3, #32]
 273:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 369              		.loc 1 273 37 view .LVU120
 370 0124 42F08002 		orr	r2, r2, #128
 371 0128 1A60     		str	r2, [r3]
 274:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 372              		.loc 1 274 9 is_stmt 1 view .LVU121
 275:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case HASHH_OPTION:
 373              		.loc 1 275 9 view .LVU122
 374 012a 7047     		bx	lr
 375              	.L33:
 275:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case HASHH_OPTION:
 376              		.loc 1 275 9 is_stmt 0 view .LVU123
 377 012c 7047     		bx	lr
 378              	.L30:
 379 012e 7047     		bx	lr
 380              	.L35:
 381              		.align	2
 382              	.L34:
 383 0130 00000000 		.word	.LANCHOR0
 384              		.cfi_endproc
 385              	.LFE117:
 387              		.section	.text.enet_software_reset,"ax",%progbits
 388              		.align	1
 389              		.p2align 2,,3
 390              		.global	enet_software_reset
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	enet_software_reset:
 396              	.LFB119:
 630:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 397              		.loc 1 630 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 631:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 402              		.loc 1 631 5 view .LVU125
 403              	.LVL12:
 632:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 404              		.loc 1 632 5 view .LVU126
 633:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 405              		.loc 1 633 5 view .LVU127
 636:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 70


 406              		.loc 1 636 5 view .LVU128
 636:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 407              		.loc 1 636 19 is_stmt 0 view .LVU129
 408 0000 0849     		ldr	r1, .L44
 409 0002 094B     		ldr	r3, .L44+4
 410 0004 0A68     		ldr	r2, [r1]
 411 0006 42F00102 		orr	r2, r2, #1
 412 000a 0A60     		str	r2, [r1]
 413 000c 01E0     		b	.L38
 414              	.LVL13:
 415              	.L43:
 642:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 416              		.loc 1 642 33 discriminator 1 view .LVU130
 417 000e 013B     		subs	r3, r3, #1
 418 0010 02D0     		beq	.L37
 419              	.L38:
 639:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_flag = (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR);
 420              		.loc 1 639 5 is_stmt 1 discriminator 2 view .LVU131
 640:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 421              		.loc 1 640 9 discriminator 2 view .LVU132
 640:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 422              		.loc 1 640 21 is_stmt 0 discriminator 2 view .LVU133
 423 0012 0A68     		ldr	r2, [r1]
 424              	.LVL14:
 641:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
 425              		.loc 1 641 9 is_stmt 1 discriminator 2 view .LVU134
 642:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 426              		.loc 1 642 12 discriminator 2 view .LVU135
 642:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 427              		.loc 1 642 5 is_stmt 0 discriminator 2 view .LVU136
 428 0014 D207     		lsls	r2, r2, #31
 429              	.LVL15:
 642:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 430              		.loc 1 642 5 discriminator 2 view .LVU137
 431 0016 FAD4     		bmi	.L43
 432              	.L37:
 645:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 433              		.loc 1 645 5 is_stmt 1 view .LVU138
 645:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 434              		.loc 1 645 18 is_stmt 0 view .LVU139
 435 0018 024B     		ldr	r3, .L44
 436 001a 1868     		ldr	r0, [r3]
 437              	.LVL16:
 649:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 438              		.loc 1 649 5 is_stmt 1 view .LVU140
 645:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 439              		.loc 1 645 7 is_stmt 0 view .LVU141
 440 001c C043     		mvns	r0, r0
 441              	.LVL17:
 650:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 442              		.loc 1 650 1 view .LVU142
 443 001e 00F00100 		and	r0, r0, #1
 444              	.LVL18:
 650:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 445              		.loc 1 650 1 view .LVU143
 446 0022 7047     		bx	lr
 447              	.L45:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 71


 448              		.align	2
 449              	.L44:
 450 0024 00900240 		.word	1073909760
 451 0028 FFFF0400 		.word	327679
 452              		.cfi_endproc
 453              	.LFE119:
 455              		.section	.text.enet_descriptors_chain_init,"ax",%progbits
 456              		.align	1
 457              		.p2align 2,,3
 458              		.global	enet_descriptors_chain_init
 459              		.syntax unified
 460              		.thumb
 461              		.thumb_func
 463              	enet_descriptors_chain_init:
 464              	.LVL19:
 465              	.LFB121:
 734:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 466              		.loc 1 734 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 735:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 471              		.loc 1 735 5 view .LVU145
 736:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 472              		.loc 1 736 5 view .LVU146
 737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 473              		.loc 1 737 5 view .LVU147
 738:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 474              		.loc 1 738 5 view .LVU148
 741:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 475              		.loc 1 741 5 view .LVU149
 741:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 476              		.loc 1 741 7 is_stmt 0 view .LVU150
 477 0000 B0F5E00F 		cmp	r0, #7340032
 734:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 478              		.loc 1 734 1 view .LVU151
 479 0004 70B4     		push	{r4, r5, r6}
 480              	.LCFI1:
 481              		.cfi_def_cfa_offset 12
 482              		.cfi_offset 4, -12
 483              		.cfi_offset 5, -8
 484              		.cfi_offset 6, -4
 741:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 485              		.loc 1 741 7 view .LVU152
 486 0006 37D0     		beq	.L50
 757:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 487              		.loc 1 757 9 is_stmt 1 view .LVU153
 488              	.LVL20:
 758:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 489              		.loc 1 758 9 view .LVU154
 759:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 490              		.loc 1 759 9 view .LVU155
 760:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 491              		.loc 1 760 9 view .LVU156
 763:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 492              		.loc 1 763 9 view .LVU157
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 72


 765:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 493              		.loc 1 765 9 view .LVU158
 768:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 494              		.loc 1 768 9 view .LVU159
 768:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 495              		.loc 1 768 28 is_stmt 0 view .LVU160
 496 0008 214C     		ldr	r4, .L51
 768:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 497              		.loc 1 768 26 view .LVU161
 498 000a 224B     		ldr	r3, .L51+4
 769:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 499              		.loc 1 769 28 view .LVU162
 500 000c 2249     		ldr	r1, .L51+8
 758:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 501              		.loc 1 758 13 view .LVU163
 502 000e 234A     		ldr	r2, .L51+12
 768:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 503              		.loc 1 768 26 view .LVU164
 504 0010 DC60     		str	r4, [r3, #12]
 769:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 505              		.loc 1 769 9 is_stmt 1 view .LVU165
 763:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 506              		.loc 1 763 21 is_stmt 0 view .LVU166
 507 0012 4FF00040 		mov	r0, #-2147483648
 508              	.LVL21:
 769:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 509              		.loc 1 769 28 view .LVU167
 510 0016 0C60     		str	r4, [r1]
 757:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 511              		.loc 1 757 18 view .LVU168
 512 0018 2346     		mov	r3, r4
 765:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 513              		.loc 1 765 22 view .LVU169
 514 001a 44F2F451 		movw	r1, #17908
 515              	.LVL22:
 516              	.L48:
 771:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 517              		.loc 1 771 5 is_stmt 1 view .LVU170
 771:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 518              		.loc 1 771 28 is_stmt 0 view .LVU171
 519 001e 204D     		ldr	r5, .L51+16
 520 0020 DC64     		str	r4, [r3, #76]
 521 0022 0024     		movs	r4, #0
 522 0024 2C60     		str	r4, [r5]
 772:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 523              		.loc 1 772 5 is_stmt 1 view .LVU172
 772:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 524              		.loc 1 772 28 is_stmt 0 view .LVU173
 525 0026 1F4D     		ldr	r5, .L51+20
 780:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 526              		.loc 1 780 22 view .LVU174
 527 0028 1860     		str	r0, [r3]
 772:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 528              		.loc 1 772 28 view .LVU175
 529 002a 2C60     		str	r4, [r5]
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 530              		.loc 1 775 5 is_stmt 1 view .LVU176
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 73


 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 531              		.loc 1 775 19 view .LVU177
 777:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 532              		.loc 1 777 9 view .LVU178
 533              	.LVL23:
 780:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 534              		.loc 1 780 9 view .LVU179
 781:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 535              		.loc 1 781 9 view .LVU180
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 536              		.loc 1 782 41 is_stmt 0 view .LVU181
 537 002c 02F58E55 		add	r5, r2, #4544
 538 0030 02F5BE54 		add	r4, r2, #6080
 539 0034 1C35     		adds	r5, r5, #28
 540 0036 1034     		adds	r4, r4, #16
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 541              		.loc 1 782 28 view .LVU182
 542 0038 9D63     		str	r5, [r3, #56]
 787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 543              		.loc 1 787 70 view .LVU183
 544 003a 03F14005 		add	r5, r3, #64
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 545              		.loc 1 782 28 view .LVU184
 546 003e C3E90112 		strd	r1, r2, [r3, #4]
 785:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 547              		.loc 1 785 9 is_stmt 1 view .LVU185
 787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 548              		.loc 1 787 13 view .LVU186
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 549              		.loc 1 775 32 view .LVU187
 550              	.LVL24:
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 551              		.loc 1 775 19 view .LVU188
 777:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 552              		.loc 1 777 9 view .LVU189
 780:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 553              		.loc 1 780 9 view .LVU190
 781:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 554              		.loc 1 781 35 is_stmt 0 view .LVU191
 555 0042 C3E90401 		strd	r0, r1, [r3, #16]
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 556              		.loc 1 782 9 is_stmt 1 view .LVU192
 781:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 557              		.loc 1 781 35 is_stmt 0 view .LVU193
 558 0046 C3E90801 		strd	r0, r1, [r3, #32]
 559 004a C3E90C01 		strd	r0, r1, [r3, #48]
 780:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 560              		.loc 1 780 22 view .LVU194
 561 004e C3E90F50 		strd	r5, r0, [r3, #60]
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 562              		.loc 1 782 28 view .LVU195
 563 0052 C3E91114 		strd	r1, r4, [r3, #68]
 787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 564              		.loc 1 787 70 view .LVU196
 565 0056 03F11006 		add	r6, r3, #16
 566              	.LVL25:
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 74


 567              		.loc 1 782 41 view .LVU197
 568 005a 02F2F454 		addw	r4, r2, #1524
 787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 569              		.loc 1 787 70 view .LVU198
 570 005e 03F12000 		add	r0, r3, #32
 571              	.LVL26:
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 572              		.loc 1 782 41 view .LVU199
 573 0062 02F6E832 		addw	r2, r2, #3048
 574              	.LVL27:
 787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 575              		.loc 1 787 70 view .LVU200
 576 0066 03F13001 		add	r1, r3, #48
 577              	.LVL28:
 787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 578              		.loc 1 787 70 view .LVU201
 579 006a C3E90640 		strd	r4, r0, [r3, #24]
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 580              		.loc 1 775 32 is_stmt 1 view .LVU202
 581              	.LVL29:
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 582              		.loc 1 775 19 view .LVU203
 777:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 583              		.loc 1 777 9 view .LVU204
 780:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 584              		.loc 1 780 9 view .LVU205
 781:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 585              		.loc 1 781 9 view .LVU206
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 586              		.loc 1 782 9 view .LVU207
 587 006e DE60     		str	r6, [r3, #12]
 588 0070 C3E90A21 		strd	r2, r1, [r3, #40]
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 589              		.loc 1 775 32 view .LVU208
 590              	.LVL30:
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 591              		.loc 1 775 19 view .LVU209
 777:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 592              		.loc 1 777 9 view .LVU210
 780:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 593              		.loc 1 780 9 view .LVU211
 781:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 594              		.loc 1 781 9 view .LVU212
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 595              		.loc 1 782 9 view .LVU213
 785:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 596              		.loc 1 785 9 view .LVU214
 787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 597              		.loc 1 787 13 view .LVU215
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 598              		.loc 1 775 32 view .LVU216
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 599              		.loc 1 775 19 view .LVU217
 777:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 600              		.loc 1 777 9 view .LVU218
 780:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 601              		.loc 1 780 9 view .LVU219
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 75


 781:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 602              		.loc 1 781 9 view .LVU220
 782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 603              		.loc 1 782 9 view .LVU221
 785:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 604              		.loc 1 785 9 view .LVU222
 791:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 605              		.loc 1 791 13 view .LVU223
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 606              		.loc 1 775 32 view .LVU224
 775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 607              		.loc 1 775 19 view .LVU225
 794:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 608              		.loc 1 794 1 is_stmt 0 view .LVU226
 609 0074 70BC     		pop	{r4, r5, r6}
 610              	.LCFI2:
 611              		.cfi_remember_state
 612              		.cfi_restore 6
 613              		.cfi_restore 5
 614              		.cfi_restore 4
 615              		.cfi_def_cfa_offset 0
 616 0076 7047     		bx	lr
 617              	.LVL31:
 618              	.L50:
 619              	.LCFI3:
 620              		.cfi_restore_state
 743:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 621              		.loc 1 743 9 is_stmt 1 view .LVU227
 744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 622              		.loc 1 744 9 view .LVU228
 745:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 623              		.loc 1 745 9 view .LVU229
 746:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 624              		.loc 1 746 9 view .LVU230
 749:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 625              		.loc 1 749 9 view .LVU231
 752:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 626              		.loc 1 752 9 view .LVU232
 752:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 627              		.loc 1 752 28 is_stmt 0 view .LVU233
 628 0078 0B4C     		ldr	r4, .L51+24
 752:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 629              		.loc 1 752 26 view .LVU234
 630 007a 064A     		ldr	r2, .L51+4
 753:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 631              		.loc 1 753 28 view .LVU235
 632 007c 0B4B     		ldr	r3, .L51+28
 752:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 633              		.loc 1 752 26 view .LVU236
 634 007e 1461     		str	r4, [r2, #16]
 753:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 635              		.loc 1 753 9 is_stmt 1 view .LVU237
 736:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 636              		.loc 1 736 32 is_stmt 0 view .LVU238
 637 0080 0021     		movs	r1, #0
 753:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 638              		.loc 1 753 28 view .LVU239
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 76


 639 0082 1C60     		str	r4, [r3]
 744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 640              		.loc 1 744 13 view .LVU240
 641 0084 0A4A     		ldr	r2, .L51+32
 743:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 642              		.loc 1 743 18 view .LVU241
 643 0086 2346     		mov	r3, r4
 749:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 644              		.loc 1 749 21 view .LVU242
 645 0088 4FF48010 		mov	r0, #1048576
 646              	.LVL32:
 749:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 647              		.loc 1 749 21 view .LVU243
 648 008c C7E7     		b	.L48
 649              	.L52:
 650 008e 00BF     		.align	2
 651              	.L51:
 652 0090 00000000 		.word	.LANCHOR2
 653 0094 00900240 		.word	1073909760
 654 0098 00000000 		.word	.LANCHOR4
 655 009c 00000000 		.word	rx_buff
 656 00a0 00000000 		.word	.LANCHOR5
 657 00a4 00000000 		.word	.LANCHOR6
 658 00a8 00000000 		.word	.LANCHOR1
 659 00ac 00000000 		.word	.LANCHOR3
 660 00b0 00000000 		.word	tx_buff
 661              		.cfi_endproc
 662              	.LFE121:
 664              		.section	.text.enet_descriptors_ring_init,"ax",%progbits
 665              		.align	1
 666              		.p2align 2,,3
 667              		.global	enet_descriptors_ring_init
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 672              	enet_descriptors_ring_init:
 673              	.LVL33:
 674              	.LFB122:
 806:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 675              		.loc 1 806 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              		@ link register save eliminated.
 807:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 680              		.loc 1 807 5 view .LVU245
 808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 681              		.loc 1 808 5 view .LVU246
 809:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
 682              		.loc 1 809 5 view .LVU247
 810:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 683              		.loc 1 810 5 view .LVU248
 811:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 684              		.loc 1 811 5 view .LVU249
 814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 685              		.loc 1 814 5 view .LVU250
 814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 77


 686              		.loc 1 814 19 is_stmt 0 view .LVU251
 687 0000 234A     		ldr	r2, .L60
 688 0002 1368     		ldr	r3, [r2]
 689 0004 23F07C03 		bic	r3, r3, #124
 806:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 690              		.loc 1 806 1 view .LVU252
 691 0008 F0B4     		push	{r4, r5, r6, r7}
 692              	.LCFI4:
 693              		.cfi_def_cfa_offset 16
 694              		.cfi_offset 4, -16
 695              		.cfi_offset 5, -12
 696              		.cfi_offset 6, -8
 697              		.cfi_offset 7, -4
 814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 698              		.loc 1 814 19 view .LVU253
 699 000a 1360     		str	r3, [r2]
 815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 700              		.loc 1 815 5 is_stmt 1 view .LVU254
 815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 701              		.loc 1 815 19 is_stmt 0 view .LVU255
 702 000c 1368     		ldr	r3, [r2]
 703 000e 1360     		str	r3, [r2]
 818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 704              		.loc 1 818 5 is_stmt 1 view .LVU256
 818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 705              		.loc 1 818 7 is_stmt 0 view .LVU257
 706 0010 B0F5E00F 		cmp	r0, #7340032
 707 0014 30D0     		beq	.L59
 831:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 708              		.loc 1 831 9 is_stmt 1 view .LVU258
 709              	.LVL34:
 832:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 710              		.loc 1 832 9 view .LVU259
 833:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 711              		.loc 1 833 9 view .LVU260
 834:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 712              		.loc 1 834 9 view .LVU261
 837:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 713              		.loc 1 837 9 view .LVU262
 839:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 714              		.loc 1 839 9 view .LVU263
 842:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 715              		.loc 1 842 9 view .LVU264
 842:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 716              		.loc 1 842 28 is_stmt 0 view .LVU265
 717 0016 1F4B     		ldr	r3, .L60+4
 843:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 718              		.loc 1 843 28 view .LVU266
 719 0018 1F49     		ldr	r1, .L60+8
 842:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 720              		.loc 1 842 26 view .LVU267
 721 001a D360     		str	r3, [r2, #12]
 843:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 722              		.loc 1 843 9 is_stmt 1 view .LVU268
 843:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 723              		.loc 1 843 28 is_stmt 0 view .LVU269
 724 001c 1F4D     		ldr	r5, .L60+12
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 78


 832:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 725              		.loc 1 832 13 view .LVU270
 726 001e 204A     		ldr	r2, .L60+16
 843:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 727              		.loc 1 843 28 view .LVU271
 728 0020 0B60     		str	r3, [r1]
 729 0022 48F2F456 		movw	r6, #34292
 839:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 730              		.loc 1 839 22 view .LVU272
 731 0026 40F2F451 		movw	r1, #1524
 837:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 732              		.loc 1 837 21 view .LVU273
 733 002a 4FF00044 		mov	r4, #-2147483648
 734              	.LVL35:
 735              	.L55:
 845:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 736              		.loc 1 845 5 is_stmt 1 view .LVU274
 855:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 737              		.loc 1 855 35 is_stmt 0 view .LVU275
 738 002e C3E90041 		strd	r4, r1, [r3]
 739 0032 C3E90441 		strd	r4, r1, [r3, #16]
 740 0036 C3E90841 		strd	r4, r1, [r3, #32]
 741 003a 5964     		str	r1, [r3, #68]
 742 003c 5963     		str	r1, [r3, #52]
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 743              		.loc 1 856 41 view .LVU276
 744 003e 02F5BE51 		add	r1, r2, #6080
 745              	.LVL36:
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 746              		.loc 1 856 41 view .LVU277
 747 0042 1031     		adds	r1, r1, #16
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 748              		.loc 1 856 28 view .LVU278
 749 0044 9964     		str	r1, [r3, #72]
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 750              		.loc 1 856 41 view .LVU279
 751 0046 02F58E51 		add	r1, r2, #4544
 845:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 752              		.loc 1 845 28 view .LVU280
 753 004a 164F     		ldr	r7, .L60+20
 854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 754              		.loc 1 854 22 view .LVU281
 755 004c 1C64     		str	r4, [r3, #64]
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 756              		.loc 1 856 41 view .LVU282
 757 004e 1C31     		adds	r1, r1, #28
 854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 758              		.loc 1 854 22 view .LVU283
 759 0050 1C63     		str	r4, [r3, #48]
 846:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 760              		.loc 1 846 28 view .LVU284
 761 0052 154C     		ldr	r4, .L60+24
 762              	.LVL37:
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 763              		.loc 1 856 28 view .LVU285
 764 0054 9963     		str	r1, [r3, #56]
 845:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 79


 765              		.loc 1 845 28 view .LVU286
 766 0056 0021     		movs	r1, #0
 767 0058 3960     		str	r1, [r7]
 846:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 768              		.loc 1 846 5 is_stmt 1 view .LVU287
 846:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 769              		.loc 1 846 28 is_stmt 0 view .LVU288
 770 005a 2160     		str	r1, [r4]
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 771              		.loc 1 849 5 is_stmt 1 view .LVU289
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 772              		.loc 1 849 19 view .LVU290
 851:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 773              		.loc 1 851 9 view .LVU291
 774              	.LVL38:
 854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 775              		.loc 1 854 9 view .LVU292
 855:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 776              		.loc 1 855 9 view .LVU293
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 777              		.loc 1 856 9 view .LVU294
 859:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 778              		.loc 1 859 9 view .LVU295
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 779              		.loc 1 849 32 view .LVU296
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 780              		.loc 1 849 19 view .LVU297
 851:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 781              		.loc 1 851 9 view .LVU298
 854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 782              		.loc 1 854 9 view .LVU299
 855:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 783              		.loc 1 855 9 view .LVU300
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 784              		.loc 1 856 9 view .LVU301
 860:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 785              		.loc 1 860 15 is_stmt 0 view .LVU302
 786 005c B0F5E00F 		cmp	r0, #7340032
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 787              		.loc 1 856 41 view .LVU303
 788 0060 02F2F451 		addw	r1, r2, #1524
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 789              		.loc 1 856 28 view .LVU304
 790 0064 9A60     		str	r2, [r3, #8]
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 791              		.loc 1 856 41 view .LVU305
 792 0066 02F6E832 		addw	r2, r2, #3048
 793              	.LVL39:
 862:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
 794              		.loc 1 862 30 view .LVU306
 795 006a 0CBF     		ite	eq
 796 006c 1D64     		streq	r5, [r3, #64]
 865:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 797              		.loc 1 865 43 view .LVU307
 798 006e 5E64     		strne	r6, [r3, #68]
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 799              		.loc 1 856 28 view .LVU308
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 80


 800 0070 9961     		str	r1, [r3, #24]
 859:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 801              		.loc 1 859 9 is_stmt 1 view .LVU309
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 802              		.loc 1 849 32 view .LVU310
 803              	.LVL40:
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 804              		.loc 1 849 19 view .LVU311
 851:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 805              		.loc 1 851 9 view .LVU312
 854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 806              		.loc 1 854 9 view .LVU313
 855:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 807              		.loc 1 855 9 view .LVU314
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 808              		.loc 1 856 9 view .LVU315
 869:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 809              		.loc 1 869 1 is_stmt 0 view .LVU316
 810 0072 F0BC     		pop	{r4, r5, r6, r7}
 811              	.LCFI5:
 812              		.cfi_remember_state
 813              		.cfi_restore 7
 814              		.cfi_restore 6
 815              		.cfi_restore 5
 816              		.cfi_restore 4
 817              		.cfi_def_cfa_offset 0
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 818              		.loc 1 856 28 view .LVU317
 819 0074 9A62     		str	r2, [r3, #40]
 859:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 820              		.loc 1 859 9 is_stmt 1 view .LVU318
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 821              		.loc 1 849 32 view .LVU319
 822              	.LVL41:
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 823              		.loc 1 849 19 view .LVU320
 851:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 824              		.loc 1 851 9 view .LVU321
 854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 825              		.loc 1 854 9 view .LVU322
 855:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 826              		.loc 1 855 9 view .LVU323
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 827              		.loc 1 856 9 view .LVU324
 859:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 828              		.loc 1 859 9 view .LVU325
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 829              		.loc 1 849 32 view .LVU326
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 830              		.loc 1 849 19 view .LVU327
 851:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 831              		.loc 1 851 9 view .LVU328
 854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 832              		.loc 1 854 9 view .LVU329
 855:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 833              		.loc 1 855 9 view .LVU330
 856:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 81


 834              		.loc 1 856 9 view .LVU331
 859:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 835              		.loc 1 859 9 view .LVU332
 860:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 836              		.loc 1 860 13 view .LVU333
 862:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
 837              		.loc 1 862 17 view .LVU334
 865:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 838              		.loc 1 865 17 view .LVU335
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 839              		.loc 1 849 32 view .LVU336
 849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 840              		.loc 1 849 19 view .LVU337
 869:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 841              		.loc 1 869 1 is_stmt 0 view .LVU338
 842 0076 7047     		bx	lr
 843              	.LVL42:
 844              	.L59:
 845              	.LCFI6:
 846              		.cfi_restore_state
 820:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 847              		.loc 1 820 9 is_stmt 1 view .LVU339
 821:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 848              		.loc 1 821 9 view .LVU340
 822:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 849              		.loc 1 822 9 view .LVU341
 823:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 850              		.loc 1 823 9 view .LVU342
 826:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 851              		.loc 1 826 9 view .LVU343
 827:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 852              		.loc 1 827 28 is_stmt 0 view .LVU344
 853 0078 0C49     		ldr	r1, .L60+28
 826:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 854              		.loc 1 826 28 view .LVU345
 855 007a 0D4B     		ldr	r3, .L60+32
 826:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 856              		.loc 1 826 26 view .LVU346
 857 007c 1361     		str	r3, [r2, #16]
 827:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 858              		.loc 1 827 9 is_stmt 1 view .LVU347
 827:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 859              		.loc 1 827 28 is_stmt 0 view .LVU348
 860 007e 0B60     		str	r3, [r1]
 808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 861              		.loc 1 808 32 view .LVU349
 862 0080 0021     		movs	r1, #0
 821:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 863              		.loc 1 821 13 view .LVU350
 864 0082 0C4A     		ldr	r2, .L60+36
 865 0084 4FF40046 		mov	r6, #32768
 866 0088 4FF40015 		mov	r5, #2097152
 808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 867              		.loc 1 808 14 view .LVU351
 868 008c 0C46     		mov	r4, r1
 869 008e CEE7     		b	.L55
 870              	.L61:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 82


 871              		.align	2
 872              	.L60:
 873 0090 00900240 		.word	1073909760
 874 0094 00000000 		.word	.LANCHOR2
 875 0098 00000000 		.word	.LANCHOR4
 876 009c 00002080 		.word	-2145386496
 877 00a0 00000000 		.word	rx_buff
 878 00a4 00000000 		.word	.LANCHOR5
 879 00a8 00000000 		.word	.LANCHOR6
 880 00ac 00000000 		.word	.LANCHOR3
 881 00b0 00000000 		.word	.LANCHOR1
 882 00b4 00000000 		.word	tx_buff
 883              		.cfi_endproc
 884              	.LFE122:
 886              		.section	.text.enet_frame_receive,"ax",%progbits
 887              		.align	1
 888              		.p2align 2,,3
 889              		.global	enet_frame_receive
 890              		.syntax unified
 891              		.thumb
 892              		.thumb_func
 894              	enet_frame_receive:
 895              	.LVL43:
 896              	.LFB123:
 879:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 897              		.loc 1 879 1 is_stmt 1 view -0
 898              		.cfi_startproc
 899              		@ args = 0, pretend = 0, frame = 0
 900              		@ frame_needed = 0, uses_anonymous_args = 0
 901              		@ link register save eliminated.
 880:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 902              		.loc 1 880 5 view .LVU353
 883:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 903              		.loc 1 883 5 view .LVU354
 883:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 904              		.loc 1 883 46 is_stmt 0 view .LVU355
 905 0000 294B     		ldr	r3, .L93
 906 0002 1A68     		ldr	r2, [r3]
 879:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 907              		.loc 1 879 1 view .LVU356
 908 0004 70B4     		push	{r4, r5, r6}
 909              	.LCFI7:
 910              		.cfi_def_cfa_offset 12
 911              		.cfi_offset 4, -12
 912              		.cfi_offset 5, -8
 913              		.cfi_offset 6, -4
 883:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 914              		.loc 1 883 46 view .LVU357
 915 0006 1468     		ldr	r4, [r2]
 883:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 916              		.loc 1 883 7 view .LVU358
 917 0008 002C     		cmp	r4, #0
 918 000a 05DB     		blt	.L74
 889:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 919              		.loc 1 889 5 is_stmt 1 view .LVU359
 889:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 920              		.loc 1 889 7 is_stmt 0 view .LVU360
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 83


 921 000c 48B3     		cbz	r0, .L64
 891:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 922              		.loc 1 891 9 is_stmt 1 view .LVU361
 892:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 923              		.loc 1 892 87 is_stmt 0 view .LVU362
 924 000e 04F40345 		and	r5, r4, #33536
 891:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 925              		.loc 1 891 11 view .LVU363
 926 0012 B5F5407F 		cmp	r5, #768
 927 0016 02D0     		beq	.L91
 928              	.LVL44:
 929              	.L74:
 884:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 930              		.loc 1 884 16 view .LVU364
 931 0018 0020     		movs	r0, #0
 932              	.LVL45:
 933              	.L63:
 945:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 934              		.loc 1 945 1 view .LVU365
 935 001a 70BC     		pop	{r4, r5, r6}
 936              	.LCFI8:
 937              		.cfi_remember_state
 938              		.cfi_restore 6
 939              		.cfi_restore 5
 940              		.cfi_restore 4
 941              		.cfi_def_cfa_offset 0
 942 001c 7047     		bx	lr
 943              	.LVL46:
 944              	.L91:
 945              	.LCFI9:
 946              		.cfi_restore_state
 895:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = size - 4U;
 947              		.loc 1 895 13 is_stmt 1 view .LVU366
 899:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 948              		.loc 1 899 27 is_stmt 0 view .LVU367
 949 001e 234D     		ldr	r5, .L93+4
 950 0020 2E68     		ldr	r6, [r5]
 895:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = size - 4U;
 951              		.loc 1 895 18 view .LVU368
 952 0022 C4F30D4C 		ubfx	ip, r4, #16, #14
 953              	.LVL47:
 896:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 954              		.loc 1 896 13 is_stmt 1 view .LVU369
 899:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 955              		.loc 1 899 15 is_stmt 0 view .LVU370
 956 0026 B601     		lsls	r6, r6, #6
 896:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 957              		.loc 1 896 18 view .LVU371
 958 0028 ACF10405 		sub	r5, ip, #4
 959              	.LVL48:
 899:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 960              		.loc 1 899 13 is_stmt 1 view .LVU372
 899:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 961              		.loc 1 899 15 is_stmt 0 view .LVU373
 962 002c 03D5     		bpl	.L65
 900:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 963              		.loc 1 900 22 discriminator 1 view .LVU374
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 84


 964 002e 14F0200F 		tst	r4, #32
 965 0032 18BF     		it	ne
 966 0034 6546     		movne	r5, ip
 967              	.LVL49:
 968              	.L65:
 904:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 return ERROR;
 969              		.loc 1 904 13 is_stmt 1 view .LVU375
 904:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 return ERROR;
 970              		.loc 1 904 15 is_stmt 0 view .LVU376
 971 0036 8D42     		cmp	r5, r1
 972 0038 EED8     		bhi	.L74
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 973              		.loc 1 909 30 is_stmt 1 view .LVU377
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 974              		.loc 1 909 13 is_stmt 0 view .LVU378
 975 003a 95B1     		cbz	r5, .L64
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 976              		.loc 1 910 17 is_stmt 1 view .LVU379
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 977              		.loc 1 910 42 is_stmt 0 view .LVU380
 978 003c 9268     		ldr	r2, [r2, #8]
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 979              		.loc 1 909 13 view .LVU381
 980 003e 012D     		cmp	r5, #1
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 981              		.loc 1 910 41 view .LVU382
 982 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 983              		.loc 1 910 38 view .LVU383
 984 0042 0270     		strb	r2, [r0]
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 985              		.loc 1 909 45 is_stmt 1 view .LVU384
 986              	.LVL50:
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 987              		.loc 1 909 30 view .LVU385
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 988              		.loc 1 909 13 is_stmt 0 view .LVU386
 989 0044 0CD0     		beq	.L68
 990 0046 441E     		subs	r4, r0, #1
 991 0048 2C44     		add	r4, r4, r5
 992 004a C0F1010C 		rsb	ip, r0, #1
 993              	.LVL51:
 994              	.L67:
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 995              		.loc 1 910 17 is_stmt 1 view .LVU387
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 996              		.loc 1 910 88 is_stmt 0 view .LVU388
 997 004e 1A68     		ldr	r2, [r3]
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 998              		.loc 1 910 104 view .LVU389
 999 0050 0CEB0001 		add	r1, ip, r0
 1000 0054 9268     		ldr	r2, [r2, #8]
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 1001              		.loc 1 910 41 view .LVU390
 1002 0056 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 1003              		.loc 1 910 38 view .LVU391
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 85


 1004 0058 00F8012F 		strb	r2, [r0, #1]!
 1005              	.LVL52:
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 1006              		.loc 1 909 45 is_stmt 1 view .LVU392
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 1007              		.loc 1 909 30 view .LVU393
 909:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 1008              		.loc 1 909 13 is_stmt 0 view .LVU394
 1009 005c A042     		cmp	r0, r4
 1010 005e F6D1     		bne	.L67
 1011              	.LVL53:
 1012              	.L68:
 919:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1013              		.loc 1 919 23 view .LVU395
 1014 0060 1A68     		ldr	r2, [r3]
 1015              	.LVL54:
 1016              	.L64:
 919:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1017              		.loc 1 919 5 is_stmt 1 view .LVU396
 922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 1018              		.loc 1 922 28 is_stmt 0 view .LVU397
 1019 0062 1349     		ldr	r1, .L93+8
 919:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1020              		.loc 1 919 32 view .LVU398
 1021 0064 4FF00040 		mov	r0, #-2147483648
 1022 0068 1060     		str	r0, [r2]
 922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 1023              		.loc 1 922 5 is_stmt 1 view .LVU399
 922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 1024              		.loc 1 922 28 is_stmt 0 view .LVU400
 1025 006a 4869     		ldr	r0, [r1, #20]
 922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 1026              		.loc 1 922 7 view .LVU401
 1027 006c 0406     		lsls	r4, r0, #24
 1028 006e 03D5     		bpl	.L69
 924:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 1029              		.loc 1 924 9 is_stmt 1 view .LVU402
 924:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 1030              		.loc 1 924 23 is_stmt 0 view .LVU403
 1031 0070 8024     		movs	r4, #128
 926:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1032              		.loc 1 926 23 view .LVU404
 1033 0072 0020     		movs	r0, #0
 924:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 1034              		.loc 1 924 23 view .LVU405
 1035 0074 4C61     		str	r4, [r1, #20]
 926:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1036              		.loc 1 926 9 is_stmt 1 view .LVU406
 926:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1037              		.loc 1 926 23 is_stmt 0 view .LVU407
 1038 0076 8860     		str	r0, [r1, #8]
 1039              	.L69:
 931:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 1040              		.loc 1 931 5 is_stmt 1 view .LVU408
 931:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 1041              		.loc 1 931 46 is_stmt 0 view .LVU409
 1042 0078 5168     		ldr	r1, [r2, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 86


 931:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 1043              		.loc 1 931 7 view .LVU410
 1044 007a 4804     		lsls	r0, r1, #17
 1045 007c 06D4     		bmi	.L92
 935:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1046              		.loc 1 935 9 is_stmt 1 view .LVU411
 935:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1047              		.loc 1 935 11 is_stmt 0 view .LVU412
 1048 007e 0904     		lsls	r1, r1, #16
 1049 0080 09D5     		bpl	.L71
 937:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 1050              		.loc 1 937 13 is_stmt 1 view .LVU413
 937:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 1051              		.loc 1 937 62 is_stmt 0 view .LVU414
 1052 0082 0B4A     		ldr	r2, .L93+8
 1053 0084 D268     		ldr	r2, [r2, #12]
 937:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 1054              		.loc 1 937 32 view .LVU415
 1055 0086 1A60     		str	r2, [r3]
 944:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1056              		.loc 1 944 12 view .LVU416
 1057 0088 0120     		movs	r0, #1
 1058 008a C6E7     		b	.L63
 1059              	.L92:
 932:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1060              		.loc 1 932 9 is_stmt 1 view .LVU417
 932:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1061              		.loc 1 932 28 is_stmt 0 view .LVU418
 1062 008c D268     		ldr	r2, [r2, #12]
 1063 008e 1A60     		str	r2, [r3]
 944:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1064              		.loc 1 944 12 view .LVU419
 1065 0090 0120     		movs	r0, #1
 945:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1066              		.loc 1 945 1 view .LVU420
 1067 0092 70BC     		pop	{r4, r5, r6}
 1068              	.LCFI10:
 1069              		.cfi_remember_state
 1070              		.cfi_restore 6
 1071              		.cfi_restore 5
 1072              		.cfi_restore 4
 1073              		.cfi_def_cfa_offset 0
 1074 0094 7047     		bx	lr
 1075              	.L71:
 1076              	.LCFI11:
 1077              		.cfi_restore_state
 940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1078              		.loc 1 940 13 is_stmt 1 view .LVU421
 940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1079              		.loc 1 940 125 is_stmt 0 view .LVU422
 1080 0096 0649     		ldr	r1, .L93+8
 1081 0098 0968     		ldr	r1, [r1]
 1082 009a C1F38401 		ubfx	r1, r1, #2, #5
 940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1083              		.loc 1 940 61 view .LVU423
 1084 009e 1031     		adds	r1, r1, #16
 1085 00a0 0A44     		add	r2, r2, r1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 87


 944:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1086              		.loc 1 944 12 view .LVU424
 1087 00a2 0120     		movs	r0, #1
 940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1088              		.loc 1 940 32 view .LVU425
 1089 00a4 1A60     		str	r2, [r3]
 1090 00a6 B8E7     		b	.L63
 1091              	.L94:
 1092              		.align	2
 1093              	.L93:
 1094 00a8 00000000 		.word	.LANCHOR4
 1095 00ac 00800240 		.word	1073905664
 1096 00b0 00900240 		.word	1073909760
 1097              		.cfi_endproc
 1098              	.LFE123:
 1100              		.section	.text.enet_frame_transmit,"ax",%progbits
 1101              		.align	1
 1102              		.p2align 2,,3
 1103              		.global	enet_frame_transmit
 1104              		.syntax unified
 1105              		.thumb
 1106              		.thumb_func
 1108              	enet_frame_transmit:
 1109              	.LVL55:
 1110              	.LFB124:
 956:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 1111              		.loc 1 956 1 is_stmt 1 view -0
 1112              		.cfi_startproc
 1113              		@ args = 0, pretend = 0, frame = 0
 1114              		@ frame_needed = 0, uses_anonymous_args = 0
 957:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
 1115              		.loc 1 957 5 view .LVU427
 958:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1116              		.loc 1 958 5 view .LVU428
 961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 1117              		.loc 1 961 5 view .LVU429
 961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 1118              		.loc 1 961 46 is_stmt 0 view .LVU430
 1119 0000 244B     		ldr	r3, .L117
 956:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 1120              		.loc 1 956 1 view .LVU431
 1121 0002 30B5     		push	{r4, r5, lr}
 1122              	.LCFI12:
 1123              		.cfi_def_cfa_offset 12
 1124              		.cfi_offset 4, -12
 1125              		.cfi_offset 5, -8
 1126              		.cfi_offset 14, -4
 961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 1127              		.loc 1 961 46 view .LVU432
 1128 0004 1C68     		ldr	r4, [r3]
 1129 0006 2268     		ldr	r2, [r4]
 961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 1130              		.loc 1 961 7 view .LVU433
 1131 0008 002A     		cmp	r2, #0
 1132 000a 31DB     		blt	.L105
 966:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 1133              		.loc 1 966 5 is_stmt 1 view .LVU434
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 88


 966:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 1134              		.loc 1 966 7 is_stmt 0 view .LVU435
 1135 000c 40F2F455 		movw	r5, #1524
 1136 0010 A942     		cmp	r1, r5
 1137 0012 2DD8     		bhi	.L105
 971:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 1138              		.loc 1 971 5 is_stmt 1 view .LVU436
 971:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 1139              		.loc 1 971 7 is_stmt 0 view .LVU437
 1140 0014 A8B1     		cbz	r0, .L97
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1141              		.loc 1 973 26 is_stmt 1 view .LVU438
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1142              		.loc 1 973 9 is_stmt 0 view .LVU439
 1143 0016 A1B1     		cbz	r1, .L97
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1144              		.loc 1 974 13 is_stmt 1 view .LVU440
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1145              		.loc 1 974 15 is_stmt 0 view .LVU441
 1146 0018 A268     		ldr	r2, [r4, #8]
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1147              		.loc 1 974 91 view .LVU442
 1148 001a 0478     		ldrb	r4, [r0]	@ zero_extendqisi2
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1149              		.loc 1 974 88 view .LVU443
 1150 001c 1470     		strb	r4, [r2]
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1151              		.loc 1 973 43 is_stmt 1 view .LVU444
 1152              	.LVL56:
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1153              		.loc 1 973 26 view .LVU445
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1154              		.loc 1 973 9 is_stmt 0 view .LVU446
 1155 001e 0129     		cmp	r1, #1
 1156 0020 0DD0     		beq	.L100
 1157 0022 4418     		adds	r4, r0, r1
 1158 0024 013C     		subs	r4, r4, #1
 1159 0026 C0F10105 		rsb	r5, r0, #1
 1160              	.LVL57:
 1161              	.L99:
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1162              		.loc 1 974 13 is_stmt 1 view .LVU447
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1163              		.loc 1 974 61 is_stmt 0 view .LVU448
 1164 002a 1A68     		ldr	r2, [r3]
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1165              		.loc 1 974 77 view .LVU449
 1166 002c 05EB000C 		add	ip, r5, r0
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1167              		.loc 1 974 91 view .LVU450
 1168 0030 10F801EF 		ldrb	lr, [r0, #1]!	@ zero_extendqisi2
 1169              	.LVL58:
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1170              		.loc 1 974 77 view .LVU451
 1171 0034 9268     		ldr	r2, [r2, #8]
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1172              		.loc 1 973 9 view .LVU452
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 89


 1173 0036 8442     		cmp	r4, r0
 974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1174              		.loc 1 974 88 view .LVU453
 1175 0038 0CF802E0 		strb	lr, [ip, r2]
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1176              		.loc 1 973 43 is_stmt 1 view .LVU454
 1177              	.LVL59:
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1178              		.loc 1 973 26 view .LVU455
 973:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1179              		.loc 1 973 9 is_stmt 0 view .LVU456
 1180 003c F5D1     		bne	.L99
 1181              	.LVL60:
 1182              	.L100:
 979:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1183              		.loc 1 979 23 view .LVU457
 1184 003e 1C68     		ldr	r4, [r3]
 981:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 1185              		.loc 1 981 32 view .LVU458
 1186 0040 2268     		ldr	r2, [r4]
 1187              	.L97:
 979:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1188              		.loc 1 979 5 is_stmt 1 view .LVU459
 986:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 1189              		.loc 1 986 21 is_stmt 0 view .LVU460
 1190 0042 154D     		ldr	r5, .L117+4
 983:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1191              		.loc 1 983 32 view .LVU461
 1192 0044 42F03042 		orr	r2, r2, #-1342177280
 1193 0048 C4E90021 		strd	r2, r1, [r4]
 986:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 1194              		.loc 1 986 5 is_stmt 1 view .LVU462
 986:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 1195              		.loc 1 986 21 is_stmt 0 view .LVU463
 1196 004c 6969     		ldr	r1, [r5, #20]
 1197              	.LVL61:
 987:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1198              		.loc 1 987 5 is_stmt 1 view .LVU464
 987:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1199              		.loc 1 987 20 is_stmt 0 view .LVU465
 1200 004e 6869     		ldr	r0, [r5, #20]
 1201              	.LVL62:
 989:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 1202              		.loc 1 989 5 is_stmt 1 view .LVU466
 986:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 1203              		.loc 1 986 18 is_stmt 0 view .LVU467
 1204 0050 01F00401 		and	r1, r1, #4
 1205              	.LVL63:
 987:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1206              		.loc 1 987 17 view .LVU468
 1207 0054 00F02000 		and	r0, r0, #32
 1208              	.LVL64:
 989:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 1209              		.loc 1 989 32 view .LVU469
 1210 0058 0143     		orrs	r1, r1, r0
 1211              	.LVL65:
 989:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 90


 1212              		.loc 1 989 32 view .LVU470
 1213 005a 03D0     		beq	.L101
 991:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1214              		.loc 1 991 9 is_stmt 1 view .LVU471
 993:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1215              		.loc 1 993 23 is_stmt 0 view .LVU472
 1216 005c 0022     		movs	r2, #0
 991:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1217              		.loc 1 991 23 view .LVU473
 1218 005e 6961     		str	r1, [r5, #20]
 1219              	.LVL66:
 993:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1220              		.loc 1 993 9 is_stmt 1 view .LVU474
 993:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1221              		.loc 1 993 23 is_stmt 0 view .LVU475
 1222 0060 6A60     		str	r2, [r5, #4]
 998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 1223              		.loc 1 998 46 view .LVU476
 1224 0062 2268     		ldr	r2, [r4]
 1225              	.L101:
 998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 1226              		.loc 1 998 5 is_stmt 1 view .LVU477
 998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 1227              		.loc 1 998 7 is_stmt 0 view .LVU478
 1228 0064 D102     		lsls	r1, r2, #11
 1229 0066 05D5     		bpl	.L102
 999:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1230              		.loc 1 999 9 is_stmt 1 view .LVU479
 999:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1231              		.loc 1 999 28 is_stmt 0 view .LVU480
 1232 0068 E268     		ldr	r2, [r4, #12]
 1233 006a 1A60     		str	r2, [r3]
1011:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1234              		.loc 1 1011 12 view .LVU481
 1235 006c 0120     		movs	r0, #1
 1236              	.LVL67:
1012:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1237              		.loc 1 1012 1 view .LVU482
 1238 006e 30BD     		pop	{r4, r5, pc}
 1239              	.LVL68:
 1240              	.L105:
 962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1241              		.loc 1 962 16 view .LVU483
 1242 0070 0020     		movs	r0, #0
 1243              	.LVL69:
1012:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1244              		.loc 1 1012 1 view .LVU484
 1245 0072 30BD     		pop	{r4, r5, pc}
 1246              	.LVL70:
 1247              	.L102:
1002:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1248              		.loc 1 1002 9 is_stmt 1 view .LVU485
1002:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1249              		.loc 1 1002 11 is_stmt 0 view .LVU486
 1250 0074 12F4001F 		tst	r2, #2097152
1011:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1251              		.loc 1 1011 12 view .LVU487
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 91


 1252 0078 4FF00100 		mov	r0, #1
 1253              	.LVL71:
1004:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 1254              		.loc 1 1004 62 view .LVU488
 1255 007c 064A     		ldr	r2, .L117+4
1002:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1256              		.loc 1 1002 11 view .LVU489
 1257 007e 02D0     		beq	.L103
1004:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 1258              		.loc 1 1004 13 is_stmt 1 view .LVU490
1004:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 1259              		.loc 1 1004 62 is_stmt 0 view .LVU491
 1260 0080 1269     		ldr	r2, [r2, #16]
1004:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 1261              		.loc 1 1004 32 view .LVU492
 1262 0082 1A60     		str	r2, [r3]
1012:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1263              		.loc 1 1012 1 view .LVU493
 1264 0084 30BD     		pop	{r4, r5, pc}
 1265              	.L103:
1007:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1266              		.loc 1 1007 13 is_stmt 1 view .LVU494
1007:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1267              		.loc 1 1007 125 is_stmt 0 view .LVU495
 1268 0086 1268     		ldr	r2, [r2]
 1269 0088 C2F38402 		ubfx	r2, r2, #2, #5
1007:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1270              		.loc 1 1007 61 view .LVU496
 1271 008c 1032     		adds	r2, r2, #16
 1272 008e 1444     		add	r4, r4, r2
1007:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 1273              		.loc 1 1007 32 view .LVU497
 1274 0090 1C60     		str	r4, [r3]
1012:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1275              		.loc 1 1012 1 view .LVU498
 1276 0092 30BD     		pop	{r4, r5, pc}
 1277              	.L118:
 1278              		.align	2
 1279              	.L117:
 1280 0094 00000000 		.word	.LANCHOR3
 1281 0098 00900240 		.word	1073909760
 1282              		.cfi_endproc
 1283              	.LFE124:
 1285              		.section	.text.enet_transmit_checksum_config,"ax",%progbits
 1286              		.align	1
 1287              		.p2align 2,,3
 1288              		.global	enet_transmit_checksum_config
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1293              	enet_transmit_checksum_config:
 1294              	.LVL72:
 1295              	.LFB125:
1027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->status &= ~ENET_TDES0_CM;
 1296              		.loc 1 1027 1 is_stmt 1 view -0
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 92


 1299              		@ frame_needed = 0, uses_anonymous_args = 0
 1300              		@ link register save eliminated.
1028:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
 1301              		.loc 1 1028 5 view .LVU500
1029:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1302              		.loc 1 1029 5 view .LVU501
1028:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
 1303              		.loc 1 1028 18 is_stmt 0 view .LVU502
 1304 0000 0368     		ldr	r3, [r0]
 1305 0002 23F44003 		bic	r3, r3, #12582912
1029:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1306              		.loc 1 1029 18 view .LVU503
 1307 0006 0B43     		orrs	r3, r3, r1
 1308 0008 0360     		str	r3, [r0]
1030:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1309              		.loc 1 1030 1 view .LVU504
 1310 000a 7047     		bx	lr
 1311              		.cfi_endproc
 1312              	.LFE125:
 1314              		.section	.text.enet_enable,"ax",%progbits
 1315              		.align	1
 1316              		.p2align 2,,3
 1317              		.global	enet_enable
 1318              		.syntax unified
 1319              		.thumb
 1320              		.thumb_func
 1322              	enet_enable:
 1323              	.LFB126:
1039:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_tx_enable();
 1324              		.loc 1 1039 1 is_stmt 1 view -0
 1325              		.cfi_startproc
 1326              		@ args = 0, pretend = 0, frame = 0
 1327              		@ frame_needed = 0, uses_anonymous_args = 0
 1328              		@ link register save eliminated.
1040:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_rx_enable();
 1329              		.loc 1 1040 5 view .LVU506
 1330              	.LBB54:
 1331              	.LBI54:
1339:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 1332              		.loc 1 1339 6 view .LVU507
 1333              	.LBB55:
1341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1334              		.loc 1 1341 5 view .LVU508
1341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1335              		.loc 1 1341 18 is_stmt 0 view .LVU509
 1336 0000 0F48     		ldr	r0, .L128
 1337              	.LBB56:
 1338              	.LBB57:
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1339              		.loc 1 1959 18 view .LVU510
 1340 0002 1049     		ldr	r1, .L128+4
 1341              	.LBE57:
 1342              	.LBE56:
1341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1343              		.loc 1 1341 18 view .LVU511
 1344 0004 0268     		ldr	r2, [r0]
 1345              	.LBB60:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 93


 1346              	.LBB58:
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1347              		.loc 1 1959 18 view .LVU512
 1348 0006 104B     		ldr	r3, .L128+8
 1349              	.LBE58:
 1350              	.LBE60:
1341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1351              		.loc 1 1341 18 view .LVU513
 1352 0008 42F00802 		orr	r2, r2, #8
 1353 000c 0260     		str	r2, [r0]
1342:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_STE;
 1354              		.loc 1 1342 5 is_stmt 1 view .LVU514
 1355              	.LBB61:
 1356              	.LBI56:
1952:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 1357              		.loc 1 1952 11 view .LVU515
 1358              	.LBB59:
1954:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 1359              		.loc 1 1954 5 view .LVU516
1955:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 1360              		.loc 1 1955 5 view .LVU517
 1361              	.LVL73:
1956:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1362              		.loc 1 1956 5 view .LVU518
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1363              		.loc 1 1959 5 view .LVU519
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1364              		.loc 1 1959 18 is_stmt 0 view .LVU520
 1365 000e 8A69     		ldr	r2, [r1, #24]
 1366 0010 42F48012 		orr	r2, r2, #1048576
 1367 0014 8A61     		str	r2, [r1, #24]
 1368 0016 01E0     		b	.L122
 1369              	.LVL74:
 1370              	.L127:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1371              		.loc 1 1964 36 view .LVU521
 1372 0018 013B     		subs	r3, r3, #1
 1373 001a 02D0     		beq	.L121
 1374              	.L122:
1961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
 1375              		.loc 1 1961 5 is_stmt 1 view .LVU522
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 1376              		.loc 1 1962 9 view .LVU523
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 1377              		.loc 1 1962 23 is_stmt 0 view .LVU524
 1378 001c 8A69     		ldr	r2, [r1, #24]
 1379              	.LVL75:
1963:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 1380              		.loc 1 1963 9 is_stmt 1 view .LVU525
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1381              		.loc 1 1964 12 view .LVU526
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1382              		.loc 1 1964 5 is_stmt 0 view .LVU527
 1383 001e D202     		lsls	r2, r2, #11
 1384              	.LVL76:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1385              		.loc 1 1964 5 view .LVU528
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 94


 1386 0020 FAD4     		bmi	.L127
 1387              	.L121:
1966:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 1388              		.loc 1 1966 5 is_stmt 1 view .LVU529
 1389              	.LVL77:
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1390              		.loc 1 1970 5 view .LVU530
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1391              		.loc 1 1970 5 is_stmt 0 view .LVU531
 1392              	.LBE59:
 1393              	.LBE61:
1343:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1394              		.loc 1 1343 5 is_stmt 1 view .LVU532
1343:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1395              		.loc 1 1343 18 is_stmt 0 view .LVU533
 1396 0022 084B     		ldr	r3, .L128+4
 1397              	.LBE55:
 1398              	.LBE54:
 1399              	.LBB63:
 1400              	.LBB64:
1367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 1401              		.loc 1 1367 18 view .LVU534
 1402 0024 0649     		ldr	r1, .L128
 1403              	.LBE64:
 1404              	.LBE63:
 1405              	.LBB66:
 1406              	.LBB62:
1343:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1407              		.loc 1 1343 18 view .LVU535
 1408 0026 9A69     		ldr	r2, [r3, #24]
 1409 0028 42F40052 		orr	r2, r2, #8192
 1410 002c 9A61     		str	r2, [r3, #24]
 1411              	.LBE62:
 1412              	.LBE66:
1041:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1413              		.loc 1 1041 5 is_stmt 1 view .LVU536
 1414              	.LBB67:
 1415              	.LBI63:
1365:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 1416              		.loc 1 1365 6 view .LVU537
 1417              	.LBB65:
1367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 1418              		.loc 1 1367 5 view .LVU538
1367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 1419              		.loc 1 1367 18 is_stmt 0 view .LVU539
 1420 002e 0A68     		ldr	r2, [r1]
 1421 0030 42F00402 		orr	r2, r2, #4
 1422 0034 0A60     		str	r2, [r1]
1368:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1423              		.loc 1 1368 5 is_stmt 1 view .LVU540
1368:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1424              		.loc 1 1368 18 is_stmt 0 view .LVU541
 1425 0036 9A69     		ldr	r2, [r3, #24]
 1426 0038 42F00202 		orr	r2, r2, #2
 1427 003c 9A61     		str	r2, [r3, #24]
 1428              	.LBE65:
 1429              	.LBE67:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 95


1042:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1430              		.loc 1 1042 1 view .LVU542
 1431 003e 7047     		bx	lr
 1432              	.L129:
 1433              		.align	2
 1434              	.L128:
 1435 0040 00800240 		.word	1073905664
 1436 0044 00900240 		.word	1073909760
 1437 0048 FFFF0400 		.word	327679
 1438              		.cfi_endproc
 1439              	.LFE126:
 1441              		.section	.text.enet_disable,"ax",%progbits
 1442              		.align	1
 1443              		.p2align 2,,3
 1444              		.global	enet_disable
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1449              	enet_disable:
 1450              	.LFB127:
1051:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_tx_disable();
 1451              		.loc 1 1051 1 is_stmt 1 view -0
 1452              		.cfi_startproc
 1453              		@ args = 0, pretend = 0, frame = 0
 1454              		@ frame_needed = 0, uses_anonymous_args = 0
 1455              		@ link register save eliminated.
1052:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_rx_disable();
 1456              		.loc 1 1052 5 view .LVU544
 1457              	.LBB74:
 1458              	.LBI74:
1352:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 1459              		.loc 1 1352 6 view .LVU545
 1460              	.LBB75:
1354:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1461              		.loc 1 1354 5 view .LVU546
1354:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1462              		.loc 1 1354 18 is_stmt 0 view .LVU547
 1463 0000 0F49     		ldr	r1, .L138
 1464              	.LBB76:
 1465              	.LBB77:
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1466              		.loc 1 1959 18 view .LVU548
 1467 0002 104B     		ldr	r3, .L138+4
 1468              	.LBE77:
 1469              	.LBE76:
1354:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1470              		.loc 1 1354 18 view .LVU549
 1471 0004 8A69     		ldr	r2, [r1, #24]
 1472 0006 22F40052 		bic	r2, r2, #8192
 1473 000a 8A61     		str	r2, [r1, #24]
1355:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_TEN;
 1474              		.loc 1 1355 5 is_stmt 1 view .LVU550
 1475              	.LBB79:
 1476              	.LBI76:
1952:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 1477              		.loc 1 1952 11 view .LVU551
 1478              	.LBB78:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 96


1954:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 1479              		.loc 1 1954 5 view .LVU552
1955:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 1480              		.loc 1 1955 5 view .LVU553
 1481              	.LVL78:
1956:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1482              		.loc 1 1956 5 view .LVU554
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1483              		.loc 1 1959 5 view .LVU555
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1484              		.loc 1 1959 18 is_stmt 0 view .LVU556
 1485 000c 8A69     		ldr	r2, [r1, #24]
 1486 000e 42F48012 		orr	r2, r2, #1048576
 1487 0012 8A61     		str	r2, [r1, #24]
 1488 0014 01E0     		b	.L132
 1489              	.LVL79:
 1490              	.L137:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1491              		.loc 1 1964 36 view .LVU557
 1492 0016 013B     		subs	r3, r3, #1
 1493 0018 02D0     		beq	.L131
 1494              	.L132:
1961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
 1495              		.loc 1 1961 5 is_stmt 1 view .LVU558
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 1496              		.loc 1 1962 9 view .LVU559
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 1497              		.loc 1 1962 23 is_stmt 0 view .LVU560
 1498 001a 8A69     		ldr	r2, [r1, #24]
 1499              	.LVL80:
1963:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 1500              		.loc 1 1963 9 is_stmt 1 view .LVU561
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1501              		.loc 1 1964 12 view .LVU562
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1502              		.loc 1 1964 5 is_stmt 0 view .LVU563
 1503 001c D202     		lsls	r2, r2, #11
 1504              	.LVL81:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1505              		.loc 1 1964 5 view .LVU564
 1506 001e FAD4     		bmi	.L137
 1507              	.L131:
1966:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 1508              		.loc 1 1966 5 is_stmt 1 view .LVU565
 1509              	.LVL82:
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1510              		.loc 1 1970 5 view .LVU566
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1511              		.loc 1 1970 5 is_stmt 0 view .LVU567
 1512              	.LBE78:
 1513              	.LBE79:
1356:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1514              		.loc 1 1356 5 is_stmt 1 view .LVU568
1356:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1515              		.loc 1 1356 18 is_stmt 0 view .LVU569
 1516 0020 094B     		ldr	r3, .L138+8
 1517              	.LBE75:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 97


 1518              	.LBE74:
 1519              	.LBB81:
 1520              	.LBB82:
1379:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 1521              		.loc 1 1379 18 view .LVU570
 1522 0022 0749     		ldr	r1, .L138
 1523              	.LBE82:
 1524              	.LBE81:
 1525              	.LBB84:
 1526              	.LBB80:
1356:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1527              		.loc 1 1356 18 view .LVU571
 1528 0024 1A68     		ldr	r2, [r3]
 1529 0026 22F00802 		bic	r2, r2, #8
 1530 002a 1A60     		str	r2, [r3]
 1531              	.LBE80:
 1532              	.LBE84:
1053:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1533              		.loc 1 1053 5 is_stmt 1 view .LVU572
 1534              	.LBB85:
 1535              	.LBI81:
1377:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 1536              		.loc 1 1377 6 view .LVU573
 1537              	.LBB83:
1379:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 1538              		.loc 1 1379 5 view .LVU574
1379:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 1539              		.loc 1 1379 18 is_stmt 0 view .LVU575
 1540 002c 8A69     		ldr	r2, [r1, #24]
 1541 002e 22F00202 		bic	r2, r2, #2
 1542 0032 8A61     		str	r2, [r1, #24]
1380:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1543              		.loc 1 1380 5 is_stmt 1 view .LVU576
1380:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1544              		.loc 1 1380 18 is_stmt 0 view .LVU577
 1545 0034 1A68     		ldr	r2, [r3]
 1546 0036 22F00402 		bic	r2, r2, #4
 1547 003a 1A60     		str	r2, [r3]
 1548              	.LBE83:
 1549              	.LBE85:
1054:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1550              		.loc 1 1054 1 view .LVU578
 1551 003c 7047     		bx	lr
 1552              	.L139:
 1553 003e 00BF     		.align	2
 1554              	.L138:
 1555 0040 00900240 		.word	1073909760
 1556 0044 FFFF0400 		.word	327679
 1557 0048 00800240 		.word	1073905664
 1558              		.cfi_endproc
 1559              	.LFE127:
 1561              		.section	.text.enet_mac_address_set,"ax",%progbits
 1562              		.align	1
 1563              		.p2align 2,,3
 1564              		.global	enet_mac_address_set
 1565              		.syntax unified
 1566              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 98


 1567              		.thumb_func
 1569              	enet_mac_address_set:
 1570              	.LVL83:
 1571              	.LFB128:
1070:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRH(paddr);
 1572              		.loc 1 1070 1 is_stmt 1 view -0
 1573              		.cfi_startproc
 1574              		@ args = 0, pretend = 0, frame = 0
 1575              		@ frame_needed = 0, uses_anonymous_args = 0
 1576              		@ link register save eliminated.
1071:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1577              		.loc 1 1071 5 view .LVU580
 1578 0000 034B     		ldr	r3, .L141
1071:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1579              		.loc 1 1071 51 is_stmt 0 view .LVU581
 1580 0002 8A88     		ldrh	r2, [r1, #4]	@ unaligned
1071:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1581              		.loc 1 1071 49 view .LVU582
 1582 0004 C250     		str	r2, [r0, r3]
1072:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1583              		.loc 1 1072 5 is_stmt 1 view .LVU583
 1584 0006 0433     		adds	r3, r3, #4
1072:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1585              		.loc 1 1072 51 is_stmt 0 view .LVU584
 1586 0008 0A68     		ldr	r2, [r1]	@ unaligned
1072:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1587              		.loc 1 1072 49 view .LVU585
 1588 000a C250     		str	r2, [r0, r3]
1073:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1589              		.loc 1 1073 1 view .LVU586
 1590 000c 7047     		bx	lr
 1591              	.L142:
 1592 000e 00BF     		.align	2
 1593              	.L141:
 1594 0010 40800240 		.word	1073905728
 1595              		.cfi_endproc
 1596              	.LFE128:
 1598              		.section	.text.enet_mac_address_get,"ax",%progbits
 1599              		.align	1
 1600              		.p2align 2,,3
 1601              		.global	enet_mac_address_get
 1602              		.syntax unified
 1603              		.thumb
 1604              		.thumb_func
 1606              	enet_mac_address_get:
 1607              	.LVL84:
 1608              	.LFB129:
1088:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[0] = ENET_GET_MACADDR(mac_addr, 0U);
 1609              		.loc 1 1088 1 is_stmt 1 view -0
 1610              		.cfi_startproc
 1611              		@ args = 0, pretend = 0, frame = 0
 1612              		@ frame_needed = 0, uses_anonymous_args = 0
 1613              		@ link register save eliminated.
1089:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1614              		.loc 1 1089 5 view .LVU588
1089:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1615              		.loc 1 1089 16 is_stmt 0 view .LVU589
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 99


 1616 0000 0A4B     		ldr	r3, .L145
 1617 0002 C258     		ldr	r2, [r0, r3]
 1618 0004 0A70     		strb	r2, [r1]
1090:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
 1619              		.loc 1 1090 5 is_stmt 1 view .LVU590
1090:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
 1620              		.loc 1 1090 16 is_stmt 0 view .LVU591
 1621 0006 C258     		ldr	r2, [r0, r3]
 1622 0008 120A     		lsrs	r2, r2, #8
 1623 000a 4A70     		strb	r2, [r1, #1]
1091:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1624              		.loc 1 1091 5 is_stmt 1 view .LVU592
1091:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1625              		.loc 1 1091 16 is_stmt 0 view .LVU593
 1626 000c C258     		ldr	r2, [r0, r3]
 1627 000e 120C     		lsrs	r2, r2, #16
 1628 0010 8A70     		strb	r2, [r1, #2]
1092:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1629              		.loc 1 1092 5 is_stmt 1 view .LVU594
1092:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1630              		.loc 1 1092 16 is_stmt 0 view .LVU595
 1631 0012 C358     		ldr	r3, [r0, r3]
1088:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[0] = ENET_GET_MACADDR(mac_addr, 0U);
 1632              		.loc 1 1088 1 view .LVU596
 1633 0014 10B4     		push	{r4}
 1634              	.LCFI13:
 1635              		.cfi_def_cfa_offset 4
 1636              		.cfi_offset 4, -4
1092:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1637              		.loc 1 1092 16 view .LVU597
 1638 0016 1B0E     		lsrs	r3, r3, #24
1093:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1639              		.loc 1 1093 16 view .LVU598
 1640 0018 054C     		ldr	r4, .L145+4
1092:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1641              		.loc 1 1092 16 view .LVU599
 1642 001a CB70     		strb	r3, [r1, #3]
1093:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1643              		.loc 1 1093 5 is_stmt 1 view .LVU600
1093:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1644              		.loc 1 1093 16 is_stmt 0 view .LVU601
 1645 001c 0359     		ldr	r3, [r0, r4]
 1646 001e 0B71     		strb	r3, [r1, #4]
1094:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1647              		.loc 1 1094 5 is_stmt 1 view .LVU602
1094:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1648              		.loc 1 1094 16 is_stmt 0 view .LVU603
 1649 0020 0359     		ldr	r3, [r0, r4]
1095:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1650              		.loc 1 1095 1 view .LVU604
 1651 0022 10BC     		pop	{r4}
 1652              	.LCFI14:
 1653              		.cfi_restore 4
 1654              		.cfi_def_cfa_offset 0
1094:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1655              		.loc 1 1094 16 view .LVU605
 1656 0024 1B0A     		lsrs	r3, r3, #8
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 100


 1657 0026 4B71     		strb	r3, [r1, #5]
1095:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1658              		.loc 1 1095 1 view .LVU606
 1659 0028 7047     		bx	lr
 1660              	.L146:
 1661 002a 00BF     		.align	2
 1662              	.L145:
 1663 002c 44800240 		.word	1073905732
 1664 0030 40800240 		.word	1073905728
 1665              		.cfi_endproc
 1666              	.LFE129:
 1668              		.section	.text.enet_flag_get,"ax",%progbits
 1669              		.align	1
 1670              		.p2align 2,,3
 1671              		.global	enet_flag_get
 1672              		.syntax unified
 1673              		.thumb
 1674              		.thumb_func
 1676              	enet_flag_get:
 1677              	.LVL85:
 1678              	.LFB130:
1142:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(enet_flag) & BIT(ENET_BIT_POS(enet_flag)))) {
 1679              		.loc 1 1142 1 is_stmt 1 view -0
 1680              		.cfi_startproc
 1681              		@ args = 0, pretend = 0, frame = 0
 1682              		@ frame_needed = 0, uses_anonymous_args = 0
 1683              		@ link register save eliminated.
1143:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return SET;
 1684              		.loc 1 1143 5 view .LVU608
1143:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return SET;
 1685              		.loc 1 1143 18 is_stmt 0 view .LVU609
 1686 0000 8309     		lsrs	r3, r0, #6
 1687 0002 03F18043 		add	r3, r3, #1073741824
 1688 0006 03F52033 		add	r3, r3, #163840
1143:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return SET;
 1689              		.loc 1 1143 44 view .LVU610
 1690 000a 00F01F00 		and	r0, r0, #31
 1691              	.LVL86:
1143:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return SET;
 1692              		.loc 1 1143 18 view .LVU611
 1693 000e 1B68     		ldr	r3, [r3]
1143:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return SET;
 1694              		.loc 1 1143 14 view .LVU612
 1695 0010 23FA00F0 		lsr	r0, r3, r0
1148:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1696              		.loc 1 1148 1 view .LVU613
 1697 0014 00F00100 		and	r0, r0, #1
 1698 0018 7047     		bx	lr
 1699              		.cfi_endproc
 1700              	.LFE130:
 1702 001a 00BF     		.section	.text.enet_flag_clear,"ax",%progbits
 1703              		.align	1
 1704              		.p2align 2,,3
 1705              		.global	enet_flag_clear
 1706              		.syntax unified
 1707              		.thumb
 1708              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 101


 1710              	enet_flag_clear:
 1711              	.LVL87:
 1712              	.LFB131:
1173:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
 1713              		.loc 1 1173 1 is_stmt 1 view -0
 1714              		.cfi_startproc
 1715              		@ args = 0, pretend = 0, frame = 0
 1716              		@ frame_needed = 0, uses_anonymous_args = 0
 1717              		@ link register save eliminated.
1175:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1718              		.loc 1 1175 5 view .LVU615
 1719 0000 8309     		lsrs	r3, r0, #6
 1720 0002 03F18043 		add	r3, r3, #1073741824
 1721 0006 03F52033 		add	r3, r3, #163840
1175:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1722              		.loc 1 1175 31 is_stmt 0 view .LVU616
 1723 000a 00F01F00 		and	r0, r0, #31
 1724              	.LVL88:
1175:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1725              		.loc 1 1175 31 view .LVU617
 1726 000e 0122     		movs	r2, #1
 1727 0010 02FA00F0 		lsl	r0, r2, r0
1175:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1728              		.loc 1 1175 29 view .LVU618
 1729 0014 1860     		str	r0, [r3]
1176:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1730              		.loc 1 1176 1 view .LVU619
 1731 0016 7047     		bx	lr
 1732              		.cfi_endproc
 1733              	.LFE131:
 1735              		.section	.text.enet_interrupt_enable,"ax",%progbits
 1736              		.align	1
 1737              		.p2align 2,,3
 1738              		.global	enet_interrupt_enable
 1739              		.syntax unified
 1740              		.thumb
 1741              		.thumb_func
 1743              	enet_interrupt_enable:
 1744              	.LVL89:
 1745              	.LFB132:
1209:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
 1746              		.loc 1 1209 1 is_stmt 1 view -0
 1747              		.cfi_startproc
 1748              		@ args = 0, pretend = 0, frame = 0
 1749              		@ frame_needed = 0, uses_anonymous_args = 0
 1750              		@ link register save eliminated.
1210:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1751              		.loc 1 1210 5 view .LVU621
1210:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1752              		.loc 1 1210 7 is_stmt 0 view .LVU622
 1753 0000 41F21C02 		movw	r2, #4124
 1754 0004 B2EB901F 		cmp	r2, r0, lsr #6
1210:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1755              		.loc 1 1210 52 view .LVU623
 1756 0008 4FEA9013 		lsr	r3, r0, #6
1210:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1757              		.loc 1 1210 7 view .LVU624
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 102


 1758 000c 0DD0     		beq	.L152
1215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1759              		.loc 1 1215 9 is_stmt 1 view .LVU625
1215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1760              		.loc 1 1215 32 is_stmt 0 view .LVU626
 1761 000e 03F18043 		add	r3, r3, #1073741824
 1762 0012 03F52033 		add	r3, r3, #163840
1215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1763              		.loc 1 1215 36 view .LVU627
 1764 0016 00F01F00 		and	r0, r0, #31
 1765              	.LVL90:
1215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1766              		.loc 1 1215 32 view .LVU628
 1767 001a 1A68     		ldr	r2, [r3]
1215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1768              		.loc 1 1215 36 view .LVU629
 1769 001c 0121     		movs	r1, #1
 1770 001e 01FA00F0 		lsl	r0, r1, r0
1215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1771              		.loc 1 1215 32 view .LVU630
 1772 0022 22EA0000 		bic	r0, r2, r0
 1773 0026 1860     		str	r0, [r3]
1217:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1774              		.loc 1 1217 1 view .LVU631
 1775 0028 7047     		bx	lr
 1776              	.LVL91:
 1777              	.L152:
1212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1778              		.loc 1 1212 9 is_stmt 1 view .LVU632
1212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1779              		.loc 1 1212 32 is_stmt 0 view .LVU633
 1780 002a 054A     		ldr	r2, .L153
1212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1781              		.loc 1 1212 35 view .LVU634
 1782 002c 00F01F00 		and	r0, r0, #31
 1783              	.LVL92:
1212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1784              		.loc 1 1212 32 view .LVU635
 1785 0030 D169     		ldr	r1, [r2, #28]
1212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1786              		.loc 1 1212 35 view .LVU636
 1787 0032 0123     		movs	r3, #1
 1788 0034 03FA00F0 		lsl	r0, r3, r0
1212:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1789              		.loc 1 1212 32 view .LVU637
 1790 0038 0843     		orrs	r0, r0, r1
 1791 003a D061     		str	r0, [r2, #28]
 1792 003c 7047     		bx	lr
 1793              	.L154:
 1794 003e 00BF     		.align	2
 1795              	.L153:
 1796 0040 00900240 		.word	1073909760
 1797              		.cfi_endproc
 1798              	.LFE132:
 1800              		.section	.text.enet_interrupt_disable,"ax",%progbits
 1801              		.align	1
 1802              		.p2align 2,,3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 103


 1803              		.global	enet_interrupt_disable
 1804              		.syntax unified
 1805              		.thumb
 1806              		.thumb_func
 1808              	enet_interrupt_disable:
 1809              	.LVL93:
 1810              	.LFB133:
1250:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
 1811              		.loc 1 1250 1 is_stmt 1 view -0
 1812              		.cfi_startproc
 1813              		@ args = 0, pretend = 0, frame = 0
 1814              		@ frame_needed = 0, uses_anonymous_args = 0
 1815              		@ link register save eliminated.
1251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1816              		.loc 1 1251 5 view .LVU639
1251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1817              		.loc 1 1251 7 is_stmt 0 view .LVU640
 1818 0000 41F21C02 		movw	r2, #4124
 1819 0004 B2EB901F 		cmp	r2, r0, lsr #6
1251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1820              		.loc 1 1251 52 view .LVU641
 1821 0008 4FEA9013 		lsr	r3, r0, #6
1251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1822              		.loc 1 1251 7 view .LVU642
 1823 000c 0CD0     		beq	.L158
1256:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1824              		.loc 1 1256 9 is_stmt 1 view .LVU643
1256:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1825              		.loc 1 1256 32 is_stmt 0 view .LVU644
 1826 000e 03F18043 		add	r3, r3, #1073741824
 1827 0012 03F52033 		add	r3, r3, #163840
1256:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1828              		.loc 1 1256 35 view .LVU645
 1829 0016 00F01F00 		and	r0, r0, #31
 1830              	.LVL94:
1256:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1831              		.loc 1 1256 32 view .LVU646
 1832 001a 1968     		ldr	r1, [r3]
1256:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1833              		.loc 1 1256 35 view .LVU647
 1834 001c 0122     		movs	r2, #1
 1835 001e 02FA00F0 		lsl	r0, r2, r0
1256:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 1836              		.loc 1 1256 32 view .LVU648
 1837 0022 0843     		orrs	r0, r0, r1
 1838 0024 1860     		str	r0, [r3]
1258:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1839              		.loc 1 1258 1 view .LVU649
 1840 0026 7047     		bx	lr
 1841              	.LVL95:
 1842              	.L158:
1253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1843              		.loc 1 1253 9 is_stmt 1 view .LVU650
1253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1844              		.loc 1 1253 32 is_stmt 0 view .LVU651
 1845 0028 0549     		ldr	r1, .L159
1253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 104


 1846              		.loc 1 1253 36 view .LVU652
 1847 002a 00F01F00 		and	r0, r0, #31
 1848              	.LVL96:
1253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1849              		.loc 1 1253 32 view .LVU653
 1850 002e CB69     		ldr	r3, [r1, #28]
1253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1851              		.loc 1 1253 36 view .LVU654
 1852 0030 0122     		movs	r2, #1
 1853 0032 02FA00F0 		lsl	r0, r2, r0
1253:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 1854              		.loc 1 1253 32 view .LVU655
 1855 0036 23EA0000 		bic	r0, r3, r0
 1856 003a C861     		str	r0, [r1, #28]
 1857 003c 7047     		bx	lr
 1858              	.L160:
 1859 003e 00BF     		.align	2
 1860              	.L159:
 1861 0040 00900240 		.word	1073909760
 1862              		.cfi_endproc
 1863              	.LFE133:
 1865              		.section	.text.enet_interrupt_flag_get,"ax",%progbits
 1866              		.align	1
 1867              		.p2align 2,,3
 1868              		.global	enet_interrupt_flag_get
 1869              		.syntax unified
 1870              		.thumb
 1871              		.thumb_func
 1873              	enet_interrupt_flag_get:
 1874              	.LFB203:
 1875              		.cfi_startproc
 1876              		@ args = 0, pretend = 0, frame = 0
 1877              		@ frame_needed = 0, uses_anonymous_args = 0
 1878              		@ link register save eliminated.
 1879 0000 8309     		lsrs	r3, r0, #6
 1880 0002 03F18043 		add	r3, r3, #1073741824
 1881 0006 03F52033 		add	r3, r3, #163840
 1882 000a 00F01F00 		and	r0, r0, #31
 1883 000e 1B68     		ldr	r3, [r3]
 1884 0010 23FA00F0 		lsr	r0, r3, r0
 1885 0014 00F00100 		and	r0, r0, #1
 1886 0018 7047     		bx	lr
 1887              		.cfi_endproc
 1888              	.LFE203:
 1890 001a 00BF     		.section	.text.enet_interrupt_flag_clear,"ax",%progbits
 1891              		.align	1
 1892              		.p2align 2,,3
 1893              		.global	enet_interrupt_flag_clear
 1894              		.syntax unified
 1895              		.thumb
 1896              		.thumb_func
 1898              	enet_interrupt_flag_clear:
 1899              	.LFB205:
 1900              		.cfi_startproc
 1901              		@ args = 0, pretend = 0, frame = 0
 1902              		@ frame_needed = 0, uses_anonymous_args = 0
 1903              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 105


 1904 0000 8309     		lsrs	r3, r0, #6
 1905 0002 03F18043 		add	r3, r3, #1073741824
 1906 0006 03F52033 		add	r3, r3, #163840
 1907 000a 00F01F00 		and	r0, r0, #31
 1908 000e 0122     		movs	r2, #1
 1909 0010 02FA00F0 		lsl	r0, r2, r0
 1910 0014 1860     		str	r0, [r3]
 1911 0016 7047     		bx	lr
 1912              		.cfi_endproc
 1913              	.LFE205:
 1915              		.section	.text.enet_tx_enable,"ax",%progbits
 1916              		.align	1
 1917              		.p2align 2,,3
 1918              		.global	enet_tx_enable
 1919              		.syntax unified
 1920              		.thumb
 1921              		.thumb_func
 1923              	enet_tx_enable:
 1924              	.LFB136:
1340:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_TEN;
 1925              		.loc 1 1340 1 is_stmt 1 view -0
 1926              		.cfi_startproc
 1927              		@ args = 0, pretend = 0, frame = 0
 1928              		@ frame_needed = 0, uses_anonymous_args = 0
 1929              		@ link register save eliminated.
1341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1930              		.loc 1 1341 5 view .LVU657
1341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1931              		.loc 1 1341 18 is_stmt 0 view .LVU658
 1932 0000 0B48     		ldr	r0, .L171
 1933              	.LBB86:
 1934              	.LBB87:
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1935              		.loc 1 1959 18 view .LVU659
 1936 0002 0C49     		ldr	r1, .L171+4
 1937              	.LBE87:
 1938              	.LBE86:
1341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1939              		.loc 1 1341 18 view .LVU660
 1940 0004 0268     		ldr	r2, [r0]
 1941              	.LBB90:
 1942              	.LBB88:
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1943              		.loc 1 1959 18 view .LVU661
 1944 0006 0C4B     		ldr	r3, .L171+8
 1945              	.LBE88:
 1946              	.LBE90:
1341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 1947              		.loc 1 1341 18 view .LVU662
 1948 0008 42F00802 		orr	r2, r2, #8
 1949 000c 0260     		str	r2, [r0]
1342:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_STE;
 1950              		.loc 1 1342 5 is_stmt 1 view .LVU663
 1951              	.LBB91:
 1952              	.LBI86:
1952:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 1953              		.loc 1 1952 11 view .LVU664
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 106


 1954              	.LBB89:
1954:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 1955              		.loc 1 1954 5 view .LVU665
1955:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 1956              		.loc 1 1955 5 view .LVU666
 1957              	.LVL97:
1956:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1958              		.loc 1 1956 5 view .LVU667
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1959              		.loc 1 1959 5 view .LVU668
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 1960              		.loc 1 1959 18 is_stmt 0 view .LVU669
 1961 000e 8A69     		ldr	r2, [r1, #24]
 1962 0010 42F48012 		orr	r2, r2, #1048576
 1963 0014 8A61     		str	r2, [r1, #24]
 1964 0016 01E0     		b	.L165
 1965              	.LVL98:
 1966              	.L170:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1967              		.loc 1 1964 36 view .LVU670
 1968 0018 013B     		subs	r3, r3, #1
 1969 001a 02D0     		beq	.L164
 1970              	.L165:
1961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
 1971              		.loc 1 1961 5 is_stmt 1 view .LVU671
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 1972              		.loc 1 1962 9 view .LVU672
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 1973              		.loc 1 1962 23 is_stmt 0 view .LVU673
 1974 001c 8A69     		ldr	r2, [r1, #24]
 1975              	.LVL99:
1963:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 1976              		.loc 1 1963 9 is_stmt 1 view .LVU674
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1977              		.loc 1 1964 12 view .LVU675
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1978              		.loc 1 1964 5 is_stmt 0 view .LVU676
 1979 001e D202     		lsls	r2, r2, #11
 1980              	.LVL100:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 1981              		.loc 1 1964 5 view .LVU677
 1982 0020 FAD4     		bmi	.L170
 1983              	.L164:
1966:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 1984              		.loc 1 1966 5 is_stmt 1 view .LVU678
 1985              	.LVL101:
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1986              		.loc 1 1970 5 view .LVU679
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1987              		.loc 1 1970 5 is_stmt 0 view .LVU680
 1988              	.LBE89:
 1989              	.LBE91:
1343:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1990              		.loc 1 1343 5 is_stmt 1 view .LVU681
1343:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 1991              		.loc 1 1343 18 is_stmt 0 view .LVU682
 1992 0022 044A     		ldr	r2, .L171+4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 107


 1993 0024 9369     		ldr	r3, [r2, #24]
 1994 0026 43F40053 		orr	r3, r3, #8192
 1995 002a 9361     		str	r3, [r2, #24]
1344:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 1996              		.loc 1 1344 1 view .LVU683
 1997 002c 7047     		bx	lr
 1998              	.L172:
 1999 002e 00BF     		.align	2
 2000              	.L171:
 2001 0030 00800240 		.word	1073905664
 2002 0034 00900240 		.word	1073909760
 2003 0038 FFFF0400 		.word	327679
 2004              		.cfi_endproc
 2005              	.LFE136:
 2007              		.section	.text.enet_tx_disable,"ax",%progbits
 2008              		.align	1
 2009              		.p2align 2,,3
 2010              		.global	enet_tx_disable
 2011              		.syntax unified
 2012              		.thumb
 2013              		.thumb_func
 2015              	enet_tx_disable:
 2016              	.LFB137:
1353:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_STE;
 2017              		.loc 1 1353 1 is_stmt 1 view -0
 2018              		.cfi_startproc
 2019              		@ args = 0, pretend = 0, frame = 0
 2020              		@ frame_needed = 0, uses_anonymous_args = 0
 2021              		@ link register save eliminated.
1354:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 2022              		.loc 1 1354 5 view .LVU685
1354:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 2023              		.loc 1 1354 18 is_stmt 0 view .LVU686
 2024 0000 0A49     		ldr	r1, .L181
 2025              	.LBB92:
 2026              	.LBB93:
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 2027              		.loc 1 1959 18 view .LVU687
 2028 0002 0B4B     		ldr	r3, .L181+4
 2029              	.LBE93:
 2030              	.LBE92:
1354:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 2031              		.loc 1 1354 18 view .LVU688
 2032 0004 8A69     		ldr	r2, [r1, #24]
 2033 0006 22F40052 		bic	r2, r2, #8192
 2034 000a 8A61     		str	r2, [r1, #24]
1355:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_TEN;
 2035              		.loc 1 1355 5 is_stmt 1 view .LVU689
 2036              	.LBB95:
 2037              	.LBI92:
1952:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 2038              		.loc 1 1952 11 view .LVU690
 2039              	.LBB94:
1954:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 2040              		.loc 1 1954 5 view .LVU691
1955:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2041              		.loc 1 1955 5 view .LVU692
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 108


 2042              	.LVL102:
1956:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2043              		.loc 1 1956 5 view .LVU693
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 2044              		.loc 1 1959 5 view .LVU694
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 2045              		.loc 1 1959 18 is_stmt 0 view .LVU695
 2046 000c 8A69     		ldr	r2, [r1, #24]
 2047 000e 42F48012 		orr	r2, r2, #1048576
 2048 0012 8A61     		str	r2, [r1, #24]
 2049 0014 01E0     		b	.L175
 2050              	.LVL103:
 2051              	.L180:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 2052              		.loc 1 1964 36 view .LVU696
 2053 0016 013B     		subs	r3, r3, #1
 2054 0018 02D0     		beq	.L174
 2055              	.L175:
1961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
 2056              		.loc 1 1961 5 is_stmt 1 view .LVU697
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 2057              		.loc 1 1962 9 view .LVU698
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 2058              		.loc 1 1962 23 is_stmt 0 view .LVU699
 2059 001a 8A69     		ldr	r2, [r1, #24]
 2060              	.LVL104:
1963:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 2061              		.loc 1 1963 9 is_stmt 1 view .LVU700
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 2062              		.loc 1 1964 12 view .LVU701
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 2063              		.loc 1 1964 5 is_stmt 0 view .LVU702
 2064 001c D202     		lsls	r2, r2, #11
 2065              	.LVL105:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 2066              		.loc 1 1964 5 view .LVU703
 2067 001e FAD4     		bmi	.L180
 2068              	.L174:
1966:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2069              		.loc 1 1966 5 is_stmt 1 view .LVU704
 2070              	.LVL106:
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2071              		.loc 1 1970 5 view .LVU705
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2072              		.loc 1 1970 5 is_stmt 0 view .LVU706
 2073              	.LBE94:
 2074              	.LBE95:
1356:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2075              		.loc 1 1356 5 is_stmt 1 view .LVU707
1356:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2076              		.loc 1 1356 18 is_stmt 0 view .LVU708
 2077 0020 044A     		ldr	r2, .L181+8
 2078 0022 1368     		ldr	r3, [r2]
 2079 0024 23F00803 		bic	r3, r3, #8
 2080 0028 1360     		str	r3, [r2]
1357:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2081              		.loc 1 1357 1 view .LVU709
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 109


 2082 002a 7047     		bx	lr
 2083              	.L182:
 2084              		.align	2
 2085              	.L181:
 2086 002c 00900240 		.word	1073909760
 2087 0030 FFFF0400 		.word	327679
 2088 0034 00800240 		.word	1073905664
 2089              		.cfi_endproc
 2090              	.LFE137:
 2092              		.section	.text.enet_rx_enable,"ax",%progbits
 2093              		.align	1
 2094              		.p2align 2,,3
 2095              		.global	enet_rx_enable
 2096              		.syntax unified
 2097              		.thumb
 2098              		.thumb_func
 2100              	enet_rx_enable:
 2101              	.LFB138:
1366:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_REN;
 2102              		.loc 1 1366 1 is_stmt 1 view -0
 2103              		.cfi_startproc
 2104              		@ args = 0, pretend = 0, frame = 0
 2105              		@ frame_needed = 0, uses_anonymous_args = 0
 2106              		@ link register save eliminated.
1367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 2107              		.loc 1 1367 5 view .LVU711
1367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 2108              		.loc 1 1367 18 is_stmt 0 view .LVU712
 2109 0000 0549     		ldr	r1, .L184
1368:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2110              		.loc 1 1368 18 view .LVU713
 2111 0002 064A     		ldr	r2, .L184+4
1367:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 2112              		.loc 1 1367 18 view .LVU714
 2113 0004 0B68     		ldr	r3, [r1]
 2114 0006 43F00403 		orr	r3, r3, #4
 2115 000a 0B60     		str	r3, [r1]
1368:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2116              		.loc 1 1368 5 is_stmt 1 view .LVU715
1368:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2117              		.loc 1 1368 18 is_stmt 0 view .LVU716
 2118 000c 9369     		ldr	r3, [r2, #24]
 2119 000e 43F00203 		orr	r3, r3, #2
 2120 0012 9361     		str	r3, [r2, #24]
1369:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2121              		.loc 1 1369 1 view .LVU717
 2122 0014 7047     		bx	lr
 2123              	.L185:
 2124 0016 00BF     		.align	2
 2125              	.L184:
 2126 0018 00800240 		.word	1073905664
 2127 001c 00900240 		.word	1073909760
 2128              		.cfi_endproc
 2129              	.LFE138:
 2131              		.section	.text.enet_rx_disable,"ax",%progbits
 2132              		.align	1
 2133              		.p2align 2,,3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 110


 2134              		.global	enet_rx_disable
 2135              		.syntax unified
 2136              		.thumb
 2137              		.thumb_func
 2139              	enet_rx_disable:
 2140              	.LFB139:
1378:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_SRE;
 2141              		.loc 1 1378 1 is_stmt 1 view -0
 2142              		.cfi_startproc
 2143              		@ args = 0, pretend = 0, frame = 0
 2144              		@ frame_needed = 0, uses_anonymous_args = 0
 2145              		@ link register save eliminated.
1379:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 2146              		.loc 1 1379 5 view .LVU719
1379:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 2147              		.loc 1 1379 18 is_stmt 0 view .LVU720
 2148 0000 0549     		ldr	r1, .L187
1380:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2149              		.loc 1 1380 18 view .LVU721
 2150 0002 064A     		ldr	r2, .L187+4
1379:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 2151              		.loc 1 1379 18 view .LVU722
 2152 0004 8B69     		ldr	r3, [r1, #24]
 2153 0006 23F00203 		bic	r3, r3, #2
 2154 000a 8B61     		str	r3, [r1, #24]
1380:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2155              		.loc 1 1380 5 is_stmt 1 view .LVU723
1380:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2156              		.loc 1 1380 18 is_stmt 0 view .LVU724
 2157 000c 1368     		ldr	r3, [r2]
 2158 000e 23F00403 		bic	r3, r3, #4
 2159 0012 1360     		str	r3, [r2]
1381:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2160              		.loc 1 1381 1 view .LVU725
 2161 0014 7047     		bx	lr
 2162              	.L188:
 2163 0016 00BF     		.align	2
 2164              	.L187:
 2165 0018 00900240 		.word	1073909760
 2166 001c 00800240 		.word	1073905664
 2167              		.cfi_endproc
 2168              	.LFE139:
 2170              		.section	.text.enet_registers_get,"ax",%progbits
 2171              		.align	1
 2172              		.p2align 2,,3
 2173              		.global	enet_registers_get
 2174              		.syntax unified
 2175              		.thumb
 2176              		.thumb_func
 2178              	enet_registers_get:
 2179              	.LVL107:
 2180              	.LFB140:
1396:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, max = 0U, limit = 0U;
 2181              		.loc 1 1396 1 is_stmt 1 view -0
 2182              		.cfi_startproc
 2183              		@ args = 0, pretend = 0, frame = 0
 2184              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 111


 2185              		@ link register save eliminated.
1397:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2186              		.loc 1 1397 5 view .LVU727
1399:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
 2187              		.loc 1 1399 5 view .LVU728
1400:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
 2188              		.loc 1 1400 5 view .LVU729
1400:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
 2189              		.loc 1 1400 9 is_stmt 0 view .LVU730
 2190 0000 0244     		add	r2, r2, r0
 2191              	.LVL108:
1401:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2192              		.loc 1 1401 5 is_stmt 1 view .LVU731
1404:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         max = limit;
 2193              		.loc 1 1404 5 view .LVU732
 2194 0002 3A2A     		cmp	r2, #58
 2195 0004 28BF     		it	cs
 2196 0006 3A22     		movcs	r2, #58
 2197              	.LVL109:
1408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 2198              		.loc 1 1408 11 view .LVU733
1408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 2199              		.loc 1 1408 5 is_stmt 0 view .LVU734
 2200 0008 9042     		cmp	r0, r2
 2201 000a 10D2     		bcs	.L189
 2202 000c 084B     		ldr	r3, .L193
 2203 000e 121A     		subs	r2, r2, r0
 2204 0010 01EB8202 		add	r2, r1, r2, lsl #2
 2205 0014 03EB4000 		add	r0, r3, r0, lsl #1
 2206              	.LVL110:
 2207              	.L191:
1410:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         preg++;
 2208              		.loc 1 1410 9 is_stmt 1 discriminator 2 view .LVU735
1410:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         preg++;
 2209              		.loc 1 1410 17 is_stmt 0 discriminator 2 view .LVU736
 2210 0018 30F8023B 		ldrh	r3, [r0], #2
 2211 001c 03F18043 		add	r3, r3, #1073741824
 2212 0020 03F52033 		add	r3, r3, #163840
 2213 0024 1B68     		ldr	r3, [r3]
1410:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         preg++;
 2214              		.loc 1 1410 15 discriminator 2 view .LVU737
 2215 0026 41F8043B 		str	r3, [r1], #4
 2216              	.LVL111:
1411:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2217              		.loc 1 1411 9 is_stmt 1 discriminator 2 view .LVU738
1408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 2218              		.loc 1 1408 25 discriminator 2 view .LVU739
1408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 2219              		.loc 1 1408 11 discriminator 2 view .LVU740
1408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 2220              		.loc 1 1408 5 is_stmt 0 discriminator 2 view .LVU741
 2221 002a 8A42     		cmp	r2, r1
 2222 002c F4D1     		bne	.L191
 2223              	.L189:
1413:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2224              		.loc 1 1413 1 view .LVU742
 2225 002e 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 112


 2226              	.L194:
 2227              		.align	2
 2228              	.L193:
 2229 0030 00000000 		.word	.LANCHOR7
 2230              		.cfi_endproc
 2231              	.LFE140:
 2233              		.section	.text.enet_debug_status_get,"ax",%progbits
 2234              		.align	1
 2235              		.p2align 2,,3
 2236              		.global	enet_debug_status_get
 2237              		.syntax unified
 2238              		.thumb
 2239              		.thumb_func
 2241              	enet_debug_status_get:
 2242              	.LVL112:
 2243              	.LFB141:
1435:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp_state = 0U;
 2244              		.loc 1 1435 1 is_stmt 1 view -0
 2245              		.cfi_startproc
 2246              		@ args = 0, pretend = 0, frame = 0
 2247              		@ frame_needed = 0, uses_anonymous_args = 0
 2248              		@ link register save eliminated.
1436:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2249              		.loc 1 1436 5 view .LVU744
1438:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
 2250              		.loc 1 1438 5 view .LVU745
 2251 0000 B0F5407F 		cmp	r0, #768
 2252 0004 14D0     		beq	.L196
 2253 0006 0AD9     		bls	.L204
 2254 0008 B0F5C02F 		cmp	r0, #393216
 2255 000c 15D0     		beq	.L201
 2256 000e B0F5401F 		cmp	r0, #3145728
 2257 0012 17D1     		bne	.L200
1452:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2258              		.loc 1 1452 9 view .LVU746
1452:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2259              		.loc 1 1452 22 is_stmt 0 view .LVU747
 2260 0014 114B     		ldr	r3, .L205
 2261 0016 586B     		ldr	r0, [r3, #52]
 2262              	.LVL113:
1452:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2263              		.loc 1 1452 20 view .LVU748
 2264 0018 C0F30150 		ubfx	r0, r0, #20, #2
 2265              	.LVL114:
1453:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     default:
 2266              		.loc 1 1453 9 is_stmt 1 view .LVU749
 2267 001c 7047     		bx	lr
 2268              	.LVL115:
 2269              	.L204:
1438:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
 2270              		.loc 1 1438 5 is_stmt 0 view .LVU750
 2271 001e 0628     		cmp	r0, #6
 2272 0020 17D0     		beq	.L198
 2273 0022 6028     		cmp	r0, #96
 2274 0024 0ED1     		bne	.L200
1443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2275              		.loc 1 1443 9 is_stmt 1 view .LVU751
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 113


1443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2276              		.loc 1 1443 22 is_stmt 0 view .LVU752
 2277 0026 0D4B     		ldr	r3, .L205
 2278 0028 586B     		ldr	r0, [r3, #52]
 2279              	.LVL116:
1443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2280              		.loc 1 1443 20 view .LVU753
 2281 002a C0F34110 		ubfx	r0, r0, #5, #2
 2282              	.LVL117:
1444:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_STATE:
 2283              		.loc 1 1444 9 is_stmt 1 view .LVU754
 2284 002e 7047     		bx	lr
 2285              	.LVL118:
 2286              	.L196:
1446:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2287              		.loc 1 1446 9 view .LVU755
1446:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2288              		.loc 1 1446 22 is_stmt 0 view .LVU756
 2289 0030 0A4B     		ldr	r3, .L205
 2290 0032 586B     		ldr	r0, [r3, #52]
 2291              	.LVL119:
1446:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2292              		.loc 1 1446 20 view .LVU757
 2293 0034 C0F30120 		ubfx	r0, r0, #8, #2
 2294              	.LVL120:
1447:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_MAC_TRANSMITTER_STATUS:
 2295              		.loc 1 1447 9 is_stmt 1 view .LVU758
 2296 0038 7047     		bx	lr
 2297              	.LVL121:
 2298              	.L201:
1449:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2299              		.loc 1 1449 9 view .LVU759
1449:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2300              		.loc 1 1449 22 is_stmt 0 view .LVU760
 2301 003a 084B     		ldr	r3, .L205
 2302 003c 586B     		ldr	r0, [r3, #52]
 2303              	.LVL122:
1449:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2304              		.loc 1 1449 20 view .LVU761
 2305 003e C0F34140 		ubfx	r0, r0, #17, #2
 2306              	.LVL123:
1450:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_TXFIFO_READ_STATUS:
 2307              		.loc 1 1450 9 is_stmt 1 view .LVU762
 2308 0042 7047     		bx	lr
 2309              	.LVL124:
 2310              	.L200:
1455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 2311              		.loc 1 1455 9 view .LVU763
1455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 2312              		.loc 1 1455 22 is_stmt 0 view .LVU764
 2313 0044 054B     		ldr	r3, .L205
 2314 0046 5B6B     		ldr	r3, [r3, #52]
1455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 2315              		.loc 1 1455 11 view .LVU765
 2316 0048 0342     		tst	r3, r0
 2317 004a 14BF     		ite	ne
 2318 004c 0120     		movne	r0, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 114


 2319              	.LVL125:
1455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 2320              		.loc 1 1455 11 view .LVU766
 2321 004e 0020     		moveq	r0, #0
 2322              	.LVL126:
1460:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2323              		.loc 1 1460 5 is_stmt 1 view .LVU767
1461:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2324              		.loc 1 1461 1 is_stmt 0 view .LVU768
 2325 0050 7047     		bx	lr
 2326              	.LVL127:
 2327              	.L198:
1440:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2328              		.loc 1 1440 9 is_stmt 1 view .LVU769
1440:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2329              		.loc 1 1440 22 is_stmt 0 view .LVU770
 2330 0052 024B     		ldr	r3, .L205
 2331 0054 586B     		ldr	r0, [r3, #52]
 2332              	.LVL128:
1440:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 2333              		.loc 1 1440 20 view .LVU771
 2334 0056 C0F34100 		ubfx	r0, r0, #1, #2
 2335              	.LVL129:
1441:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_READ_STATUS:
 2336              		.loc 1 1441 9 is_stmt 1 view .LVU772
 2337 005a 7047     		bx	lr
 2338              	.L206:
 2339              		.align	2
 2340              	.L205:
 2341 005c 00800240 		.word	1073905664
 2342              		.cfi_endproc
 2343              	.LFE141:
 2345              		.section	.text.enet_address_filter_enable,"ax",%progbits
 2346              		.align	1
 2347              		.p2align 2,,3
 2348              		.global	enet_address_filter_enable
 2349              		.syntax unified
 2350              		.thumb
 2351              		.thumb_func
 2353              	enet_address_filter_enable:
 2354              	.LVL130:
 2355              	.LFB142:
1473:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) |= ENET_MAC_ADDR1H_AFE;
 2356              		.loc 1 1473 1 view -0
 2357              		.cfi_startproc
 2358              		@ args = 0, pretend = 0, frame = 0
 2359              		@ frame_needed = 0, uses_anonymous_args = 0
 2360              		@ link register save eliminated.
1474:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2361              		.loc 1 1474 5 view .LVU774
1474:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2362              		.loc 1 1474 39 is_stmt 0 view .LVU775
 2363 0000 024A     		ldr	r2, .L208
 2364 0002 8358     		ldr	r3, [r0, r2]
 2365 0004 43F00043 		orr	r3, r3, #-2147483648
 2366 0008 8350     		str	r3, [r0, r2]
1475:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 115


 2367              		.loc 1 1475 1 view .LVU776
 2368 000a 7047     		bx	lr
 2369              	.L209:
 2370              		.align	2
 2371              	.L208:
 2372 000c 40800240 		.word	1073905728
 2373              		.cfi_endproc
 2374              	.LFE142:
 2376              		.section	.text.enet_address_filter_disable,"ax",%progbits
 2377              		.align	1
 2378              		.p2align 2,,3
 2379              		.global	enet_address_filter_disable
 2380              		.syntax unified
 2381              		.thumb
 2382              		.thumb_func
 2384              	enet_address_filter_disable:
 2385              	.LVL131:
 2386              	.LFB143:
1488:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) &= ~ENET_MAC_ADDR1H_AFE;
 2387              		.loc 1 1488 1 is_stmt 1 view -0
 2388              		.cfi_startproc
 2389              		@ args = 0, pretend = 0, frame = 0
 2390              		@ frame_needed = 0, uses_anonymous_args = 0
 2391              		@ link register save eliminated.
1489:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2392              		.loc 1 1489 5 view .LVU778
1489:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2393              		.loc 1 1489 39 is_stmt 0 view .LVU779
 2394 0000 024A     		ldr	r2, .L211
 2395 0002 8358     		ldr	r3, [r0, r2]
 2396 0004 23F00043 		bic	r3, r3, #-2147483648
 2397 0008 8350     		str	r3, [r0, r2]
1490:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2398              		.loc 1 1490 1 view .LVU780
 2399 000a 7047     		bx	lr
 2400              	.L212:
 2401              		.align	2
 2402              	.L211:
 2403 000c 40800240 		.word	1073905728
 2404              		.cfi_endproc
 2405              	.LFE143:
 2407              		.section	.text.enet_address_filter_config,"ax",%progbits
 2408              		.align	1
 2409              		.p2align 2,,3
 2410              		.global	enet_address_filter_config
 2411              		.syntax unified
 2412              		.thumb
 2413              		.thumb_func
 2415              	enet_address_filter_config:
 2416              	.LVL132:
 2417              	.LFB144:
1515:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg;
 2418              		.loc 1 1515 1 is_stmt 1 view -0
 2419              		.cfi_startproc
 2420              		@ args = 0, pretend = 0, frame = 0
 2421              		@ frame_needed = 0, uses_anonymous_args = 0
 2422              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 116


1516:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2423              		.loc 1 1516 5 view .LVU782
1519:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2424              		.loc 1 1519 5 view .LVU783
1515:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg;
 2425              		.loc 1 1515 1 is_stmt 0 view .LVU784
 2426 0000 10B4     		push	{r4}
 2427              	.LCFI15:
 2428              		.cfi_def_cfa_offset 4
 2429              		.cfi_offset 4, -4
1519:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2430              		.loc 1 1519 11 view .LVU785
 2431 0002 044C     		ldr	r4, .L215
1519:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2432              		.loc 1 1519 9 view .LVU786
 2433 0004 0359     		ldr	r3, [r0, r4]
 2434              	.LVL133:
1522:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
 2435              		.loc 1 1522 5 is_stmt 1 view .LVU787
1523:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 2436              		.loc 1 1523 23 is_stmt 0 view .LVU788
 2437 0006 1143     		orrs	r1, r1, r2
 2438              	.LVL134:
1522:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
 2439              		.loc 1 1522 9 view .LVU789
 2440 0008 23F0FE43 		bic	r3, r3, #2130706432
 2441              	.LVL135:
1523:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 2442              		.loc 1 1523 5 is_stmt 1 view .LVU790
1523:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 2443              		.loc 1 1523 9 is_stmt 0 view .LVU791
 2444 000c 1943     		orrs	r1, r1, r3
 2445              	.LVL136:
1524:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2446              		.loc 1 1524 5 is_stmt 1 view .LVU792
1524:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2447              		.loc 1 1524 39 is_stmt 0 view .LVU793
 2448 000e 0151     		str	r1, [r0, r4]
1525:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2449              		.loc 1 1525 1 view .LVU794
 2450 0010 10BC     		pop	{r4}
 2451              	.LCFI16:
 2452              		.cfi_restore 4
 2453              		.cfi_def_cfa_offset 0
 2454 0012 7047     		bx	lr
 2455              	.L216:
 2456              		.align	2
 2457              	.L215:
 2458 0014 40800240 		.word	1073905728
 2459              		.cfi_endproc
 2460              	.LFE144:
 2462              		.section	.text.enet_phy_config,"ax",%progbits
 2463              		.align	1
 2464              		.p2align 2,,3
 2465              		.global	enet_phy_config
 2466              		.syntax unified
 2467              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 117


 2468              		.thumb_func
 2470              	enet_phy_config:
 2471              	.LFB145:
1534:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
 2472              		.loc 1 1534 1 is_stmt 1 view -0
 2473              		.cfi_startproc
 2474              		@ args = 0, pretend = 0, frame = 8
 2475              		@ frame_needed = 0, uses_anonymous_args = 0
1535:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg;
 2476              		.loc 1 1535 5 view .LVU796
1536:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint16_t phy_value;
 2477              		.loc 1 1536 5 view .LVU797
1537:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2478              		.loc 1 1537 5 view .LVU798
1538:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2479              		.loc 1 1538 5 view .LVU799
 2480              	.LVL137:
1541:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 2481              		.loc 1 1541 5 view .LVU800
1534:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
 2482              		.loc 1 1534 1 is_stmt 0 view .LVU801
 2483 0000 10B5     		push	{r4, lr}
 2484              	.LCFI17:
 2485              		.cfi_def_cfa_offset 8
 2486              		.cfi_offset 4, -8
 2487              		.cfi_offset 14, -4
1541:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 2488              		.loc 1 1541 9 view .LVU802
 2489 0002 384B     		ldr	r3, .L252
1534:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
 2490              		.loc 1 1534 1 view .LVU803
 2491 0004 82B0     		sub	sp, sp, #8
 2492              	.LCFI18:
 2493              		.cfi_def_cfa_offset 16
1545:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2494              		.loc 1 1545 14 view .LVU804
 2495 0006 0120     		movs	r0, #1
1541:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 2496              		.loc 1 1541 9 view .LVU805
 2497 0008 1C69     		ldr	r4, [r3, #16]
 2498              	.LVL138:
1542:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2499              		.loc 1 1542 5 is_stmt 1 view .LVU806
1545:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2500              		.loc 1 1545 14 is_stmt 0 view .LVU807
 2501 000a FFF7FEFF 		bl	rcu_clock_freq_get
 2502              	.LVL139:
1548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2503              		.loc 1 1548 8 view .LVU808
 2504 000e 364B     		ldr	r3, .L252+4
1548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2505              		.loc 1 1548 7 view .LVU809
 2506 0010 364A     		ldr	r2, .L252+8
1548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2507              		.loc 1 1548 8 view .LVU810
 2508 0012 0344     		add	r3, r3, r0
1548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 118


 2509              		.loc 1 1548 7 view .LVU811
 2510 0014 9342     		cmp	r3, r2
1542:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2511              		.loc 1 1542 9 view .LVU812
 2512 0016 24F01C04 		bic	r4, r4, #28
 2513              	.LVL140:
1545:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2514              		.loc 1 1545 5 is_stmt 1 view .LVU813
1548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2515              		.loc 1 1548 5 view .LVU814
1548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2516              		.loc 1 1548 7 is_stmt 0 view .LVU815
 2517 001a 4BD2     		bcs	.L218
1549:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
 2518              		.loc 1 1549 9 is_stmt 1 view .LVU816
1549:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
 2519              		.loc 1 1549 13 is_stmt 0 view .LVU817
 2520 001c 44F00804 		orr	r4, r4, #8
 2521              	.LVL141:
 2522              	.L219:
1561:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2523              		.loc 1 1561 5 is_stmt 1 view .LVU818
1561:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2524              		.loc 1 1561 22 is_stmt 0 view .LVU819
 2525 0020 3049     		ldr	r1, .L252
 2526              	.LBB106:
 2527              	.LBB107:
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 2528              		.loc 1 1612 22 view .LVU820
 2529 0022 334B     		ldr	r3, .L252+12
 2530              	.LBE107:
 2531              	.LBE106:
1561:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2532              		.loc 1 1561 22 view .LVU821
 2533 0024 0C61     		str	r4, [r1, #16]
1564:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
 2534              		.loc 1 1564 5 is_stmt 1 view .LVU822
 2535              	.LVL142:
1565:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return enet_state;
 2536              		.loc 1 1565 5 view .LVU823
 2537              	.LBB109:
 2538              	.LBI106:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 2539              		.loc 1 1595 11 view .LVU824
 2540              	.LBB108:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 2541              		.loc 1 1597 5 view .LVU825
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2542              		.loc 1 1598 5 view .LVU826
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2543              		.loc 1 1599 5 view .LVU827
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2544              		.loc 1 1602 5 view .LVU828
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2545              		.loc 1 1602 9 is_stmt 0 view .LVU829
 2546 0026 0A69     		ldr	r2, [r1, #16]
 2547              	.LVL143:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 119


1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2548              		.loc 1 1603 5 is_stmt 1 view .LVU830
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2549              		.loc 1 1603 9 is_stmt 0 view .LVU831
 2550 0028 22F47F42 		bic	r2, r2, #65280
 2551              	.LVL144:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2552              		.loc 1 1603 9 view .LVU832
 2553 002c 22F0C302 		bic	r2, r2, #195
 2554              	.LVL145:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2555              		.loc 1 1604 5 is_stmt 1 view .LVU833
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2556              		.loc 1 1604 9 is_stmt 0 view .LVU834
 2557 0030 42F40062 		orr	r2, r2, #2048
 2558              	.LVL146:
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2559              		.loc 1 1608 27 view .LVU835
 2560 0034 4FF40040 		mov	r0, #32768
 2561              	.LVL147:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2562              		.loc 1 1604 9 view .LVU836
 2563 0038 42F00302 		orr	r2, r2, #3
 2564              	.LVL148:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 2565              		.loc 1 1607 5 is_stmt 1 view .LVU837
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2566              		.loc 1 1608 9 view .LVU838
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2567              		.loc 1 1608 27 is_stmt 0 view .LVU839
 2568 003c 4861     		str	r0, [r1, #20]
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 2569              		.loc 1 1612 5 is_stmt 1 view .LVU840
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 2570              		.loc 1 1612 22 is_stmt 0 view .LVU841
 2571 003e 0A61     		str	r2, [r1, #16]
 2572              	.LBE108:
 2573              	.LBE109:
 2574              	.LBB110:
 2575              	.LBI110:
1533:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 2576              		.loc 1 1533 11 is_stmt 1 view .LVU842
 2577 0040 01E0     		b	.L225
 2578              	.LVL149:
 2579              	.L250:
 2580              	.LBB111:
 2581              	.LBB112:
 2582              	.LBB113:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2583              		.loc 1 1616 33 is_stmt 0 view .LVU843
 2584 0042 013B     		subs	r3, r3, #1
 2585 0044 02D0     		beq	.L224
 2586              	.LVL150:
 2587              	.L225:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 2588              		.loc 1 1613 5 is_stmt 1 view .LVU844
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 120


 2589              		.loc 1 1614 9 view .LVU845
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 2590              		.loc 1 1614 21 is_stmt 0 view .LVU846
 2591 0046 0A69     		ldr	r2, [r1, #16]
 2592              	.LVL151:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 2593              		.loc 1 1615 9 is_stmt 1 view .LVU847
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2594              		.loc 1 1616 12 view .LVU848
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2595              		.loc 1 1616 5 is_stmt 0 view .LVU849
 2596 0048 D007     		lsls	r0, r2, #31
 2597 004a FAD4     		bmi	.L250
 2598              	.L224:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2599              		.loc 1 1619 5 is_stmt 1 view .LVU850
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2600              		.loc 1 1619 18 is_stmt 0 view .LVU851
 2601 004c 254B     		ldr	r3, .L252
 2602 004e 1B69     		ldr	r3, [r3, #16]
 2603              	.LVL152:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 2604              		.loc 1 1624 5 is_stmt 1 view .LVU852
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2605              		.loc 1 1628 5 view .LVU853
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2606              		.loc 1 1628 5 is_stmt 0 view .LVU854
 2607              	.LBE113:
 2608              	.LBE112:
1565:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return enet_state;
 2609              		.loc 1 1565 7 view .LVU855
 2610 0050 D907     		lsls	r1, r3, #31
 2611              	.LVL153:
1565:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return enet_state;
 2612              		.loc 1 1565 7 view .LVU856
 2613 0052 2CD4     		bmi	.L226
1569:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2614              		.loc 1 1569 5 is_stmt 1 view .LVU857
 2615              	.LVL154:
 2616              	.LBB114:
 2617              	.LBI114:
3428:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3429:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3430:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3431:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    initialize ENET peripheral with generally concerned parameters, call it by enet_init(
3432:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  none
3433:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3434:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \retval     none
3435:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3436:lib/GD32F4xx/Source/gd32f4xx_enet.c **** static void enet_default_init(void)
3437:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3438:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U;
3439:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3440:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* MAC */
3441:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
3442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_CFG;
3443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 121


3444:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
3445:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_SPEEDMODE_10M | ENET_MODE_HALFDUPLEX | ENET_LOOPBACKMODE_DISABLE \
3446:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_CARRIERSENSE_ENABLE | ENET_RECEIVEOWN_ENABLE \
3447:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_RETRYTRANSMISSION_ENABLE | ENET_BACKOFFLIMIT_10 \
3448:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_DEFERRALCHECK_DISABLE \
3449:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_TYPEFRAME_CRC_DROP_DISABLE \
3450:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_AUTO_PADCRC_DROP_DISABLE \
3451:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_CHECKSUMOFFLOAD_DISABLE;
3452:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
3453:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3454:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_FRMF register */
3455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF = ENET_SRC_FILTER_DISABLE | ENET_DEST_FILTER_INVERSE_DISABLE \
3456:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
3457:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                     | ENET_PCFRM_PREVENT_ALL | ENET_BROADCASTFRAMES_ENABLE \
3458:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                     | ENET_PROMISCUOUS_DISABLE | ENET_RX_FILTER_ENABLE;
3459:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3460:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_HLH, ENET_MAC_HLL register */
3461:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_HLH = 0x0U;
3462:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3463:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_HLL = 0x0U;
3464:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3465:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_FCTL, ENET_MAC_FCTH register */
3466:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_FCTL;
3467:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= MAC_FCTL_MASK;
3468:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= MAC_FCTL_PTM(0) | ENET_ZERO_QUANTA_PAUSE_DISABLE \
3469:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_PAUSETIME_MINUS4 | ENET_UNIQUE_PAUSEDETECT \
3470:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_RX_FLOWCONTROL_DISABLE | ENET_TX_FLOWCONTROL_DISABLE;
3471:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL = reg_value;
3472:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3473:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_VLT register */
3474:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_VLT = ENET_VLANTAGCOMPARISON_16BIT | MAC_VLT_VLTI(0);
3475:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3476:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* DMA */
3477:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_DMA_CTL register */
3478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value = ENET_DMA_CTL;
3479:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
3480:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= ENET_TCPIP_CKSUMERROR_DROP | ENET_RX_MODE_STOREFORWARD \
3481:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_FLUSH_RXFRAME_ENABLE | ENET_TX_MODE_STOREFORWARD \
3482:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_TX_THRESHOLD_64BYTES | ENET_RX_THRESHOLD_64BYTES \
3483:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_SECONDFRAME_OPT_DISABLE;
3484:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL = reg_value;
3485:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3486:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_DMA_BCTL register */
3487:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value = ENET_DMA_BCTL;
3488:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= DMA_BCTL_MASK;
3489:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value = ENET_ADDRESS_ALIGN_ENABLE | ENET_ARBITRATION_RXTX_2_1 \
3490:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 | ENET_RXDP_32BEAT | ENET_PGBL_32BEAT | ENET_RXTX_DIFFERENT_PGBL \
3491:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 | ENET_FIXED_BURST_ENABLE | ENET_MIXED_BURST_DISABLE \
3492:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 | ENET_NORMAL_DESCRIPTOR;
3493:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL = reg_value;
3494:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
3495:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3496:lib/GD32F4xx/Source/gd32f4xx_enet.c **** #ifndef USE_DELAY
3497:lib/GD32F4xx/Source/gd32f4xx_enet.c **** /*!
3498:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \brief    insert a delay time
3499:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[in]  ncount: specifies the delay time length
3500:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 122


3501:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     \param[out] none
3502:lib/GD32F4xx/Source/gd32f4xx_enet.c **** */
3503:lib/GD32F4xx/Source/gd32f4xx_enet.c **** static void enet_delay(uint32_t ncount)
 2618              		.loc 1 3503 13 view .LVU858
 2619              	.LBB115:
3504:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
3505:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     __IO uint32_t delay_time = 0U;
 2620              		.loc 1 3505 5 view .LVU859
3506:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     for(delay_time = ncount; delay_time != 0U; delay_time--) {
 2621              		.loc 1 3507 20 is_stmt 0 view .LVU860
 2622 0054 264B     		ldr	r3, .L252+12
 2623              	.LVL155:
3505:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2624              		.loc 1 3505 19 view .LVU861
 2625 0056 0022     		movs	r2, #0
 2626 0058 0192     		str	r2, [sp, #4]
 2627              	.LVL156:
 2628              		.loc 1 3507 5 is_stmt 1 view .LVU862
 2629              		.loc 1 3507 20 is_stmt 0 view .LVU863
 2630 005a 0193     		str	r3, [sp, #4]
 2631              		.loc 1 3507 30 is_stmt 1 view .LVU864
 2632              		.loc 1 3507 41 is_stmt 0 view .LVU865
 2633 005c 019B     		ldr	r3, [sp, #4]
 2634              		.loc 1 3507 5 view .LVU866
 2635 005e 2BB1     		cbz	r3, .L227
 2636              	.L228:
3508:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2637              		.loc 1 3508 5 is_stmt 1 view .LVU867
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2638              		.loc 1 3507 48 view .LVU868
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2639              		.loc 1 3507 58 is_stmt 0 view .LVU869
 2640 0060 019B     		ldr	r3, [sp, #4]
 2641 0062 013B     		subs	r3, r3, #1
 2642 0064 0193     		str	r3, [sp, #4]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2643              		.loc 1 3507 30 is_stmt 1 view .LVU870
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2644              		.loc 1 3507 41 is_stmt 0 view .LVU871
 2645 0066 019B     		ldr	r3, [sp, #4]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2646              		.loc 1 3507 5 view .LVU872
 2647 0068 002B     		cmp	r3, #0
 2648 006a F9D1     		bne	.L228
 2649              	.L227:
 2650              	.LVL157:
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2651              		.loc 1 3507 5 view .LVU873
 2652              	.LBE115:
 2653              	.LBE114:
1572:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return enet_state;
 2654              		.loc 1 1572 5 is_stmt 1 view .LVU874
 2655              	.LBB116:
 2656              	.LBI116:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 2657              		.loc 1 1595 11 view .LVU875
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 123


 2658              	.LBB117:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 2659              		.loc 1 1597 5 view .LVU876
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2660              		.loc 1 1598 5 view .LVU877
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2661              		.loc 1 1599 5 view .LVU878
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2662              		.loc 1 1602 5 view .LVU879
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2663              		.loc 1 1602 9 is_stmt 0 view .LVU880
 2664 006c 1D49     		ldr	r1, .L252
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 2665              		.loc 1 1612 22 view .LVU881
 2666 006e 204B     		ldr	r3, .L252+12
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2667              		.loc 1 1602 9 view .LVU882
 2668 0070 0A69     		ldr	r2, [r1, #16]
 2669              	.LVL158:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2670              		.loc 1 1603 5 is_stmt 1 view .LVU883
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2671              		.loc 1 1603 9 is_stmt 0 view .LVU884
 2672 0072 22F47F42 		bic	r2, r2, #65280
 2673              	.LVL159:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2674              		.loc 1 1603 9 view .LVU885
 2675 0076 22F0C302 		bic	r2, r2, #195
 2676              	.LVL160:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2677              		.loc 1 1604 5 is_stmt 1 view .LVU886
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2678              		.loc 1 1604 9 is_stmt 0 view .LVU887
 2679 007a 42F40062 		orr	r2, r2, #2048
 2680              	.LVL161:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2681              		.loc 1 1604 9 view .LVU888
 2682 007e 42F00102 		orr	r2, r2, #1
 2683              	.LVL162:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 2684              		.loc 1 1607 5 is_stmt 1 view .LVU889
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 2685              		.loc 1 1612 5 view .LVU890
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 2686              		.loc 1 1612 22 is_stmt 0 view .LVU891
 2687 0082 0A61     		str	r2, [r1, #16]
 2688 0084 01E0     		b	.L230
 2689              	.LVL163:
 2690              	.L251:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2691              		.loc 1 1616 33 view .LVU892
 2692 0086 013B     		subs	r3, r3, #1
 2693 0088 02D0     		beq	.L229
 2694              	.L230:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 2695              		.loc 1 1613 5 is_stmt 1 view .LVU893
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 124


 2696              		.loc 1 1614 9 view .LVU894
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 2697              		.loc 1 1614 21 is_stmt 0 view .LVU895
 2698 008a 0A69     		ldr	r2, [r1, #16]
 2699              	.LVL164:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 2700              		.loc 1 1615 9 is_stmt 1 view .LVU896
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2701              		.loc 1 1616 12 view .LVU897
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2702              		.loc 1 1616 5 is_stmt 0 view .LVU898
 2703 008c D207     		lsls	r2, r2, #31
 2704              	.LVL165:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2705              		.loc 1 1616 5 view .LVU899
 2706 008e FAD4     		bmi	.L251
 2707              	.L229:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2708              		.loc 1 1619 5 is_stmt 1 view .LVU900
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2709              		.loc 1 1619 18 is_stmt 0 view .LVU901
 2710 0090 144B     		ldr	r3, .L252
 2711 0092 1A69     		ldr	r2, [r3, #16]
 2712              	.LVL166:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 2713              		.loc 1 1624 5 is_stmt 1 view .LVU902
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2714              		.loc 1 1625 9 view .LVU903
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2715              		.loc 1 1625 29 is_stmt 0 view .LVU904
 2716 0094 5869     		ldr	r0, [r3, #20]
 2717              	.LVL167:
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2718              		.loc 1 1628 5 is_stmt 1 view .LVU905
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 2719              		.loc 1 1628 5 is_stmt 0 view .LVU906
 2720              	.LBE117:
 2721              	.LBE116:
1572:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return enet_state;
 2722              		.loc 1 1572 7 view .LVU907
 2723 0096 D307     		lsls	r3, r2, #31
 2724 0098 09D4     		bmi	.L226
1577:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2725              		.loc 1 1577 5 is_stmt 1 view .LVU908
1577:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2726              		.loc 1 1577 7 is_stmt 0 view .LVU909
 2727 009a C043     		mvns	r0, r0
 2728              	.LVL168:
1577:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2729              		.loc 1 1577 7 view .LVU910
 2730              	.LBE111:
 2731              	.LBE110:
1559:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2732              		.loc 1 1559 16 view .LVU911
 2733 009c C0F3C030 		ubfx	r0, r0, #15, #1
 2734              	.LVL169:
1582:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 125


 2735              		.loc 1 1582 1 view .LVU912
 2736 00a0 02B0     		add	sp, sp, #8
 2737              	.LCFI19:
 2738              		.cfi_remember_state
 2739              		.cfi_def_cfa_offset 8
 2740              		@ sp needed
 2741 00a2 10BD     		pop	{r4, pc}
 2742              	.LVL170:
 2743              	.L221:
 2744              	.LCFI20:
 2745              		.cfi_restore_state
1556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2746              		.loc 1 1556 12 is_stmt 1 view .LVU913
1556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2747              		.loc 1 1556 60 is_stmt 0 view .LVU914
 2748 00a4 134B     		ldr	r3, .L252+16
1556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2749              		.loc 1 1556 14 view .LVU915
 2750 00a6 144A     		ldr	r2, .L252+20
1556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2751              		.loc 1 1556 60 view .LVU916
 2752 00a8 0344     		add	r3, r3, r0
1556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2753              		.loc 1 1556 14 view .LVU917
 2754 00aa 9342     		cmp	r3, r2
 2755 00ac 17D9     		bls	.L222
 2756              	.LVL171:
 2757              	.L226:
1559:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2758              		.loc 1 1559 16 view .LVU918
 2759 00ae 0020     		movs	r0, #0
 2760              	.LVL172:
1582:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2761              		.loc 1 1582 1 view .LVU919
 2762 00b0 02B0     		add	sp, sp, #8
 2763              	.LCFI21:
 2764              		.cfi_remember_state
 2765              		.cfi_def_cfa_offset 8
 2766              		@ sp needed
 2767 00b2 10BD     		pop	{r4, pc}
 2768              	.LVL173:
 2769              	.L218:
 2770              	.LCFI22:
 2771              		.cfi_restore_state
1550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2772              		.loc 1 1550 12 is_stmt 1 view .LVU920
1550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2773              		.loc 1 1550 15 is_stmt 0 view .LVU921
 2774 00b4 114B     		ldr	r3, .L252+24
1550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2775              		.loc 1 1550 14 view .LVU922
 2776 00b6 124A     		ldr	r2, .L252+28
1550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2777              		.loc 1 1550 15 view .LVU923
 2778 00b8 0344     		add	r3, r3, r0
1550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2779              		.loc 1 1550 14 view .LVU924
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 126


 2780 00ba 9342     		cmp	r3, r2
 2781 00bc 02D8     		bhi	.L220
1551:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 2782              		.loc 1 1551 9 is_stmt 1 view .LVU925
1551:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 2783              		.loc 1 1551 13 is_stmt 0 view .LVU926
 2784 00be 44F00C04 		orr	r4, r4, #12
 2785              	.LVL174:
1551:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 2786              		.loc 1 1551 13 view .LVU927
 2787 00c2 ADE7     		b	.L219
 2788              	.L220:
1552:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2789              		.loc 1 1552 12 is_stmt 1 view .LVU928
1552:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2790              		.loc 1 1552 15 is_stmt 0 view .LVU929
 2791 00c4 0F4B     		ldr	r3, .L252+32
1552:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2792              		.loc 1 1552 14 view .LVU930
 2793 00c6 104A     		ldr	r2, .L252+36
1552:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2794              		.loc 1 1552 15 view .LVU931
 2795 00c8 0344     		add	r3, r3, r0
1552:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2796              		.loc 1 1552 14 view .LVU932
 2797 00ca 9342     		cmp	r3, r2
 2798 00cc A8D3     		bcc	.L219
1554:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2799              		.loc 1 1554 12 is_stmt 1 view .LVU933
1554:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2800              		.loc 1 1554 15 is_stmt 0 view .LVU934
 2801 00ce 0F4B     		ldr	r3, .L252+40
1554:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2802              		.loc 1 1554 14 view .LVU935
 2803 00d0 0F4A     		ldr	r2, .L252+44
1554:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2804              		.loc 1 1554 15 view .LVU936
 2805 00d2 0344     		add	r3, r3, r0
1554:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2806              		.loc 1 1554 14 view .LVU937
 2807 00d4 9342     		cmp	r3, r2
 2808 00d6 E5D8     		bhi	.L221
1555:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 2809              		.loc 1 1555 9 is_stmt 1 view .LVU938
1555:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 2810              		.loc 1 1555 13 is_stmt 0 view .LVU939
 2811 00d8 44F00404 		orr	r4, r4, #4
 2812              	.LVL175:
1555:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 2813              		.loc 1 1555 13 view .LVU940
 2814 00dc A0E7     		b	.L219
 2815              	.L222:
1557:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 2816              		.loc 1 1557 9 is_stmt 1 view .LVU941
1557:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 2817              		.loc 1 1557 13 is_stmt 0 view .LVU942
 2818 00de 44F01004 		orr	r4, r4, #16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 127


 2819              	.LVL176:
1557:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 2820              		.loc 1 1557 13 view .LVU943
 2821 00e2 9DE7     		b	.L219
 2822              	.L253:
 2823              		.align	2
 2824              	.L252:
 2825 00e4 00800240 		.word	1073905664
 2826 00e8 00D3CEFE 		.word	-20000000
 2827 00ec C0E1E400 		.word	15000000
 2828 00f0 FFFF0400 		.word	327679
 2829 00f4 802E0FF7 		.word	-150000000
 2830 00f8 804A5D05 		.word	90000000
 2831 00fc 40F1E9FD 		.word	-35000000
 2832 0100 3F787D01 		.word	24999999
 2833 0104 00796CFC 		.word	-60000000
 2834 0108 005A6202 		.word	40000000
 2835 010c 001F0AFA 		.word	-100000000
 2836 0110 7FF0FA02 		.word	49999999
 2837              		.cfi_endproc
 2838              	.LFE145:
 2840              		.section	.text.enet_init,"ax",%progbits
 2841              		.align	1
 2842              		.p2align 2,,3
 2843              		.global	enet_init
 2844              		.syntax unified
 2845              		.thumb
 2846              		.thumb_func
 2848              	enet_init:
 2849              	.LVL177:
 2850              	.LFB118:
 338:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2851              		.loc 1 338 1 is_stmt 1 view -0
 2852              		.cfi_startproc
 2853              		@ args = 0, pretend = 0, frame = 8
 2854              		@ frame_needed = 0, uses_anonymous_args = 0
 339:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t media_temp = 0U;
 2855              		.loc 1 339 5 view .LVU945
 340:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 2856              		.loc 1 340 5 view .LVU946
 341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 2857              		.loc 1 341 5 view .LVU947
 342:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 2858              		.loc 1 342 5 view .LVU948
 343:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2859              		.loc 1 343 5 view .LVU949
 346:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2860              		.loc 1 346 5 view .LVU950
 338:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2861              		.loc 1 338 1 is_stmt 0 view .LVU951
 2862 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2863              	.LCFI23:
 2864              		.cfi_def_cfa_offset 20
 2865              		.cfi_offset 4, -20
 2866              		.cfi_offset 5, -16
 2867              		.cfi_offset 6, -12
 2868              		.cfi_offset 7, -8
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 128


 2869              		.cfi_offset 14, -4
 2870 0002 83B0     		sub	sp, sp, #12
 2871              	.LCFI24:
 2872              		.cfi_def_cfa_offset 32
 338:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2873              		.loc 1 338 1 view .LVU952
 2874 0004 0646     		mov	r6, r0
 2875 0006 0C46     		mov	r4, r1
 2876 0008 1546     		mov	r5, r2
 346:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2877              		.loc 1 346 17 view .LVU953
 2878 000a FFF7FEFF 		bl	enet_phy_config
 2879              	.LVL178:
 346:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2880              		.loc 1 346 7 view .LVU954
 2881 000e 78B9     		cbnz	r0, .L260
 347:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(ERROR == enet_phy_config()) {
 2882              		.loc 1 347 9 is_stmt 1 view .LVU955
 2883              	.LVL179:
 2884              	.LBB134:
 2885              	.LBI134:
3503:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 2886              		.loc 1 3503 13 view .LVU956
 2887              	.LBB135:
3505:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2888              		.loc 1 3505 5 view .LVU957
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2889              		.loc 1 3507 20 is_stmt 0 view .LVU958
 2890 0010 954B     		ldr	r3, .L384
3505:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2891              		.loc 1 3505 19 view .LVU959
 2892 0012 0090     		str	r0, [sp]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2893              		.loc 1 3507 5 is_stmt 1 view .LVU960
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2894              		.loc 1 3507 20 is_stmt 0 view .LVU961
 2895 0014 0093     		str	r3, [sp]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2896              		.loc 1 3507 30 is_stmt 1 view .LVU962
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2897              		.loc 1 3507 41 is_stmt 0 view .LVU963
 2898 0016 009B     		ldr	r3, [sp]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2899              		.loc 1 3507 5 view .LVU964
 2900 0018 2BB1     		cbz	r3, .L261
 2901              	.L258:
 2902              		.loc 1 3508 5 is_stmt 1 view .LVU965
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2903              		.loc 1 3507 48 view .LVU966
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2904              		.loc 1 3507 58 is_stmt 0 view .LVU967
 2905 001a 009B     		ldr	r3, [sp]
 2906 001c 013B     		subs	r3, r3, #1
 2907 001e 0093     		str	r3, [sp]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2908              		.loc 1 3507 30 is_stmt 1 view .LVU968
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 129


 2909              		.loc 1 3507 41 is_stmt 0 view .LVU969
 2910 0020 009B     		ldr	r3, [sp]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2911              		.loc 1 3507 5 view .LVU970
 2912 0022 002B     		cmp	r3, #0
 2913 0024 F9D1     		bne	.L258
 2914              	.L261:
 2915              	.LVL180:
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 2916              		.loc 1 3507 5 view .LVU971
 2917              	.LBE135:
 2918              	.LBE134:
 348:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 2919              		.loc 1 348 9 is_stmt 1 view .LVU972
 348:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 2920              		.loc 1 348 21 is_stmt 0 view .LVU973
 2921 0026 FFF7FEFF 		bl	enet_phy_config
 2922              	.LVL181:
 348:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 2923              		.loc 1 348 11 view .LVU974
 2924 002a 0028     		cmp	r0, #0
 2925 002c 00F04F81 		beq	.L259
 2926              	.L260:
 353:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2927              		.loc 1 353 5 is_stmt 1 view .LVU975
 2928              	.LBB136:
 2929              	.LBI136:
3436:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 2930              		.loc 1 3436 13 view .LVU976
 2931              	.LBB137:
3438:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2932              		.loc 1 3438 5 view .LVU977
 2933              	.LVL182:
3442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
 2934              		.loc 1 3442 5 view .LVU978
3442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
 2935              		.loc 1 3442 15 is_stmt 0 view .LVU979
 2936 0030 8E4A     		ldr	r2, .L384+4
3443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
 2937              		.loc 1 3443 15 view .LVU980
 2938 0032 8F4B     		ldr	r3, .L384+8
3442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
 2939              		.loc 1 3442 15 view .LVU981
 2940 0034 1168     		ldr	r1, [r2]
 2941              	.LVL183:
3443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
 2942              		.loc 1 3443 5 is_stmt 1 view .LVU982
3443:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
 2943              		.loc 1 3443 15 is_stmt 0 view .LVU983
 2944 0036 0B40     		ands	r3, r3, r1
 2945              	.LVL184:
3444:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_SPEEDMODE_10M | ENET_MODE_HALFDUPLEX | ENET_LOOPBACKMODE_DISABLE \
 2946              		.loc 1 3444 5 is_stmt 1 view .LVU984
3452:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2947              		.loc 1 3452 5 view .LVU985
3455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
 2948              		.loc 1 3455 19 is_stmt 0 view .LVU986
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 130


 2949 0038 0021     		movs	r1, #0
3452:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2950              		.loc 1 3452 18 view .LVU987
 2951 003a 1360     		str	r3, [r2]
3455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
 2952              		.loc 1 3455 5 is_stmt 1 view .LVU988
3455:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
 2953              		.loc 1 3455 19 is_stmt 0 view .LVU989
 2954 003c 5160     		str	r1, [r2, #4]
3461:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2955              		.loc 1 3461 5 is_stmt 1 view .LVU990
3461:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2956              		.loc 1 3461 18 is_stmt 0 view .LVU991
 2957 003e 9160     		str	r1, [r2, #8]
3463:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2958              		.loc 1 3463 5 is_stmt 1 view .LVU992
3463:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2959              		.loc 1 3463 18 is_stmt 0 view .LVU993
 2960 0040 D160     		str	r1, [r2, #12]
3466:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= MAC_FCTL_MASK;
 2961              		.loc 1 3466 5 is_stmt 1 view .LVU994
3466:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= MAC_FCTL_MASK;
 2962              		.loc 1 3466 15 is_stmt 0 view .LVU995
 2963 0042 9369     		ldr	r3, [r2, #24]
 2964              	.LVL185:
3467:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= MAC_FCTL_PTM(0) | ENET_ZERO_QUANTA_PAUSE_DISABLE \
 2965              		.loc 1 3467 5 is_stmt 1 view .LVU996
 2966              	.LBE137:
 2967              	.LBE136:
 356:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 2968              		.loc 1 356 16 is_stmt 0 view .LVU997
 2969 0044 3046     		mov	r0, r6
 2970              	.LBB139:
 2971              	.LBB138:
3467:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= MAC_FCTL_PTM(0) | ENET_ZERO_QUANTA_PAUSE_DISABLE \
 2972              		.loc 1 3467 15 view .LVU998
 2973 0046 4FF64176 		movw	r6, #65345
 2974 004a 3340     		ands	r3, r3, r6
 2975              	.LVL186:
3468:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_PAUSETIME_MINUS4 | ENET_UNIQUE_PAUSEDETECT \
 2976              		.loc 1 3468 5 is_stmt 1 view .LVU999
3468:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_PAUSETIME_MINUS4 | ENET_UNIQUE_PAUSEDETECT \
 2977              		.loc 1 3468 15 is_stmt 0 view .LVU1000
 2978 004c 43F08003 		orr	r3, r3, #128
 2979              	.LVL187:
3471:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2980              		.loc 1 3471 5 is_stmt 1 view .LVU1001
3478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
 2981              		.loc 1 3478 15 is_stmt 0 view .LVU1002
 2982 0050 884E     		ldr	r6, .L384+12
3471:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2983              		.loc 1 3471 19 view .LVU1003
 2984 0052 9361     		str	r3, [r2, #24]
3474:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2985              		.loc 1 3474 5 is_stmt 1 view .LVU1004
3474:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 2986              		.loc 1 3474 18 is_stmt 0 view .LVU1005
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 131


 2987 0054 D161     		str	r1, [r2, #28]
3478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
 2988              		.loc 1 3478 5 is_stmt 1 view .LVU1006
3478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
 2989              		.loc 1 3478 15 is_stmt 0 view .LVU1007
 2990 0056 B769     		ldr	r7, [r6, #24]
 2991              	.LVL188:
3479:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= ENET_TCPIP_CKSUMERROR_DROP | ENET_RX_MODE_STOREFORWARD \
 2992              		.loc 1 3479 5 is_stmt 1 view .LVU1008
3479:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= ENET_TCPIP_CKSUMERROR_DROP | ENET_RX_MODE_STOREFORWARD \
 2993              		.loc 1 3479 15 is_stmt 0 view .LVU1009
 2994 0058 874B     		ldr	r3, .L384+16
 2995 005a 3B40     		ands	r3, r3, r7
 2996              	.LVL189:
3480:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_FLUSH_RXFRAME_ENABLE | ENET_TX_MODE_STOREFORWARD \
 2997              		.loc 1 3480 5 is_stmt 1 view .LVU1010
3480:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_FLUSH_RXFRAME_ENABLE | ENET_TX_MODE_STOREFORWARD \
 2998              		.loc 1 3480 15 is_stmt 0 view .LVU1011
 2999 005c 43F00873 		orr	r3, r3, #35651584
 3000              	.LVL190:
3484:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3001              		.loc 1 3484 5 is_stmt 1 view .LVU1012
3484:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3002              		.loc 1 3484 18 is_stmt 0 view .LVU1013
 3003 0060 B361     		str	r3, [r6, #24]
3487:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= DMA_BCTL_MASK;
 3004              		.loc 1 3487 5 is_stmt 1 view .LVU1014
3487:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value &= DMA_BCTL_MASK;
 3005              		.loc 1 3487 15 is_stmt 0 view .LVU1015
 3006 0062 3368     		ldr	r3, [r6]
 3007              	.LVL191:
3488:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value = ENET_ADDRESS_ALIGN_ENABLE | ENET_ARBITRATION_RXTX_2_1 \
 3008              		.loc 1 3488 5 is_stmt 1 view .LVU1016
3489:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 | ENET_RXDP_32BEAT | ENET_PGBL_32BEAT | ENET_RXTX_DIFFERENT_PGBL \
 3009              		.loc 1 3489 5 view .LVU1017
3493:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3010              		.loc 1 3493 5 view .LVU1018
3493:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3011              		.loc 1 3493 19 is_stmt 0 view .LVU1019
 3012 0064 854B     		ldr	r3, .L384+20
 3013 0066 3360     		str	r3, [r6]
 3014              	.LVL192:
3493:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3015              		.loc 1 3493 19 view .LVU1020
 3016              	.LBE138:
 3017              	.LBE139:
 356:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 3018              		.loc 1 356 5 is_stmt 1 view .LVU1021
 358:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 3019              		.loc 1 358 5 view .LVU1022
 358:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 3020              		.loc 1 358 7 is_stmt 0 view .LVU1023
 3021 0068 0128     		cmp	r0, #1
 3022 006a 00F03381 		beq	.L377
 408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 3023              		.loc 1 408 9 is_stmt 1 view .LVU1024
 3024              	.LVL193:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 132


 409:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 3025              		.loc 1 409 9 view .LVU1025
 410:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 3026              		.loc 1 410 9 view .LVU1026
 3027              	.LBB140:
 3028              	.LBI140:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 3029              		.loc 1 1595 11 view .LVU1027
 3030              	.LBB141:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 3031              		.loc 1 1597 5 view .LVU1028
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3032              		.loc 1 1598 5 view .LVU1029
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3033              		.loc 1 1599 5 view .LVU1030
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 3034              		.loc 1 1602 5 view .LVU1031
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 3035              		.loc 1 1602 9 is_stmt 0 view .LVU1032
 3036 006e 1369     		ldr	r3, [r2, #16]
 3037              	.LVL194:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3038              		.loc 1 1603 5 is_stmt 1 view .LVU1033
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3039              		.loc 1 1603 9 is_stmt 0 view .LVU1034
 3040 0070 23F47F43 		bic	r3, r3, #65280
 3041              	.LVL195:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3042              		.loc 1 1603 9 view .LVU1035
 3043 0074 23F0C303 		bic	r3, r3, #195
 3044              	.LVL196:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3045              		.loc 1 1604 5 is_stmt 1 view .LVU1036
 3046              	.LBE141:
 3047              	.LBE140:
 408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 3048              		.loc 1 408 64 is_stmt 0 view .LVU1037
 3049 0078 C108     		lsrs	r1, r0, #3
 409:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 3050              		.loc 1 409 65 view .LVU1038
 3051 007a 4608     		lsrs	r6, r0, #1
 3052              	.LBB144:
 3053              	.LBB142:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3054              		.loc 1 1604 9 view .LVU1039
 3055 007c 43F40063 		orr	r3, r3, #2048
 3056              	.LVL197:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3057              		.loc 1 1604 9 view .LVU1040
 3058              	.LBE142:
 3059              	.LBE144:
 408:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 3060              		.loc 1 408 21 view .LVU1041
 3061 0080 01F48071 		and	r1, r1, #256
 409:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 3062              		.loc 1 409 22 view .LVU1042
 3063 0084 06F40056 		and	r6, r6, #8192
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 133


 3064              	.LBB145:
 3065              	.LBB143:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3066              		.loc 1 1604 9 view .LVU1043
 3067 0088 43F00303 		orr	r3, r3, #3
 3068              	.LVL198:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 3069              		.loc 1 1607 5 is_stmt 1 view .LVU1044
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3070              		.loc 1 1608 9 view .LVU1045
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3071              		.loc 1 1608 29 is_stmt 0 view .LVU1046
 3072 008c 3143     		orrs	r1, r1, r6
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3073              		.loc 1 1608 27 view .LVU1047
 3074 008e 5161     		str	r1, [r2, #20]
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3075              		.loc 1 1612 5 is_stmt 1 view .LVU1048
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3076              		.loc 1 1612 22 is_stmt 0 view .LVU1049
 3077 0090 1361     		str	r3, [r2, #16]
 3078 0092 7B4B     		ldr	r3, .L384+24
 3079              	.LVL199:
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3080              		.loc 1 1612 22 view .LVU1050
 3081 0094 01E0     		b	.L277
 3082              	.LVL200:
 3083              	.L378:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3084              		.loc 1 1616 33 view .LVU1051
 3085 0096 013B     		subs	r3, r3, #1
 3086 0098 02D0     		beq	.L276
 3087              	.L277:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 3088              		.loc 1 1613 5 is_stmt 1 view .LVU1052
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3089              		.loc 1 1614 9 view .LVU1053
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3090              		.loc 1 1614 21 is_stmt 0 view .LVU1054
 3091 009a 1169     		ldr	r1, [r2, #16]
 3092              	.LVL201:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 3093              		.loc 1 1615 9 is_stmt 1 view .LVU1055
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3094              		.loc 1 1616 12 view .LVU1056
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3095              		.loc 1 1616 5 is_stmt 0 view .LVU1057
 3096 009c C907     		lsls	r1, r1, #31
 3097              	.LVL202:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3098              		.loc 1 1616 5 view .LVU1058
 3099 009e FAD4     		bmi	.L378
 3100              	.L276:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3101              		.loc 1 1619 5 is_stmt 1 view .LVU1059
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3102              		.loc 1 1619 18 is_stmt 0 view .LVU1060
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 134


 3103 00a0 724B     		ldr	r3, .L384+4
 3104 00a2 1B69     		ldr	r3, [r3, #16]
 3105              	.LVL203:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 3106              		.loc 1 1624 5 is_stmt 1 view .LVU1061
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3107              		.loc 1 1628 5 view .LVU1062
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3108              		.loc 1 1628 5 is_stmt 0 view .LVU1063
 3109              	.LBE143:
 3110              	.LBE145:
 411:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 3111              		.loc 1 411 9 is_stmt 1 view .LVU1064
 411:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 3112              		.loc 1 411 11 is_stmt 0 view .LVU1065
 3113 00a4 DF07     		lsls	r7, r3, #31
 3114 00a6 00F11281 		bmi	.L259
 416:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3115              		.loc 1 416 9 is_stmt 1 view .LVU1066
 3116              	.LVL204:
 3117              	.LBB146:
 3118              	.LBI146:
3503:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 3119              		.loc 1 3503 13 view .LVU1067
 3120              	.LBB147:
3505:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3121              		.loc 1 3505 5 view .LVU1068
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3122              		.loc 1 3507 20 is_stmt 0 view .LVU1069
 3123 00aa 6FF07F43 		mvn	r3, #-16777216
 3124              	.LVL205:
3505:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3125              		.loc 1 3505 19 view .LVU1070
 3126 00ae 0022     		movs	r2, #0
 3127 00b0 0192     		str	r2, [sp, #4]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3128              		.loc 1 3507 5 is_stmt 1 view .LVU1071
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3129              		.loc 1 3507 20 is_stmt 0 view .LVU1072
 3130 00b2 0193     		str	r3, [sp, #4]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3131              		.loc 1 3507 30 is_stmt 1 view .LVU1073
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3132              		.loc 1 3507 41 is_stmt 0 view .LVU1074
 3133 00b4 019B     		ldr	r3, [sp, #4]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3134              		.loc 1 3507 5 view .LVU1075
 3135 00b6 2BB1     		cbz	r3, .L275
 3136              	.L278:
 3137              		.loc 1 3508 5 is_stmt 1 view .LVU1076
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3138              		.loc 1 3507 48 view .LVU1077
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3139              		.loc 1 3507 58 is_stmt 0 view .LVU1078
 3140 00b8 019B     		ldr	r3, [sp, #4]
 3141 00ba 013B     		subs	r3, r3, #1
 3142 00bc 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 135


3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3143              		.loc 1 3507 30 is_stmt 1 view .LVU1079
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3144              		.loc 1 3507 41 is_stmt 0 view .LVU1080
 3145 00be 019B     		ldr	r3, [sp, #4]
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3146              		.loc 1 3507 5 view .LVU1081
 3147 00c0 002B     		cmp	r3, #0
 3148 00c2 F9D1     		bne	.L278
 3149              	.LVL206:
 3150              	.L275:
3507:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3151              		.loc 1 3507 5 view .LVU1082
 3152              	.LBE147:
 3153              	.LBE146:
 419:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 3154              		.loc 1 419 5 is_stmt 1 view .LVU1083
 419:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 3155              		.loc 1 419 15 is_stmt 0 view .LVU1084
 3156 00c4 694A     		ldr	r2, .L384+4
 3157 00c6 1368     		ldr	r3, [r2]
 3158              	.LVL207:
 421:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 3159              		.loc 1 421 5 is_stmt 1 view .LVU1085
 421:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 3160              		.loc 1 421 15 is_stmt 0 view .LVU1086
 3161 00c8 23F4B043 		bic	r3, r3, #22528
 3162              	.LVL208:
 422:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 3163              		.loc 1 422 5 is_stmt 1 view .LVU1087
 422:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 3164              		.loc 1 422 15 is_stmt 0 view .LVU1088
 3165 00cc 1843     		orrs	r0, r0, r3
 3166              	.LVL209:
 423:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3167              		.loc 1 423 5 is_stmt 1 view .LVU1089
 427:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 3168              		.loc 1 427 7 is_stmt 0 view .LVU1090
 3169 00ce 6605     		lsls	r6, r4, #21
 423:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3170              		.loc 1 423 18 view .LVU1091
 3171 00d0 1060     		str	r0, [r2]
 427:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 3172              		.loc 1 427 5 is_stmt 1 view .LVU1092
 427:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 3173              		.loc 1 427 7 is_stmt 0 view .LVU1093
 3174 00d2 0BD5     		bpl	.L279
 428:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3175              		.loc 1 428 9 is_stmt 1 view .LVU1094
 428:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3176              		.loc 1 428 22 is_stmt 0 view .LVU1095
 3177 00d4 1368     		ldr	r3, [r2]
 430:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 3178              		.loc 1 430 19 view .LVU1096
 3179 00d6 6749     		ldr	r1, .L384+12
 428:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3180              		.loc 1 428 22 view .LVU1097
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 136


 3181 00d8 43F48063 		orr	r3, r3, #1024
 3182 00dc 1360     		str	r3, [r2]
 430:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 3183              		.loc 1 430 9 is_stmt 1 view .LVU1098
 430:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 3184              		.loc 1 430 19 is_stmt 0 view .LVU1099
 3185 00de 8A69     		ldr	r2, [r1, #24]
 3186              	.LVL210:
 432:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 3187              		.loc 1 432 9 is_stmt 1 view .LVU1100
 433:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3188              		.loc 1 433 42 is_stmt 0 view .LVU1101
 3189 00e0 04F08063 		and	r3, r4, #67108864
 432:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 3190              		.loc 1 432 19 view .LVU1102
 3191 00e4 22F08062 		bic	r2, r2, #67108864
 3192              	.LVL211:
 433:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3193              		.loc 1 433 9 is_stmt 1 view .LVU1103
 433:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3194              		.loc 1 433 19 is_stmt 0 view .LVU1104
 3195 00e8 1343     		orrs	r3, r3, r2
 3196              	.LVL212:
 434:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3197              		.loc 1 434 9 is_stmt 1 view .LVU1105
 434:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3198              		.loc 1 434 22 is_stmt 0 view .LVU1106
 3199 00ea 8B61     		str	r3, [r1, #24]
 3200              	.LVL213:
 3201              	.L279:
 438:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3202              		.loc 1 438 5 is_stmt 1 view .LVU1107
 438:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3203              		.loc 1 438 19 is_stmt 0 view .LVU1108
 3204 00ec 5F49     		ldr	r1, .L384+4
 442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 3205              		.loc 1 442 31 view .LVU1109
 3206 00ee 654A     		ldr	r2, .L384+28
 438:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3207              		.loc 1 438 19 view .LVU1110
 3208 00f0 4B68     		ldr	r3, [r1, #4]
 3209 00f2 1D43     		orrs	r5, r5, r3
 3210              	.LVL214:
 438:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3211              		.loc 1 438 19 view .LVU1111
 3212 00f4 4D60     		str	r5, [r1, #4]
 442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 3213              		.loc 1 442 5 is_stmt 1 view .LVU1112
 442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 3214              		.loc 1 442 31 is_stmt 0 view .LVU1113
 3215 00f6 1368     		ldr	r3, [r2]
 442:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 3216              		.loc 1 442 7 view .LVU1114
 3217 00f8 D807     		lsls	r0, r3, #31
 3218 00fa 13D5     		bpl	.L280
 443:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3219              		.loc 1 443 9 is_stmt 1 view .LVU1115
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 137


 445:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3220              		.loc 1 445 19 is_stmt 0 view .LVU1116
 3221 00fc 0C68     		ldr	r4, [r1]
 3222              	.LVL215:
 443:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3223              		.loc 1 443 18 view .LVU1117
 3224 00fe 5368     		ldr	r3, [r2, #4]
 3225              	.LVL216:
 445:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3226              		.loc 1 445 9 is_stmt 1 view .LVU1118
 446:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3227              		.loc 1 446 9 view .LVU1119
 448:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 3228              		.loc 1 448 9 view .LVU1120
 449:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3229              		.loc 1 449 14 is_stmt 0 view .LVU1121
 3230 0100 6148     		ldr	r0, .L384+32
 448:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 3231              		.loc 1 448 19 view .LVU1122
 3232 0102 24F00074 		bic	r4, r4, #33554432
 3233              	.LVL217:
 448:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 3234              		.loc 1 448 19 view .LVU1123
 3235 0106 24F08004 		bic	r4, r4, #128
 3236              	.LVL218:
 449:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3237              		.loc 1 449 9 is_stmt 1 view .LVU1124
 450:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3238              		.loc 1 450 9 view .LVU1125
 449:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3239              		.loc 1 449 14 is_stmt 0 view .LVU1126
 3240 010a 1840     		ands	r0, r0, r3
 3241              	.LVL219:
 450:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3242              		.loc 1 450 19 view .LVU1127
 3243 010c 2043     		orrs	r0, r0, r4
 3244              	.LVL220:
 451:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3245              		.loc 1 451 9 is_stmt 1 view .LVU1128
 453:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3246              		.loc 1 453 19 is_stmt 0 view .LVU1129
 3247 010e 594C     		ldr	r4, .L384+12
 451:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3248              		.loc 1 451 22 view .LVU1130
 3249 0110 0860     		str	r0, [r1]
 453:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3250              		.loc 1 453 9 is_stmt 1 view .LVU1131
 453:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3251              		.loc 1 453 19 is_stmt 0 view .LVU1132
 3252 0112 A169     		ldr	r1, [r4, #24]
 3253              	.LVL221:
 454:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 3254              		.loc 1 454 9 is_stmt 1 view .LVU1133
 456:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 3255              		.loc 1 456 9 view .LVU1134
 458:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3256              		.loc 1 458 28 is_stmt 0 view .LVU1135
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 138


 3257 0114 9B08     		lsrs	r3, r3, #2
 3258              	.LVL222:
 456:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 3259              		.loc 1 456 19 view .LVU1136
 3260 0116 21F0C001 		bic	r1, r1, #192
 3261              	.LVL223:
 457:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 2);
 3262              		.loc 1 457 9 is_stmt 1 view .LVU1137
 458:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3263              		.loc 1 458 9 view .LVU1138
 458:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3264              		.loc 1 458 28 is_stmt 0 view .LVU1139
 3265 011a 03F0C003 		and	r3, r3, #192
 458:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3266              		.loc 1 458 19 view .LVU1140
 3267 011e 0B43     		orrs	r3, r3, r1
 3268              	.LVL224:
 459:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3269              		.loc 1 459 9 is_stmt 1 view .LVU1141
 459:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3270              		.loc 1 459 22 is_stmt 0 view .LVU1142
 3271 0120 A361     		str	r3, [r4, #24]
 463:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 3272              		.loc 1 463 31 view .LVU1143
 3273 0122 1368     		ldr	r3, [r2]
 3274              	.LVL225:
 3275              	.L280:
 463:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 3276              		.loc 1 463 5 is_stmt 1 view .LVU1144
 463:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 3277              		.loc 1 463 7 is_stmt 0 view .LVU1145
 3278 0124 9F07     		lsls	r7, r3, #30
 3279 0126 09D5     		bpl	.L281
 464:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3280              		.loc 1 464 9 is_stmt 1 view .LVU1146
 3281              	.LVL226:
 466:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3282              		.loc 1 466 9 view .LVU1147
 466:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3283              		.loc 1 466 19 is_stmt 0 view .LVU1148
 3284 0128 5249     		ldr	r1, .L384+12
 470:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3285              		.loc 1 470 19 view .LVU1149
 3286 012a 9068     		ldr	r0, [r2, #8]
 466:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3287              		.loc 1 466 19 view .LVU1150
 3288 012c 0B68     		ldr	r3, [r1]
 3289              	.LVL227:
 468:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 3290              		.loc 1 468 9 is_stmt 1 view .LVU1151
 468:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 3291              		.loc 1 468 19 is_stmt 0 view .LVU1152
 3292 012e 23F0E063 		bic	r3, r3, #117440512
 3293              	.LVL228:
 468:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 3294              		.loc 1 468 19 view .LVU1153
 3295 0132 23F48033 		bic	r3, r3, #65536
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 139


 3296              	.LVL229:
 470:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3297              		.loc 1 470 9 is_stmt 1 view .LVU1154
 470:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3298              		.loc 1 470 19 is_stmt 0 view .LVU1155
 3299 0136 0343     		orrs	r3, r3, r0
 3300              	.LVL230:
 471:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3301              		.loc 1 471 9 is_stmt 1 view .LVU1156
 471:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3302              		.loc 1 471 23 is_stmt 0 view .LVU1157
 3303 0138 0B60     		str	r3, [r1]
 475:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 3304              		.loc 1 475 31 view .LVU1158
 3305 013a 1368     		ldr	r3, [r2]
 3306              	.LVL231:
 3307              	.L281:
 475:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 3308              		.loc 1 475 5 is_stmt 1 view .LVU1159
 475:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 3309              		.loc 1 475 7 is_stmt 0 view .LVU1160
 3310 013c 5E07     		lsls	r6, r3, #29
 3311 013e 09D5     		bpl	.L282
 476:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3312              		.loc 1 476 9 is_stmt 1 view .LVU1161
 3313              	.LVL232:
 478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3314              		.loc 1 478 9 view .LVU1162
 478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3315              		.loc 1 478 19 is_stmt 0 view .LVU1163
 3316 0140 4C49     		ldr	r1, .L384+12
 481:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3317              		.loc 1 481 19 view .LVU1164
 3318 0142 D068     		ldr	r0, [r2, #12]
 478:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3319              		.loc 1 478 19 view .LVU1165
 3320 0144 0B68     		ldr	r3, [r1]
 3321              	.LVL233:
 480:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3322              		.loc 1 480 9 is_stmt 1 view .LVU1166
 480:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3323              		.loc 1 480 19 is_stmt 0 view .LVU1167
 3324 0146 23F47E03 		bic	r3, r3, #16646144
 3325              	.LVL234:
 480:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3326              		.loc 1 480 19 view .LVU1168
 3327 014a 23F47C53 		bic	r3, r3, #16128
 3328              	.LVL235:
 481:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3329              		.loc 1 481 9 is_stmt 1 view .LVU1169
 481:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3330              		.loc 1 481 19 is_stmt 0 view .LVU1170
 3331 014e 0343     		orrs	r3, r3, r0
 3332              	.LVL236:
 482:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3333              		.loc 1 482 9 is_stmt 1 view .LVU1171
 482:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 140


 3334              		.loc 1 482 23 is_stmt 0 view .LVU1172
 3335 0150 0B60     		str	r3, [r1]
 486:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 3336              		.loc 1 486 31 view .LVU1173
 3337 0152 1368     		ldr	r3, [r2]
 3338              	.LVL237:
 3339              	.L282:
 486:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 3340              		.loc 1 486 5 is_stmt 1 view .LVU1174
 486:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 3341              		.loc 1 486 7 is_stmt 0 view .LVU1175
 3342 0154 1D07     		lsls	r5, r3, #28
 3343 0156 09D5     		bpl	.L283
 487:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3344              		.loc 1 487 9 is_stmt 1 view .LVU1176
 3345              	.LVL238:
 489:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3346              		.loc 1 489 9 view .LVU1177
 489:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3347              		.loc 1 489 19 is_stmt 0 view .LVU1178
 3348 0158 4649     		ldr	r1, .L384+12
 492:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3349              		.loc 1 492 19 view .LVU1179
 3350 015a 1069     		ldr	r0, [r2, #16]
 489:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3351              		.loc 1 489 19 view .LVU1180
 3352 015c 0B68     		ldr	r3, [r1]
 3353              	.LVL239:
 491:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3354              		.loc 1 491 9 is_stmt 1 view .LVU1181
 491:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3355              		.loc 1 491 19 is_stmt 0 view .LVU1182
 3356 015e 23F44043 		bic	r3, r3, #49152
 3357              	.LVL240:
 491:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3358              		.loc 1 491 19 view .LVU1183
 3359 0162 23F00203 		bic	r3, r3, #2
 3360              	.LVL241:
 492:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3361              		.loc 1 492 9 is_stmt 1 view .LVU1184
 492:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3362              		.loc 1 492 19 is_stmt 0 view .LVU1185
 3363 0166 0343     		orrs	r3, r3, r0
 3364              	.LVL242:
 493:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3365              		.loc 1 493 9 is_stmt 1 view .LVU1186
 493:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3366              		.loc 1 493 23 is_stmt 0 view .LVU1187
 3367 0168 0B60     		str	r3, [r1]
 497:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 3368              		.loc 1 497 31 view .LVU1188
 3369 016a 1368     		ldr	r3, [r2]
 3370              	.LVL243:
 3371              	.L283:
 497:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 3372              		.loc 1 497 5 is_stmt 1 view .LVU1189
 497:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 141


 3373              		.loc 1 497 7 is_stmt 0 view .LVU1190
 3374 016c DC06     		lsls	r4, r3, #27
 3375 016e 07D5     		bpl	.L284
 498:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3376              		.loc 1 498 9 is_stmt 1 view .LVU1191
 3377              	.LVL244:
 500:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 3378              		.loc 1 500 9 view .LVU1192
 500:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 3379              		.loc 1 500 19 is_stmt 0 view .LVU1193
 3380 0170 4049     		ldr	r1, .L384+12
 502:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3381              		.loc 1 502 19 view .LVU1194
 3382 0172 464B     		ldr	r3, .L384+36
 500:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 3383              		.loc 1 500 19 view .LVU1195
 3384 0174 8C69     		ldr	r4, [r1, #24]
 3385              	.LVL245:
 502:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3386              		.loc 1 502 9 is_stmt 1 view .LVU1196
 503:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3387              		.loc 1 503 19 is_stmt 0 view .LVU1197
 3388 0176 5069     		ldr	r0, [r2, #20]
 502:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3389              		.loc 1 502 19 view .LVU1198
 3390 0178 2340     		ands	r3, r3, r4
 3391              	.LVL246:
 503:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3392              		.loc 1 503 9 is_stmt 1 view .LVU1199
 503:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3393              		.loc 1 503 19 is_stmt 0 view .LVU1200
 3394 017a 0343     		orrs	r3, r3, r0
 3395              	.LVL247:
 504:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3396              		.loc 1 504 9 is_stmt 1 view .LVU1201
 504:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3397              		.loc 1 504 22 is_stmt 0 view .LVU1202
 3398 017c 8B61     		str	r3, [r1, #24]
 508:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 3399              		.loc 1 508 31 view .LVU1203
 3400 017e 1368     		ldr	r3, [r2]
 3401              	.LVL248:
 3402              	.L284:
 508:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 3403              		.loc 1 508 5 is_stmt 1 view .LVU1204
 508:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 3404              		.loc 1 508 7 is_stmt 0 view .LVU1205
 3405 0180 9806     		lsls	r0, r3, #26
 3406 0182 12D5     		bpl	.L285
 509:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3407              		.loc 1 509 9 is_stmt 1 view .LVU1206
 511:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3408              		.loc 1 511 19 is_stmt 0 view .LVU1207
 3409 0184 3B4C     		ldr	r4, .L384+12
 509:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3410              		.loc 1 509 18 view .LVU1208
 3411 0186 9369     		ldr	r3, [r2, #24]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 142


 3412              	.LVL249:
 511:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3413              		.loc 1 511 9 is_stmt 1 view .LVU1209
 511:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3414              		.loc 1 511 19 is_stmt 0 view .LVU1210
 3415 0188 A069     		ldr	r0, [r4, #24]
 3416              	.LVL250:
 512:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 3417              		.loc 1 512 9 is_stmt 1 view .LVU1211
 514:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 3418              		.loc 1 514 9 view .LVU1212
 515:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3419              		.loc 1 515 14 is_stmt 0 view .LVU1213
 3420 018a 4149     		ldr	r1, .L384+40
 514:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 3421              		.loc 1 514 19 view .LVU1214
 3422 018c 20F08070 		bic	r0, r0, #16777216
 3423              	.LVL251:
 515:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3424              		.loc 1 515 14 view .LVU1215
 3425 0190 1940     		ands	r1, r1, r3
 514:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 3426              		.loc 1 514 19 view .LVU1216
 3427 0192 20F00400 		bic	r0, r0, #4
 3428              	.LVL252:
 515:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3429              		.loc 1 515 9 is_stmt 1 view .LVU1217
 516:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3430              		.loc 1 516 9 view .LVU1218
 516:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 3431              		.loc 1 516 19 is_stmt 0 view .LVU1219
 3432 0196 0143     		orrs	r1, r1, r0
 3433              	.LVL253:
 517:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3434              		.loc 1 517 9 is_stmt 1 view .LVU1220
 517:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3435              		.loc 1 517 22 is_stmt 0 view .LVU1221
 3436 0198 A161     		str	r1, [r4, #24]
 519:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3437              		.loc 1 519 9 is_stmt 1 view .LVU1222
 519:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3438              		.loc 1 519 19 is_stmt 0 view .LVU1223
 3439 019a 2168     		ldr	r1, [r4]
 3440              	.LVL254:
 520:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 3441              		.loc 1 520 9 is_stmt 1 view .LVU1224
 522:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 3442              		.loc 1 522 9 view .LVU1225
 523:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 3443              		.loc 1 523 14 is_stmt 0 view .LVU1226
 3444 019c 03F08003 		and	r3, r3, #128
 3445              	.LVL255:
 522:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 3446              		.loc 1 522 19 view .LVU1227
 3447 01a0 21F08001 		bic	r1, r1, #128
 3448              	.LVL256:
 523:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= temp;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 143


 3449              		.loc 1 523 9 is_stmt 1 view .LVU1228
 524:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3450              		.loc 1 524 9 view .LVU1229
 524:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 3451              		.loc 1 524 19 is_stmt 0 view .LVU1230
 3452 01a4 0B43     		orrs	r3, r3, r1
 3453              	.LVL257:
 525:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3454              		.loc 1 525 9 is_stmt 1 view .LVU1231
 525:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3455              		.loc 1 525 23 is_stmt 0 view .LVU1232
 3456 01a6 2360     		str	r3, [r4]
 529:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 3457              		.loc 1 529 31 view .LVU1233
 3458 01a8 1368     		ldr	r3, [r2]
 3459              	.LVL258:
 3460              	.L285:
 529:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 3461              		.loc 1 529 5 is_stmt 1 view .LVU1234
 529:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 3462              		.loc 1 529 7 is_stmt 0 view .LVU1235
 3463 01aa 5906     		lsls	r1, r3, #25
 3464 01ac 07D5     		bpl	.L286
 530:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3465              		.loc 1 530 9 is_stmt 1 view .LVU1236
 3466              	.LVL259:
 532:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 3467              		.loc 1 532 9 view .LVU1237
 532:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 3468              		.loc 1 532 19 is_stmt 0 view .LVU1238
 3469 01ae 2F49     		ldr	r1, .L384+4
 535:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 3470              		.loc 1 535 19 view .LVU1239
 3471 01b0 D069     		ldr	r0, [r2, #28]
 532:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 3472              		.loc 1 532 19 view .LVU1240
 3473 01b2 CB69     		ldr	r3, [r1, #28]
 3474              	.LVL260:
 534:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3475              		.loc 1 534 9 is_stmt 1 view .LVU1241
 534:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3476              		.loc 1 534 19 is_stmt 0 view .LVU1242
 3477 01b4 5B0C     		lsrs	r3, r3, #17
 3478              	.LVL261:
 534:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3479              		.loc 1 534 19 view .LVU1243
 3480 01b6 5B04     		lsls	r3, r3, #17
 3481              	.LVL262:
 535:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 3482              		.loc 1 535 9 is_stmt 1 view .LVU1244
 535:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 3483              		.loc 1 535 19 is_stmt 0 view .LVU1245
 3484 01b8 0343     		orrs	r3, r3, r0
 3485              	.LVL263:
 536:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3486              		.loc 1 536 9 is_stmt 1 view .LVU1246
 536:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 144


 3487              		.loc 1 536 22 is_stmt 0 view .LVU1247
 3488 01ba CB61     		str	r3, [r1, #28]
 540:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 3489              		.loc 1 540 31 view .LVU1248
 3490 01bc 1368     		ldr	r3, [r2]
 3491              	.LVL264:
 3492              	.L286:
 540:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 3493              		.loc 1 540 5 is_stmt 1 view .LVU1249
 540:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 3494              		.loc 1 540 7 is_stmt 0 view .LVU1250
 3495 01be 1F06     		lsls	r7, r3, #24
 3496 01c0 17D5     		bpl	.L287
 541:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3497              		.loc 1 541 9 is_stmt 1 view .LVU1251
 543:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3498              		.loc 1 543 19 is_stmt 0 view .LVU1252
 3499 01c2 2A4C     		ldr	r4, .L384+4
 541:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3500              		.loc 1 541 18 view .LVU1253
 3501 01c4 136A     		ldr	r3, [r2, #32]
 3502              	.LVL265:
 543:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3503              		.loc 1 543 9 is_stmt 1 view .LVU1254
 543:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3504              		.loc 1 543 19 is_stmt 0 view .LVU1255
 3505 01c6 A169     		ldr	r1, [r4, #24]
 3506              	.LVL266:
 544:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTL register */
 3507              		.loc 1 544 9 is_stmt 1 view .LVU1256
 546:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 3508              		.loc 1 546 9 view .LVU1257
 546:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 3509              		.loc 1 546 19 is_stmt 0 view .LVU1258
 3510 01c8 4FF64170 		movw	r0, #65345
 3511 01cc 0840     		ands	r0, r0, r1
 3512              	.LVL267:
 548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 3513              		.loc 1 548 9 is_stmt 1 view .LVU1259
 550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 3514              		.loc 1 550 9 view .LVU1260
 548:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 3515              		.loc 1 548 14 is_stmt 0 view .LVU1261
 3516 01ce 23F47F41 		bic	r1, r3, #65280
 3517 01d2 21F04101 		bic	r1, r1, #65
 550:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 3518              		.loc 1 550 19 view .LVU1262
 3519 01d6 0143     		orrs	r1, r1, r0
 3520              	.LVL268:
 551:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3521              		.loc 1 551 9 is_stmt 1 view .LVU1263
 553:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3522              		.loc 1 553 19 is_stmt 0 view .LVU1264
 3523 01d8 2648     		ldr	r0, .L384+12
 551:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3524              		.loc 1 551 23 view .LVU1265
 3525 01da A161     		str	r1, [r4, #24]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 145


 553:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3526              		.loc 1 553 9 is_stmt 1 view .LVU1266
 553:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 3527              		.loc 1 553 19 is_stmt 0 view .LVU1267
 3528 01dc D0F88010 		ldr	r1, [r0, #128]
 3529              	.LVL269:
 554:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTH register */
 3530              		.loc 1 554 9 is_stmt 1 view .LVU1268
 556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 3531              		.loc 1 556 9 view .LVU1269
 558:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3532              		.loc 1 558 28 is_stmt 0 view .LVU1270
 3533 01e0 1B0A     		lsrs	r3, r3, #8
 3534              	.LVL270:
 556:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 3535              		.loc 1 556 19 view .LVU1271
 3536 01e2 21F07701 		bic	r1, r1, #119
 3537              	.LVL271:
 557:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 8);
 3538              		.loc 1 557 9 is_stmt 1 view .LVU1272
 558:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3539              		.loc 1 558 9 view .LVU1273
 558:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3540              		.loc 1 558 28 is_stmt 0 view .LVU1274
 3541 01e6 03F07703 		and	r3, r3, #119
 558:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3542              		.loc 1 558 19 view .LVU1275
 3543 01ea 0B43     		orrs	r3, r3, r1
 3544              	.LVL272:
 559:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3545              		.loc 1 559 9 is_stmt 1 view .LVU1276
 559:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3546              		.loc 1 559 23 is_stmt 0 view .LVU1277
 3547 01ec C0F88030 		str	r3, [r0, #128]
 563:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 3548              		.loc 1 563 31 view .LVU1278
 3549 01f0 1368     		ldr	r3, [r2]
 3550              	.LVL273:
 3551              	.L287:
 563:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 3552              		.loc 1 563 5 is_stmt 1 view .LVU1279
 563:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 3553              		.loc 1 563 7 is_stmt 0 view .LVU1280
 3554 01f2 DE05     		lsls	r6, r3, #23
 3555 01f4 03D5     		bpl	.L288
 564:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3556              		.loc 1 564 9 is_stmt 1 view .LVU1281
 564:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3557              		.loc 1 564 22 is_stmt 0 view .LVU1282
 3558 01f6 1D4B     		ldr	r3, .L384+4
 564:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3559              		.loc 1 564 37 view .LVU1283
 3560 01f8 516A     		ldr	r1, [r2, #36]
 564:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3561              		.loc 1 564 22 view .LVU1284
 3562 01fa 9960     		str	r1, [r3, #8]
 568:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 146


 3563              		.loc 1 568 31 view .LVU1285
 3564 01fc 1368     		ldr	r3, [r2]
 3565              	.L288:
 568:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 3566              		.loc 1 568 5 is_stmt 1 view .LVU1286
 568:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 3567              		.loc 1 568 7 is_stmt 0 view .LVU1287
 3568 01fe 9D05     		lsls	r5, r3, #22
 3569 0200 03D5     		bpl	.L289
 569:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3570              		.loc 1 569 9 is_stmt 1 view .LVU1288
 569:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3571              		.loc 1 569 22 is_stmt 0 view .LVU1289
 3572 0202 1A4B     		ldr	r3, .L384+4
 569:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3573              		.loc 1 569 37 view .LVU1290
 3574 0204 916A     		ldr	r1, [r2, #40]
 569:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3575              		.loc 1 569 22 view .LVU1291
 3576 0206 D960     		str	r1, [r3, #12]
 573:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 3577              		.loc 1 573 31 view .LVU1292
 3578 0208 1368     		ldr	r3, [r2]
 3579              	.L289:
 573:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 3580              		.loc 1 573 5 is_stmt 1 view .LVU1293
 573:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 3581              		.loc 1 573 7 is_stmt 0 view .LVU1294
 3582 020a 5C05     		lsls	r4, r3, #21
 3583 020c 09D5     		bpl	.L290
 574:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3584              		.loc 1 574 9 is_stmt 1 view .LVU1295
 3585              	.LVL274:
 576:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 3586              		.loc 1 576 9 view .LVU1296
 576:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 3587              		.loc 1 576 19 is_stmt 0 view .LVU1297
 3588 020e 1749     		ldr	r1, .L384+4
 581:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 3589              		.loc 1 581 19 view .LVU1298
 3590 0210 D06A     		ldr	r0, [r2, #44]
 576:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 3591              		.loc 1 576 19 view .LVU1299
 3592 0212 4B68     		ldr	r3, [r1, #4]
 3593              	.LVL275:
 578:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 3594              		.loc 1 578 9 is_stmt 1 view .LVU1300
 578:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 3595              		.loc 1 578 19 is_stmt 0 view .LVU1301
 3596 0214 23F4FB63 		bic	r3, r3, #2008
 3597              	.LVL276:
 578:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 3598              		.loc 1 578 19 view .LVU1302
 3599 0218 23F00603 		bic	r3, r3, #6
 3600              	.LVL277:
 581:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 3601              		.loc 1 581 9 is_stmt 1 view .LVU1303
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 147


 581:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 3602              		.loc 1 581 19 is_stmt 0 view .LVU1304
 3603 021c 0343     		orrs	r3, r3, r0
 3604              	.LVL278:
 582:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3605              		.loc 1 582 9 is_stmt 1 view .LVU1305
 582:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3606              		.loc 1 582 23 is_stmt 0 view .LVU1306
 3607 021e 4B60     		str	r3, [r1, #4]
 586:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 3608              		.loc 1 586 31 view .LVU1307
 3609 0220 1368     		ldr	r3, [r2]
 3610              	.LVL279:
 3611              	.L290:
 586:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 3612              		.loc 1 586 5 is_stmt 1 view .LVU1308
 586:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 3613              		.loc 1 586 7 is_stmt 0 view .LVU1309
 3614 0222 1805     		lsls	r0, r3, #20
 3615 0224 09D5     		bpl	.L291
 587:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3616              		.loc 1 587 9 is_stmt 1 view .LVU1310
 3617              	.LVL280:
 589:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3618              		.loc 1 589 9 view .LVU1311
 589:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3619              		.loc 1 589 19 is_stmt 0 view .LVU1312
 3620 0226 1149     		ldr	r1, .L384+4
 593:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3621              		.loc 1 593 19 view .LVU1313
 3622 0228 106B     		ldr	r0, [r2, #48]
 589:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3623              		.loc 1 589 19 view .LVU1314
 3624 022a 0B68     		ldr	r3, [r1]
 3625              	.LVL281:
 591:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 3626              		.loc 1 591 9 is_stmt 1 view .LVU1315
 591:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 3627              		.loc 1 591 19 is_stmt 0 view .LVU1316
 3628 022c 23F49133 		bic	r3, r3, #74240
 3629              	.LVL282:
 591:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 3630              		.loc 1 591 19 view .LVU1317
 3631 0230 23F07003 		bic	r3, r3, #112
 3632              	.LVL283:
 593:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3633              		.loc 1 593 9 is_stmt 1 view .LVU1318
 593:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3634              		.loc 1 593 19 is_stmt 0 view .LVU1319
 3635 0234 0343     		orrs	r3, r3, r0
 3636              	.LVL284:
 594:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3637              		.loc 1 594 9 is_stmt 1 view .LVU1320
 594:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3638              		.loc 1 594 22 is_stmt 0 view .LVU1321
 3639 0236 0B60     		str	r3, [r1]
 598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 148


 3640              		.loc 1 598 31 view .LVU1322
 3641 0238 1368     		ldr	r3, [r2]
 3642              	.LVL285:
 3643              	.L291:
 598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 3644              		.loc 1 598 5 is_stmt 1 view .LVU1323
 598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 3645              		.loc 1 598 7 is_stmt 0 view .LVU1324
 3646 023a D904     		lsls	r1, r3, #19
 3647 023c 07D5     		bpl	.L292
 599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3648              		.loc 1 599 9 is_stmt 1 view .LVU1325
 3649              	.LVL286:
 601:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3650              		.loc 1 601 9 view .LVU1326
 601:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3651              		.loc 1 601 19 is_stmt 0 view .LVU1327
 3652 023e 0B49     		ldr	r1, .L384+4
 604:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3653              		.loc 1 604 19 view .LVU1328
 3654 0240 506B     		ldr	r0, [r2, #52]
 601:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3655              		.loc 1 601 19 view .LVU1329
 3656 0242 0B68     		ldr	r3, [r1]
 3657              	.LVL287:
 603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3658              		.loc 1 603 9 is_stmt 1 view .LVU1330
 603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3659              		.loc 1 603 19 is_stmt 0 view .LVU1331
 3660 0244 23F44003 		bic	r3, r3, #12582912
 3661              	.LVL288:
 604:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3662              		.loc 1 604 9 is_stmt 1 view .LVU1332
 604:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3663              		.loc 1 604 19 is_stmt 0 view .LVU1333
 3664 0248 0343     		orrs	r3, r3, r0
 3665              	.LVL289:
 605:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3666              		.loc 1 605 9 is_stmt 1 view .LVU1334
 605:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3667              		.loc 1 605 22 is_stmt 0 view .LVU1335
 3668 024a 0B60     		str	r3, [r1]
 609:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 3669              		.loc 1 609 31 view .LVU1336
 3670 024c 1368     		ldr	r3, [r2]
 3671              	.LVL290:
 3672              	.L292:
 609:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 3673              		.loc 1 609 5 is_stmt 1 view .LVU1337
 609:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 3674              		.loc 1 609 7 is_stmt 0 view .LVU1338
 3675 024e 9B04     		lsls	r3, r3, #18
 3676 0250 5AD5     		bpl	.L295
 610:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3677              		.loc 1 610 9 is_stmt 1 view .LVU1339
 3678              	.LVL291:
 612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 149


 3679              		.loc 1 612 9 view .LVU1340
 612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3680              		.loc 1 612 19 is_stmt 0 view .LVU1341
 3681 0252 0649     		ldr	r1, .L384+4
 615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3682              		.loc 1 615 19 view .LVU1342
 3683 0254 926B     		ldr	r2, [r2, #56]
 612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3684              		.loc 1 612 19 view .LVU1343
 3685 0256 0B68     		ldr	r3, [r1]
 3686              	.LVL292:
 614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3687              		.loc 1 614 9 is_stmt 1 view .LVU1344
 614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3688              		.loc 1 614 19 is_stmt 0 view .LVU1345
 3689 0258 23F46023 		bic	r3, r3, #917504
 3690              	.LVL293:
 615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3691              		.loc 1 615 9 is_stmt 1 view .LVU1346
 620:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3692              		.loc 1 620 12 is_stmt 0 view .LVU1347
 3693 025c 0120     		movs	r0, #1
 615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3694              		.loc 1 615 19 view .LVU1348
 3695 025e 1343     		orrs	r3, r3, r2
 3696              	.LVL294:
 616:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3697              		.loc 1 616 9 is_stmt 1 view .LVU1349
 616:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3698              		.loc 1 616 22 is_stmt 0 view .LVU1350
 3699 0260 0B60     		str	r3, [r1]
 3700              	.LVL295:
 621:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3701              		.loc 1 621 1 view .LVU1351
 3702 0262 03B0     		add	sp, sp, #12
 3703              	.LCFI25:
 3704              		.cfi_remember_state
 3705              		.cfi_def_cfa_offset 20
 3706              		@ sp needed
 3707 0264 F0BD     		pop	{r4, r5, r6, r7, pc}
 3708              	.L385:
 3709 0266 00BF     		.align	2
 3710              	.L384:
 3711 0268 FFFF8F00 		.word	9437183
 3712 026c 00800240 		.word	1073905664
 3713 0270 0F8130FD 		.word	-47152881
 3714 0274 00900240 		.word	1073909760
 3715 0278 233FDEF8 		.word	-119652573
 3716 027c 0060C102 		.word	46227456
 3717 0280 FFFF0400 		.word	327679
 3718 0284 00000000 		.word	.LANCHOR0
 3719 0288 80000002 		.word	33554560
 3720 028c E73FDEFD 		.word	-35766297
 3721 0290 04000001 		.word	16777220
 3722              	.LVL296:
 3723              	.L265:
 3724              	.LCFI26:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 150


 3725              		.cfi_restore_state
 366:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 3726              		.loc 1 366 9 is_stmt 1 view .LVU1352
 366:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 3727              		.loc 1 366 11 is_stmt 0 view .LVU1353
 3728 0294 424B     		ldr	r3, .L386
 3729 0296 9C45     		cmp	ip, r3
 3730 0298 19D0     		beq	.L259
 370:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3731              		.loc 1 370 9 is_stmt 1 view .LVU1354
 3732              	.LVL297:
 373:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 3733              		.loc 1 373 9 view .LVU1355
 374:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 3734              		.loc 1 374 9 view .LVU1356
 3735              	.LBB148:
 3736              	.LBI148:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 3737              		.loc 1 1595 11 view .LVU1357
 3738              	.LBB149:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 3739              		.loc 1 1597 5 view .LVU1358
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3740              		.loc 1 1598 5 view .LVU1359
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3741              		.loc 1 1599 5 view .LVU1360
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 3742              		.loc 1 1602 5 view .LVU1361
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 3743              		.loc 1 1602 9 is_stmt 0 view .LVU1362
 3744 029a 1169     		ldr	r1, [r2, #16]
 3745              	.LVL298:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3746              		.loc 1 1603 5 is_stmt 1 view .LVU1363
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3747              		.loc 1 1603 9 is_stmt 0 view .LVU1364
 3748 029c 21F47F41 		bic	r1, r1, #65280
 3749              	.LVL299:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3750              		.loc 1 1603 9 view .LVU1365
 3751 02a0 21F0C301 		bic	r1, r1, #195
 3752              	.LVL300:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3753              		.loc 1 1604 5 is_stmt 1 view .LVU1366
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3754              		.loc 1 1604 9 is_stmt 0 view .LVU1367
 3755 02a4 41F40061 		orr	r1, r1, #2048
 3756              	.LVL301:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3757              		.loc 1 1604 9 view .LVU1368
 3758 02a8 41F00301 		orr	r1, r1, #3
 3759              	.LVL302:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 3760              		.loc 1 1607 5 is_stmt 1 view .LVU1369
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3761              		.loc 1 1608 9 view .LVU1370
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 151


 3762              		.loc 1 1608 27 is_stmt 0 view .LVU1371
 3763 02ac 4FF48050 		mov	r0, #4096
 3764 02b0 5061     		str	r0, [r2, #20]
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3765              		.loc 1 1612 5 is_stmt 1 view .LVU1372
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3766              		.loc 1 1612 22 is_stmt 0 view .LVU1373
 3767 02b2 1161     		str	r1, [r2, #16]
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3768              		.loc 1 1614 21 view .LVU1374
 3769 02b4 3B49     		ldr	r1, .L386+4
 3770              	.LVL303:
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3771              		.loc 1 1614 21 view .LVU1375
 3772 02b6 01E0     		b	.L267
 3773              	.LVL304:
 3774              	.L379:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3775              		.loc 1 1616 33 view .LVU1376
 3776 02b8 013B     		subs	r3, r3, #1
 3777 02ba 02D0     		beq	.L266
 3778              	.LVL305:
 3779              	.L267:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 3780              		.loc 1 1613 5 is_stmt 1 view .LVU1377
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3781              		.loc 1 1614 9 view .LVU1378
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3782              		.loc 1 1614 21 is_stmt 0 view .LVU1379
 3783 02bc 0A69     		ldr	r2, [r1, #16]
 3784              	.LVL306:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 3785              		.loc 1 1615 9 is_stmt 1 view .LVU1380
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3786              		.loc 1 1616 12 view .LVU1381
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3787              		.loc 1 1616 5 is_stmt 0 view .LVU1382
 3788 02be D007     		lsls	r0, r2, #31
 3789 02c0 FAD4     		bmi	.L379
 3790              	.L266:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3791              		.loc 1 1619 5 is_stmt 1 view .LVU1383
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3792              		.loc 1 1619 18 is_stmt 0 view .LVU1384
 3793 02c2 DFF8E0C0 		ldr	ip, .L386+4
 3794 02c6 DCF81030 		ldr	r3, [ip, #16]
 3795              	.LVL307:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 3796              		.loc 1 1624 5 is_stmt 1 view .LVU1385
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3797              		.loc 1 1628 5 view .LVU1386
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3798              		.loc 1 1628 5 is_stmt 0 view .LVU1387
 3799              	.LBE149:
 3800              	.LBE148:
 375:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 3801              		.loc 1 375 9 is_stmt 1 view .LVU1388
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 152


 375:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 3802              		.loc 1 375 11 is_stmt 0 view .LVU1389
 3803 02ca D907     		lsls	r1, r3, #31
 3804 02cc 1FD5     		bpl	.L380
 3805              	.LVL308:
 3806              	.L259:
 349:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 3807              		.loc 1 349 20 view .LVU1390
 3808 02ce 0020     		movs	r0, #0
 3809              	.LVL309:
 621:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3810              		.loc 1 621 1 view .LVU1391
 3811 02d0 03B0     		add	sp, sp, #12
 3812              	.LCFI27:
 3813              		.cfi_remember_state
 3814              		.cfi_def_cfa_offset 20
 3815              		@ sp needed
 3816 02d2 F0BD     		pop	{r4, r5, r6, r7, pc}
 3817              	.LVL310:
 3818              	.L377:
 3819              	.LCFI28:
 3820              		.cfi_restore_state
 3821              	.LBB150:
 3822              	.LBB151:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3823              		.loc 1 1603 9 view .LVU1392
 3824 02d4 344F     		ldr	r7, .L386+8
 3825              	.LBE151:
 3826              	.LBE150:
 364:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 3827              		.loc 1 364 38 view .LVU1393
 3828 02d6 DFF8C8E0 		ldr	lr, .L386
 341:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 3829              		.loc 1 341 14 view .LVU1394
 3830 02da 8C46     		mov	ip, r1
 3831              	.LBB154:
 3832              	.LBB152:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3833              		.loc 1 1604 9 view .LVU1395
 3834 02dc 40F64106 		movw	r6, #2113
 3835              	.LVL311:
 3836              	.L256:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3837              		.loc 1 1604 9 view .LVU1396
 3838              	.LBE152:
 3839              	.LBE154:
 360:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 3840              		.loc 1 360 9 is_stmt 1 discriminator 2 view .LVU1397
 361:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             phy_value &= PHY_LINKED_STATUS;
 3841              		.loc 1 361 13 discriminator 2 view .LVU1398
 3842              	.LBB155:
 3843              	.LBI150:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 3844              		.loc 1 1595 11 discriminator 2 view .LVU1399
 3845              	.LBB153:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 3846              		.loc 1 1597 5 discriminator 2 view .LVU1400
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 153


1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3847              		.loc 1 1598 5 discriminator 2 view .LVU1401
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3848              		.loc 1 1599 5 discriminator 2 view .LVU1402
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 3849              		.loc 1 1602 5 discriminator 2 view .LVU1403
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 3850              		.loc 1 1602 9 is_stmt 0 discriminator 2 view .LVU1404
 3851 02e0 1169     		ldr	r1, [r2, #16]
 3852              	.LVL312:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3853              		.loc 1 1603 5 is_stmt 1 discriminator 2 view .LVU1405
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3854              		.loc 1 1612 22 is_stmt 0 discriminator 2 view .LVU1406
 3855 02e2 2F4B     		ldr	r3, .L386
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3856              		.loc 1 1603 9 discriminator 2 view .LVU1407
 3857 02e4 3940     		ands	r1, r1, r7
 3858              	.LVL313:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3859              		.loc 1 1604 5 is_stmt 1 discriminator 2 view .LVU1408
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3860              		.loc 1 1604 9 is_stmt 0 discriminator 2 view .LVU1409
 3861 02e6 3143     		orrs	r1, r1, r6
 3862              	.LVL314:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 3863              		.loc 1 1607 5 is_stmt 1 discriminator 2 view .LVU1410
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3864              		.loc 1 1612 5 discriminator 2 view .LVU1411
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3865              		.loc 1 1612 22 is_stmt 0 discriminator 2 view .LVU1412
 3866 02e8 1161     		str	r1, [r2, #16]
 3867 02ea 01E0     		b	.L264
 3868              	.LVL315:
 3869              	.L381:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3870              		.loc 1 1616 33 view .LVU1413
 3871 02ec 013B     		subs	r3, r3, #1
 3872 02ee 02D0     		beq	.L263
 3873              	.LVL316:
 3874              	.L264:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 3875              		.loc 1 1613 5 is_stmt 1 view .LVU1414
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3876              		.loc 1 1614 9 view .LVU1415
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3877              		.loc 1 1614 21 is_stmt 0 view .LVU1416
 3878 02f0 1069     		ldr	r0, [r2, #16]
 3879              	.LVL317:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 3880              		.loc 1 1615 9 is_stmt 1 view .LVU1417
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3881              		.loc 1 1616 12 view .LVU1418
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3882              		.loc 1 1616 5 is_stmt 0 view .LVU1419
 3883 02f2 C107     		lsls	r1, r0, #31
 3884 02f4 FAD4     		bmi	.L381
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 154


 3885              	.L263:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3886              		.loc 1 1619 5 is_stmt 1 view .LVU1420
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3887              		.loc 1 1619 18 is_stmt 0 view .LVU1421
 3888 02f6 1369     		ldr	r3, [r2, #16]
 3889              	.LVL318:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 3890              		.loc 1 1624 5 is_stmt 1 view .LVU1422
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3891              		.loc 1 1625 9 view .LVU1423
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 3892              		.loc 1 1625 29 is_stmt 0 view .LVU1424
 3893 02f8 5369     		ldr	r3, [r2, #20]
 3894              	.LVL319:
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3895              		.loc 1 1628 5 is_stmt 1 view .LVU1425
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3896              		.loc 1 1628 5 is_stmt 0 view .LVU1426
 3897              	.LBE153:
 3898              	.LBE155:
 362:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 3899              		.loc 1 362 13 is_stmt 1 view .LVU1427
 363:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 3900              		.loc 1 363 13 view .LVU1428
 364:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 3901              		.loc 1 364 9 is_stmt 0 view .LVU1429
 3902 02fa 5B07     		lsls	r3, r3, #29
 3903              	.LVL320:
 363:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 3904              		.loc 1 363 20 view .LVU1430
 3905 02fc 0CF1010C 		add	ip, ip, #1
 3906              	.LVL321:
 364:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 3907              		.loc 1 364 16 is_stmt 1 view .LVU1431
 364:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 3908              		.loc 1 364 9 is_stmt 0 view .LVU1432
 3909 0300 C8D4     		bmi	.L265
 364:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 3910              		.loc 1 364 38 discriminator 1 view .LVU1433
 3911 0302 F445     		cmp	ip, lr
 3912 0304 ECD1     		bne	.L256
 3913 0306 E2E7     		b	.L259
 3914              	.LVL322:
 3915              	.L295:
 620:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 3916              		.loc 1 620 12 view .LVU1434
 3917 0308 0120     		movs	r0, #1
 3918              	.LVL323:
 621:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3919              		.loc 1 621 1 view .LVU1435
 3920 030a 03B0     		add	sp, sp, #12
 3921              	.LCFI29:
 3922              		.cfi_remember_state
 3923              		.cfi_def_cfa_offset 20
 3924              		@ sp needed
 3925 030c F0BD     		pop	{r4, r5, r6, r7, pc}
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 155


 3926              	.LVL324:
 3927              	.L380:
 3928              	.LCFI30:
 3929              		.cfi_restore_state
 3930              	.LBB156:
 3931              	.LBB157:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3932              		.loc 1 1603 9 view .LVU1436
 3933 030e 264F     		ldr	r7, .L386+8
 3934              	.LBE157:
 3935              	.LBE156:
 385:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 3936              		.loc 1 385 38 view .LVU1437
 3937 0310 DFF88CE0 		ldr	lr, .L386
 370:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3938              		.loc 1 370 17 view .LVU1438
 3939 0314 0021     		movs	r1, #0
 3940              	.LBB160:
 3941              	.LBB158:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3942              		.loc 1 1604 9 view .LVU1439
 3943 0316 40F64106 		movw	r6, #2113
 3944              	.LVL325:
 3945              	.L271:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3946              		.loc 1 1604 9 view .LVU1440
 3947              	.LBE158:
 3948              	.LBE160:
 381:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 3949              		.loc 1 381 9 is_stmt 1 discriminator 2 view .LVU1441
 382:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             phy_value &= PHY_AUTONEGO_COMPLETE;
 3950              		.loc 1 382 13 discriminator 2 view .LVU1442
 3951              	.LBB161:
 3952              	.LBI156:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 3953              		.loc 1 1595 11 discriminator 2 view .LVU1443
 3954              	.LBB159:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 3955              		.loc 1 1597 5 discriminator 2 view .LVU1444
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3956              		.loc 1 1598 5 discriminator 2 view .LVU1445
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3957              		.loc 1 1599 5 discriminator 2 view .LVU1446
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 3958              		.loc 1 1602 5 discriminator 2 view .LVU1447
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 3959              		.loc 1 1602 9 is_stmt 0 discriminator 2 view .LVU1448
 3960 031a DCF81020 		ldr	r2, [ip, #16]
 3961              	.LVL326:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3962              		.loc 1 1603 5 is_stmt 1 discriminator 2 view .LVU1449
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3963              		.loc 1 1612 22 is_stmt 0 discriminator 2 view .LVU1450
 3964 031e 204B     		ldr	r3, .L386
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 3965              		.loc 1 1603 9 discriminator 2 view .LVU1451
 3966 0320 3A40     		ands	r2, r2, r7
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 156


 3967              	.LVL327:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3968              		.loc 1 1604 5 is_stmt 1 discriminator 2 view .LVU1452
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3969              		.loc 1 1604 9 is_stmt 0 discriminator 2 view .LVU1453
 3970 0322 3243     		orrs	r2, r2, r6
 3971              	.LVL328:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 3972              		.loc 1 1607 5 is_stmt 1 discriminator 2 view .LVU1454
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3973              		.loc 1 1612 5 discriminator 2 view .LVU1455
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 3974              		.loc 1 1612 22 is_stmt 0 discriminator 2 view .LVU1456
 3975 0324 CCF81020 		str	r2, [ip, #16]
 3976 0328 01E0     		b	.L269
 3977              	.LVL329:
 3978              	.L382:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3979              		.loc 1 1616 33 view .LVU1457
 3980 032a 013B     		subs	r3, r3, #1
 3981 032c 03D0     		beq	.L268
 3982              	.LVL330:
 3983              	.L269:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 3984              		.loc 1 1613 5 is_stmt 1 view .LVU1458
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3985              		.loc 1 1614 9 view .LVU1459
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 3986              		.loc 1 1614 21 is_stmt 0 view .LVU1460
 3987 032e DCF81000 		ldr	r0, [ip, #16]
 3988              	.LVL331:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 3989              		.loc 1 1615 9 is_stmt 1 view .LVU1461
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3990              		.loc 1 1616 12 view .LVU1462
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 3991              		.loc 1 1616 5 is_stmt 0 view .LVU1463
 3992 0332 C207     		lsls	r2, r0, #31
 3993 0334 F9D4     		bmi	.L382
 3994              	.L268:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3995              		.loc 1 1619 5 is_stmt 1 view .LVU1464
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3996              		.loc 1 1619 18 is_stmt 0 view .LVU1465
 3997 0336 DCF81030 		ldr	r3, [ip, #16]
 3998              	.LVL332:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 3999              		.loc 1 1624 5 is_stmt 1 view .LVU1466
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4000              		.loc 1 1625 9 view .LVU1467
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4001              		.loc 1 1625 29 is_stmt 0 view .LVU1468
 4002 033a DCF81430 		ldr	r3, [ip, #20]
 4003              	.LVL333:
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4004              		.loc 1 1628 5 is_stmt 1 view .LVU1469
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 157


 4005              		.loc 1 1628 5 is_stmt 0 view .LVU1470
 4006              	.LBE159:
 4007              	.LBE161:
 383:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 4008              		.loc 1 383 13 is_stmt 1 view .LVU1471
 384:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 4009              		.loc 1 384 13 view .LVU1472
 385:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 4010              		.loc 1 385 9 is_stmt 0 view .LVU1473
 4011 033e 9B06     		lsls	r3, r3, #26
 4012              	.LVL334:
 384:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 4013              		.loc 1 384 20 view .LVU1474
 4014 0340 01F10101 		add	r1, r1, #1
 4015              	.LVL335:
 385:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 4016              		.loc 1 385 16 is_stmt 1 view .LVU1475
 385:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 4017              		.loc 1 385 9 is_stmt 0 view .LVU1476
 4018 0344 02D4     		bmi	.L270
 385:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 4019              		.loc 1 385 38 discriminator 1 view .LVU1477
 4020 0346 7145     		cmp	r1, lr
 4021 0348 E7D1     		bne	.L271
 4022 034a C0E7     		b	.L259
 4023              	.L270:
 387:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 4024              		.loc 1 387 9 is_stmt 1 view .LVU1478
 387:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return enet_state;
 4025              		.loc 1 387 11 is_stmt 0 view .LVU1479
 4026 034c 144B     		ldr	r3, .L386
 4027 034e 9942     		cmp	r1, r3
 4028 0350 BDD0     		beq	.L259
 391:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4029              		.loc 1 391 9 is_stmt 1 view .LVU1480
 4030              	.LVL336:
 394:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* configure the duplex mode of MAC following the auto-negotiation result */
 4031              		.loc 1 394 9 view .LVU1481
 4032              	.LBB162:
 4033              	.LBI162:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 4034              		.loc 1 1595 11 view .LVU1482
 4035              	.LBB163:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 4036              		.loc 1 1597 5 view .LVU1483
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 4037              		.loc 1 1598 5 view .LVU1484
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4038              		.loc 1 1599 5 view .LVU1485
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4039              		.loc 1 1602 5 view .LVU1486
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4040              		.loc 1 1602 9 is_stmt 0 view .LVU1487
 4041 0352 DCF81020 		ldr	r2, [ip, #16]
 4042              	.LVL337:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4043              		.loc 1 1603 5 is_stmt 1 view .LVU1488
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 158


1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4044              		.loc 1 1614 21 is_stmt 0 view .LVU1489
 4045 0356 1349     		ldr	r1, .L386+4
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4046              		.loc 1 1603 9 view .LVU1490
 4047 0358 22F47F42 		bic	r2, r2, #65280
 4048              	.LVL338:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4049              		.loc 1 1603 9 view .LVU1491
 4050 035c 22F0C302 		bic	r2, r2, #195
 4051              	.LVL339:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4052              		.loc 1 1604 5 is_stmt 1 view .LVU1492
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4053              		.loc 1 1604 9 is_stmt 0 view .LVU1493
 4054 0360 42F44062 		orr	r2, r2, #3072
 4055              	.LVL340:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4056              		.loc 1 1604 9 view .LVU1494
 4057 0364 42F00102 		orr	r2, r2, #1
 4058              	.LVL341:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 4059              		.loc 1 1607 5 is_stmt 1 view .LVU1495
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4060              		.loc 1 1612 5 view .LVU1496
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4061              		.loc 1 1612 22 is_stmt 0 view .LVU1497
 4062 0368 CCF81020 		str	r2, [ip, #16]
 4063 036c 01E0     		b	.L273
 4064              	.LVL342:
 4065              	.L383:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4066              		.loc 1 1616 33 view .LVU1498
 4067 036e 013B     		subs	r3, r3, #1
 4068 0370 02D0     		beq	.L272
 4069              	.LVL343:
 4070              	.L273:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 4071              		.loc 1 1613 5 is_stmt 1 view .LVU1499
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4072              		.loc 1 1614 9 view .LVU1500
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4073              		.loc 1 1614 21 is_stmt 0 view .LVU1501
 4074 0372 0A69     		ldr	r2, [r1, #16]
 4075              	.LVL344:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 4076              		.loc 1 1615 9 is_stmt 1 view .LVU1502
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4077              		.loc 1 1616 12 view .LVU1503
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4078              		.loc 1 1616 5 is_stmt 0 view .LVU1504
 4079 0374 D607     		lsls	r6, r2, #31
 4080 0376 FAD4     		bmi	.L383
 4081              	.L272:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4082              		.loc 1 1619 5 is_stmt 1 view .LVU1505
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 159


 4083              		.loc 1 1619 18 is_stmt 0 view .LVU1506
 4084 0378 0A4B     		ldr	r3, .L386+4
 4085 037a 1A69     		ldr	r2, [r3, #16]
 4086              	.LVL345:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 4087              		.loc 1 1624 5 is_stmt 1 view .LVU1507
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4088              		.loc 1 1625 9 view .LVU1508
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4089              		.loc 1 1625 29 is_stmt 0 view .LVU1509
 4090 037c 5B69     		ldr	r3, [r3, #20]
 4091              	.LVL346:
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4092              		.loc 1 1628 5 is_stmt 1 view .LVU1510
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4093              		.loc 1 1628 5 is_stmt 0 view .LVU1511
 4094              	.LBE163:
 4095              	.LBE162:
 396:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 4096              		.loc 1 396 9 is_stmt 1 view .LVU1512
 396:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 4097              		.loc 1 396 42 is_stmt 0 view .LVU1513
 4098 037e 03F00402 		and	r2, r3, #4
 396:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 4099              		.loc 1 396 11 view .LVU1514
 4100 0382 002A     		cmp	r2, #0
 4101 0384 15BF     		itete	ne
 4102 0386 4FF49042 		movne	r2, #18432
 4103 038a 4FF48042 		moveq	r2, #16384
 4104 038e 4FF40060 		movne	r0, #2048
 4105 0392 0020     		moveq	r0, #0
 4106              	.LVL347:
 402:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 4107              		.loc 1 402 9 is_stmt 1 view .LVU1515
 405:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 4108              		.loc 1 405 24 is_stmt 0 view .LVU1516
 4109 0394 13F0020F 		tst	r3, #2
 4110 0398 08BF     		it	eq
 4111 039a 1046     		moveq	r0, r2
 4112              	.LVL348:
 405:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 4113              		.loc 1 405 24 view .LVU1517
 4114 039c 92E6     		b	.L275
 4115              	.L387:
 4116 039e 00BF     		.align	2
 4117              	.L386:
 4118 03a0 FFFF0400 		.word	327679
 4119 03a4 00800240 		.word	1073905664
 4120 03a8 3C00FFFF 		.word	-65476
 4121              		.cfi_endproc
 4122              	.LFE118:
 4124              		.section	.text.enet_phy_write_read,"ax",%progbits
 4125              		.align	1
 4126              		.p2align 2,,3
 4127              		.global	enet_phy_write_read
 4128              		.syntax unified
 4129              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 160


 4130              		.thumb_func
 4132              	enet_phy_write_read:
 4133              	.LVL349:
 4134              	.LFB146:
1596:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 4135              		.loc 1 1596 1 is_stmt 1 view -0
 4136              		.cfi_startproc
 4137              		@ args = 0, pretend = 0, frame = 0
 4138              		@ frame_needed = 0, uses_anonymous_args = 0
 4139              		@ link register save eliminated.
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 4140              		.loc 1 1597 5 view .LVU1519
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 4141              		.loc 1 1598 5 view .LVU1520
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4142              		.loc 1 1599 5 view .LVU1521
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4143              		.loc 1 1602 5 view .LVU1522
1596:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 4144              		.loc 1 1596 1 is_stmt 0 view .LVU1523
 4145 0000 30B4     		push	{r4, r5}
 4146              	.LCFI31:
 4147              		.cfi_def_cfa_offset 8
 4148              		.cfi_offset 4, -8
 4149              		.cfi_offset 5, -4
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4150              		.loc 1 1602 9 view .LVU1524
 4151 0002 144C     		ldr	r4, .L399
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4152              		.loc 1 1604 51 view .LVU1525
 4153 0004 C902     		lsls	r1, r1, #11
 4154              	.LVL350:
1596:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 4155              		.loc 1 1596 1 view .LVU1526
 4156 0006 0546     		mov	r5, r0
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4157              		.loc 1 1604 51 view .LVU1527
 4158 0008 88B2     		uxth	r0, r1
 4159              	.LVL351:
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4160              		.loc 1 1602 9 view .LVU1528
 4161 000a 2169     		ldr	r1, [r4, #16]
 4162              	.LVL352:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4163              		.loc 1 1603 5 is_stmt 1 view .LVU1529
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4164              		.loc 1 1604 5 view .LVU1530
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4165              		.loc 1 1604 25 is_stmt 0 view .LVU1531
 4166 000c 9201     		lsls	r2, r2, #6
 4167              	.LVL353:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4168              		.loc 1 1603 9 view .LVU1532
 4169 000e 21F47F41 		bic	r1, r1, #65280
 4170              	.LVL354:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4171              		.loc 1 1603 9 view .LVU1533
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 161


 4172 0012 21F0C301 		bic	r1, r1, #195
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4173              		.loc 1 1604 25 view .LVU1534
 4174 0016 02F4F862 		and	r2, r2, #1984
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4175              		.loc 1 1604 9 view .LVU1535
 4176 001a 0A43     		orrs	r2, r2, r1
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 4177              		.loc 1 1607 7 view .LVU1536
 4178 001c 022D     		cmp	r5, #2
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4179              		.loc 1 1604 9 view .LVU1537
 4180 001e 42EA0501 		orr	r1, r2, r5
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4181              		.loc 1 1608 29 view .LVU1538
 4182 0022 04BF     		itt	eq
 4183 0024 1A88     		ldrheq	r2, [r3]
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4184              		.loc 1 1608 27 view .LVU1539
 4185 0026 6261     		streq	r2, [r4, #20]
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4186              		.loc 1 1604 9 view .LVU1540
 4187 0028 0143     		orrs	r1, r1, r0
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4188              		.loc 1 1612 22 view .LVU1541
 4189 002a 0A4C     		ldr	r4, .L399
 4190 002c 0A4A     		ldr	r2, .L399+4
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4191              		.loc 1 1604 9 view .LVU1542
 4192 002e 41F00101 		orr	r1, r1, #1
 4193              	.LVL355:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 4194              		.loc 1 1607 5 is_stmt 1 view .LVU1543
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4195              		.loc 1 1608 9 view .LVU1544
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4196              		.loc 1 1612 5 view .LVU1545
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4197              		.loc 1 1612 22 is_stmt 0 view .LVU1546
 4198 0032 2161     		str	r1, [r4, #16]
 4199 0034 01E0     		b	.L391
 4200              	.LVL356:
 4201              	.L398:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4202              		.loc 1 1616 33 discriminator 1 view .LVU1547
 4203 0036 013A     		subs	r2, r2, #1
 4204 0038 02D0     		beq	.L390
 4205              	.L391:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 4206              		.loc 1 1613 5 is_stmt 1 discriminator 2 view .LVU1548
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4207              		.loc 1 1614 9 discriminator 2 view .LVU1549
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4208              		.loc 1 1614 21 is_stmt 0 discriminator 2 view .LVU1550
 4209 003a 2169     		ldr	r1, [r4, #16]
 4210              	.LVL357:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 162


 4211              		.loc 1 1615 9 is_stmt 1 discriminator 2 view .LVU1551
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4212              		.loc 1 1616 12 discriminator 2 view .LVU1552
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4213              		.loc 1 1616 5 is_stmt 0 discriminator 2 view .LVU1553
 4214 003c C907     		lsls	r1, r1, #31
 4215              	.LVL358:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4216              		.loc 1 1616 5 discriminator 2 view .LVU1554
 4217 003e FAD4     		bmi	.L398
 4218              	.L390:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4219              		.loc 1 1619 5 is_stmt 1 view .LVU1555
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4220              		.loc 1 1619 18 is_stmt 0 view .LVU1556
 4221 0040 0449     		ldr	r1, .L399
 4222 0042 0A69     		ldr	r2, [r1, #16]
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4223              		.loc 1 1619 7 view .LVU1557
 4224 0044 D243     		mvns	r2, r2
 4225 0046 02F00100 		and	r0, r2, #1
 4226              	.LVL359:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 4227              		.loc 1 1624 5 is_stmt 1 view .LVU1558
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 4228              		.loc 1 1624 7 is_stmt 0 view .LVU1559
 4229 004a 0DB9     		cbnz	r5, .L392
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4230              		.loc 1 1625 9 is_stmt 1 view .LVU1560
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4231              		.loc 1 1625 29 is_stmt 0 view .LVU1561
 4232 004c 4A69     		ldr	r2, [r1, #20]
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4233              		.loc 1 1625 19 view .LVU1562
 4234 004e 1A80     		strh	r2, [r3]	@ movhi
 4235              	.L392:
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4236              		.loc 1 1628 5 is_stmt 1 view .LVU1563
1629:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4237              		.loc 1 1629 1 is_stmt 0 view .LVU1564
 4238 0050 30BC     		pop	{r4, r5}
 4239              	.LCFI32:
 4240              		.cfi_restore 5
 4241              		.cfi_restore 4
 4242              		.cfi_def_cfa_offset 0
 4243              	.LVL360:
1629:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4244              		.loc 1 1629 1 view .LVU1565
 4245 0052 7047     		bx	lr
 4246              	.L400:
 4247              		.align	2
 4248              	.L399:
 4249 0054 00800240 		.word	1073905664
 4250 0058 FFFF0400 		.word	327679
 4251              		.cfi_endproc
 4252              	.LFE146:
 4254              		.section	.text.enet_phyloopback_enable,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 163


 4255              		.align	1
 4256              		.p2align 2,,3
 4257              		.global	enet_phyloopback_enable
 4258              		.syntax unified
 4259              		.thumb
 4260              		.thumb_func
 4262              	enet_phyloopback_enable:
 4263              	.LFB147:
1638:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 4264              		.loc 1 1638 1 is_stmt 1 view -0
 4265              		.cfi_startproc
 4266              		@ args = 0, pretend = 0, frame = 0
 4267              		@ frame_needed = 0, uses_anonymous_args = 0
 4268              		@ link register save eliminated.
1639:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 4269              		.loc 1 1639 5 view .LVU1567
 4270              	.LVL361:
1640:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4271              		.loc 1 1640 5 view .LVU1568
1643:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4272              		.loc 1 1643 5 view .LVU1569
 4273              	.LBB164:
 4274              	.LBI164:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 4275              		.loc 1 1595 11 view .LVU1570
 4276              	.LBB165:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 4277              		.loc 1 1597 5 view .LVU1571
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 4278              		.loc 1 1598 5 view .LVU1572
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4279              		.loc 1 1599 5 view .LVU1573
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4280              		.loc 1 1602 5 view .LVU1574
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4281              		.loc 1 1602 9 is_stmt 0 view .LVU1575
 4282 0000 1749     		ldr	r1, .L416
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4283              		.loc 1 1612 22 view .LVU1576
 4284 0002 184B     		ldr	r3, .L416+4
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4285              		.loc 1 1602 9 view .LVU1577
 4286 0004 0A69     		ldr	r2, [r1, #16]
 4287              	.LVL362:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4288              		.loc 1 1603 5 is_stmt 1 view .LVU1578
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4289              		.loc 1 1603 9 is_stmt 0 view .LVU1579
 4290 0006 22F47F42 		bic	r2, r2, #65280
 4291              	.LVL363:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4292              		.loc 1 1603 9 view .LVU1580
 4293 000a 22F0C302 		bic	r2, r2, #195
 4294              	.LVL364:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4295              		.loc 1 1604 5 is_stmt 1 view .LVU1581
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 164


 4296              		.loc 1 1604 9 is_stmt 0 view .LVU1582
 4297 000e 42F40062 		orr	r2, r2, #2048
 4298              	.LVL365:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4299              		.loc 1 1604 9 view .LVU1583
 4300 0012 42F00102 		orr	r2, r2, #1
 4301              	.LVL366:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 4302              		.loc 1 1607 5 is_stmt 1 view .LVU1584
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4303              		.loc 1 1612 5 view .LVU1585
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4304              		.loc 1 1612 22 is_stmt 0 view .LVU1586
 4305 0016 0A61     		str	r2, [r1, #16]
 4306 0018 01E0     		b	.L403
 4307              	.LVL367:
 4308              	.L414:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4309              		.loc 1 1616 33 view .LVU1587
 4310 001a 013B     		subs	r3, r3, #1
 4311 001c 02D0     		beq	.L402
 4312              	.LVL368:
 4313              	.L403:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 4314              		.loc 1 1613 5 is_stmt 1 view .LVU1588
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4315              		.loc 1 1614 9 view .LVU1589
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4316              		.loc 1 1614 21 is_stmt 0 view .LVU1590
 4317 001e 0A69     		ldr	r2, [r1, #16]
 4318              	.LVL369:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 4319              		.loc 1 1615 9 is_stmt 1 view .LVU1591
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4320              		.loc 1 1616 12 view .LVU1592
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4321              		.loc 1 1616 5 is_stmt 0 view .LVU1593
 4322 0020 D007     		lsls	r0, r2, #31
 4323 0022 FAD4     		bmi	.L414
 4324              	.L402:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4325              		.loc 1 1619 5 is_stmt 1 view .LVU1594
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4326              		.loc 1 1619 18 is_stmt 0 view .LVU1595
 4327 0024 0E49     		ldr	r1, .L416
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4328              		.loc 1 1619 18 view .LVU1596
 4329              	.LBE165:
 4330              	.LBE164:
 4331              	.LBB167:
 4332              	.LBB168:
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4333              		.loc 1 1612 22 view .LVU1597
 4334 0026 0F4B     		ldr	r3, .L416+4
 4335              	.LBE168:
 4336              	.LBE167:
 4337              	.LBB172:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 165


 4338              	.LBB166:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4339              		.loc 1 1619 18 view .LVU1598
 4340 0028 0A69     		ldr	r2, [r1, #16]
 4341              	.LVL370:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 4342              		.loc 1 1624 5 is_stmt 1 view .LVU1599
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4343              		.loc 1 1625 9 view .LVU1600
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4344              		.loc 1 1625 29 is_stmt 0 view .LVU1601
 4345 002a 4869     		ldr	r0, [r1, #20]
 4346              	.LVL371:
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4347              		.loc 1 1628 5 is_stmt 1 view .LVU1602
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4348              		.loc 1 1628 5 is_stmt 0 view .LVU1603
 4349              	.LBE166:
 4350              	.LBE172:
1646:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4351              		.loc 1 1646 5 is_stmt 1 view .LVU1604
1649:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4352              		.loc 1 1649 5 view .LVU1605
 4353              	.LBB173:
 4354              	.LBI167:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 4355              		.loc 1 1595 11 view .LVU1606
 4356              	.LBB169:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 4357              		.loc 1 1597 5 view .LVU1607
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 4358              		.loc 1 1598 5 view .LVU1608
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4359              		.loc 1 1599 5 view .LVU1609
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4360              		.loc 1 1602 5 view .LVU1610
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4361              		.loc 1 1602 9 is_stmt 0 view .LVU1611
 4362 002c 0A69     		ldr	r2, [r1, #16]
 4363              	.LVL372:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4364              		.loc 1 1603 5 is_stmt 1 view .LVU1612
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4365              		.loc 1 1603 9 is_stmt 0 view .LVU1613
 4366 002e 22F47F42 		bic	r2, r2, #65280
 4367              	.LVL373:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4368              		.loc 1 1603 9 view .LVU1614
 4369 0032 22F0C302 		bic	r2, r2, #195
 4370              	.LVL374:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4371              		.loc 1 1604 5 is_stmt 1 view .LVU1615
 4372              	.LBE169:
 4373              	.LBE173:
1646:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4374              		.loc 1 1646 14 is_stmt 0 view .LVU1616
 4375 0036 40F48040 		orr	r0, r0, #16384
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 166


 4376              	.LVL375:
 4377              	.LBB174:
 4378              	.LBB170:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4379              		.loc 1 1604 9 view .LVU1617
 4380 003a 42F40062 		orr	r2, r2, #2048
 4381              	.LVL376:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4382              		.loc 1 1604 9 view .LVU1618
 4383 003e 42F00302 		orr	r2, r2, #3
 4384              	.LVL377:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 4385              		.loc 1 1607 5 is_stmt 1 view .LVU1619
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4386              		.loc 1 1608 9 view .LVU1620
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4387              		.loc 1 1608 29 is_stmt 0 view .LVU1621
 4388 0042 80B2     		uxth	r0, r0
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4389              		.loc 1 1608 27 view .LVU1622
 4390 0044 4861     		str	r0, [r1, #20]
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4391              		.loc 1 1612 5 is_stmt 1 view .LVU1623
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4392              		.loc 1 1612 22 is_stmt 0 view .LVU1624
 4393 0046 0A61     		str	r2, [r1, #16]
 4394 0048 01E0     		b	.L405
 4395              	.LVL378:
 4396              	.L415:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4397              		.loc 1 1616 33 view .LVU1625
 4398 004a 013B     		subs	r3, r3, #1
 4399 004c 02D0     		beq	.L404
 4400              	.L405:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 4401              		.loc 1 1613 5 is_stmt 1 view .LVU1626
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4402              		.loc 1 1614 9 view .LVU1627
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4403              		.loc 1 1614 21 is_stmt 0 view .LVU1628
 4404 004e 0A69     		ldr	r2, [r1, #16]
 4405              	.LVL379:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 4406              		.loc 1 1615 9 is_stmt 1 view .LVU1629
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4407              		.loc 1 1616 12 view .LVU1630
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4408              		.loc 1 1616 5 is_stmt 0 view .LVU1631
 4409 0050 D207     		lsls	r2, r2, #31
 4410              	.LVL380:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4411              		.loc 1 1616 5 view .LVU1632
 4412 0052 FAD4     		bmi	.L415
 4413              	.L404:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4414              		.loc 1 1619 5 is_stmt 1 view .LVU1633
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 167


 4415              		.loc 1 1619 18 is_stmt 0 view .LVU1634
 4416 0054 024B     		ldr	r3, .L416
 4417 0056 1869     		ldr	r0, [r3, #16]
 4418              	.LVL381:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 4419              		.loc 1 1624 5 is_stmt 1 view .LVU1635
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4420              		.loc 1 1628 5 view .LVU1636
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4421              		.loc 1 1628 5 is_stmt 0 view .LVU1637
 4422              	.LBE170:
 4423              	.LBE174:
1651:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4424              		.loc 1 1651 5 is_stmt 1 view .LVU1638
 4425              	.LBB175:
 4426              	.LBB171:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4427              		.loc 1 1619 7 is_stmt 0 view .LVU1639
 4428 0058 C043     		mvns	r0, r0
 4429              	.LVL382:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4430              		.loc 1 1619 7 view .LVU1640
 4431              	.LBE171:
 4432              	.LBE175:
1652:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4433              		.loc 1 1652 1 view .LVU1641
 4434 005a 00F00100 		and	r0, r0, #1
 4435              	.LVL383:
1652:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4436              		.loc 1 1652 1 view .LVU1642
 4437 005e 7047     		bx	lr
 4438              	.L417:
 4439              		.align	2
 4440              	.L416:
 4441 0060 00800240 		.word	1073905664
 4442 0064 FFFF0400 		.word	327679
 4443              		.cfi_endproc
 4444              	.LFE147:
 4446              		.section	.text.enet_phyloopback_disable,"ax",%progbits
 4447              		.align	1
 4448              		.p2align 2,,3
 4449              		.global	enet_phyloopback_disable
 4450              		.syntax unified
 4451              		.thumb
 4452              		.thumb_func
 4454              	enet_phyloopback_disable:
 4455              	.LFB148:
1661:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 4456              		.loc 1 1661 1 is_stmt 1 view -0
 4457              		.cfi_startproc
 4458              		@ args = 0, pretend = 0, frame = 0
 4459              		@ frame_needed = 0, uses_anonymous_args = 0
 4460              		@ link register save eliminated.
1662:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 4461              		.loc 1 1662 5 view .LVU1644
 4462              	.LVL384:
1663:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 168


 4463              		.loc 1 1663 5 view .LVU1645
1666:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4464              		.loc 1 1666 5 view .LVU1646
 4465              	.LBB176:
 4466              	.LBI176:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 4467              		.loc 1 1595 11 view .LVU1647
 4468              	.LBB177:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 4469              		.loc 1 1597 5 view .LVU1648
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 4470              		.loc 1 1598 5 view .LVU1649
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4471              		.loc 1 1599 5 view .LVU1650
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4472              		.loc 1 1602 5 view .LVU1651
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4473              		.loc 1 1602 9 is_stmt 0 view .LVU1652
 4474 0000 1749     		ldr	r1, .L433
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4475              		.loc 1 1612 22 view .LVU1653
 4476 0002 184B     		ldr	r3, .L433+4
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4477              		.loc 1 1602 9 view .LVU1654
 4478 0004 0A69     		ldr	r2, [r1, #16]
 4479              	.LVL385:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4480              		.loc 1 1603 5 is_stmt 1 view .LVU1655
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4481              		.loc 1 1603 9 is_stmt 0 view .LVU1656
 4482 0006 22F47F42 		bic	r2, r2, #65280
 4483              	.LVL386:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4484              		.loc 1 1603 9 view .LVU1657
 4485 000a 22F0C302 		bic	r2, r2, #195
 4486              	.LVL387:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4487              		.loc 1 1604 5 is_stmt 1 view .LVU1658
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4488              		.loc 1 1604 9 is_stmt 0 view .LVU1659
 4489 000e 42F40062 		orr	r2, r2, #2048
 4490              	.LVL388:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4491              		.loc 1 1604 9 view .LVU1660
 4492 0012 42F00102 		orr	r2, r2, #1
 4493              	.LVL389:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 4494              		.loc 1 1607 5 is_stmt 1 view .LVU1661
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4495              		.loc 1 1612 5 view .LVU1662
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4496              		.loc 1 1612 22 is_stmt 0 view .LVU1663
 4497 0016 0A61     		str	r2, [r1, #16]
 4498 0018 01E0     		b	.L420
 4499              	.LVL390:
 4500              	.L431:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 169


 4501              		.loc 1 1616 33 view .LVU1664
 4502 001a 013B     		subs	r3, r3, #1
 4503 001c 02D0     		beq	.L419
 4504              	.LVL391:
 4505              	.L420:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 4506              		.loc 1 1613 5 is_stmt 1 view .LVU1665
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4507              		.loc 1 1614 9 view .LVU1666
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4508              		.loc 1 1614 21 is_stmt 0 view .LVU1667
 4509 001e 0A69     		ldr	r2, [r1, #16]
 4510              	.LVL392:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 4511              		.loc 1 1615 9 is_stmt 1 view .LVU1668
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4512              		.loc 1 1616 12 view .LVU1669
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4513              		.loc 1 1616 5 is_stmt 0 view .LVU1670
 4514 0020 D007     		lsls	r0, r2, #31
 4515 0022 FAD4     		bmi	.L431
 4516              	.L419:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4517              		.loc 1 1619 5 is_stmt 1 view .LVU1671
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4518              		.loc 1 1619 18 is_stmt 0 view .LVU1672
 4519 0024 0E49     		ldr	r1, .L433
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4520              		.loc 1 1619 18 view .LVU1673
 4521              	.LBE177:
 4522              	.LBE176:
 4523              	.LBB179:
 4524              	.LBB180:
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4525              		.loc 1 1612 22 view .LVU1674
 4526 0026 0F4B     		ldr	r3, .L433+4
 4527              	.LBE180:
 4528              	.LBE179:
 4529              	.LBB184:
 4530              	.LBB178:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4531              		.loc 1 1619 18 view .LVU1675
 4532 0028 0A69     		ldr	r2, [r1, #16]
 4533              	.LVL393:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 4534              		.loc 1 1624 5 is_stmt 1 view .LVU1676
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4535              		.loc 1 1625 9 view .LVU1677
1625:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4536              		.loc 1 1625 29 is_stmt 0 view .LVU1678
 4537 002a 4869     		ldr	r0, [r1, #20]
 4538              	.LVL394:
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4539              		.loc 1 1628 5 is_stmt 1 view .LVU1679
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4540              		.loc 1 1628 5 is_stmt 0 view .LVU1680
 4541              	.LBE178:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 170


 4542              	.LBE184:
1669:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4543              		.loc 1 1669 5 is_stmt 1 view .LVU1681
1672:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4544              		.loc 1 1672 5 view .LVU1682
 4545              	.LBB185:
 4546              	.LBI179:
1595:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 4547              		.loc 1 1595 11 view .LVU1683
 4548              	.LBB181:
1597:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 4549              		.loc 1 1597 5 view .LVU1684
1598:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 4550              		.loc 1 1598 5 view .LVU1685
1599:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4551              		.loc 1 1599 5 view .LVU1686
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4552              		.loc 1 1602 5 view .LVU1687
1602:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 4553              		.loc 1 1602 9 is_stmt 0 view .LVU1688
 4554 002c 0A69     		ldr	r2, [r1, #16]
 4555              	.LVL395:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4556              		.loc 1 1603 5 is_stmt 1 view .LVU1689
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4557              		.loc 1 1603 9 is_stmt 0 view .LVU1690
 4558 002e 22F47F42 		bic	r2, r2, #65280
 4559              	.LVL396:
1603:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 4560              		.loc 1 1603 9 view .LVU1691
 4561 0032 22F0C302 		bic	r2, r2, #195
 4562              	.LVL397:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4563              		.loc 1 1604 5 is_stmt 1 view .LVU1692
 4564              	.LBE181:
 4565              	.LBE185:
1669:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4566              		.loc 1 1669 14 is_stmt 0 view .LVU1693
 4567 0036 20F48040 		bic	r0, r0, #16384
 4568              	.LVL398:
 4569              	.LBB186:
 4570              	.LBB182:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4571              		.loc 1 1604 9 view .LVU1694
 4572 003a 42F40062 		orr	r2, r2, #2048
 4573              	.LVL399:
1604:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4574              		.loc 1 1604 9 view .LVU1695
 4575 003e 42F00302 		orr	r2, r2, #3
 4576              	.LVL400:
1607:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 4577              		.loc 1 1607 5 is_stmt 1 view .LVU1696
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4578              		.loc 1 1608 9 view .LVU1697
1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4579              		.loc 1 1608 29 is_stmt 0 view .LVU1698
 4580 0042 80B2     		uxth	r0, r0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 171


1608:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4581              		.loc 1 1608 27 view .LVU1699
 4582 0044 4861     		str	r0, [r1, #20]
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4583              		.loc 1 1612 5 is_stmt 1 view .LVU1700
1612:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     do {
 4584              		.loc 1 1612 22 is_stmt 0 view .LVU1701
 4585 0046 0A61     		str	r2, [r1, #16]
 4586 0048 01E0     		b	.L422
 4587              	.LVL401:
 4588              	.L432:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4589              		.loc 1 1616 33 view .LVU1702
 4590 004a 013B     		subs	r3, r3, #1
 4591 004c 02D0     		beq	.L421
 4592              	.L422:
1613:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 4593              		.loc 1 1613 5 is_stmt 1 view .LVU1703
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4594              		.loc 1 1614 9 view .LVU1704
1614:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 4595              		.loc 1 1614 21 is_stmt 0 view .LVU1705
 4596 004e 0A69     		ldr	r2, [r1, #16]
 4597              	.LVL402:
1615:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 4598              		.loc 1 1615 9 is_stmt 1 view .LVU1706
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4599              		.loc 1 1616 12 view .LVU1707
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4600              		.loc 1 1616 5 is_stmt 0 view .LVU1708
 4601 0050 D207     		lsls	r2, r2, #31
 4602              	.LVL403:
1616:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4603              		.loc 1 1616 5 view .LVU1709
 4604 0052 FAD4     		bmi	.L432
 4605              	.L421:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4606              		.loc 1 1619 5 is_stmt 1 view .LVU1710
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4607              		.loc 1 1619 18 is_stmt 0 view .LVU1711
 4608 0054 024B     		ldr	r3, .L433
 4609 0056 1869     		ldr	r0, [r3, #16]
 4610              	.LVL404:
1624:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 4611              		.loc 1 1624 5 is_stmt 1 view .LVU1712
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4612              		.loc 1 1628 5 view .LVU1713
1628:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4613              		.loc 1 1628 5 is_stmt 0 view .LVU1714
 4614              	.LBE182:
 4615              	.LBE186:
1674:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4616              		.loc 1 1674 5 is_stmt 1 view .LVU1715
 4617              	.LBB187:
 4618              	.LBB183:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4619              		.loc 1 1619 7 is_stmt 0 view .LVU1716
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 172


 4620 0058 C043     		mvns	r0, r0
 4621              	.LVL405:
1619:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4622              		.loc 1 1619 7 view .LVU1717
 4623              	.LBE183:
 4624              	.LBE187:
1675:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4625              		.loc 1 1675 1 view .LVU1718
 4626 005a 00F00100 		and	r0, r0, #1
 4627              	.LVL406:
1675:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4628              		.loc 1 1675 1 view .LVU1719
 4629 005e 7047     		bx	lr
 4630              	.L434:
 4631              		.align	2
 4632              	.L433:
 4633 0060 00800240 		.word	1073905664
 4634 0064 FFFF0400 		.word	327679
 4635              		.cfi_endproc
 4636              	.LFE148:
 4638              		.section	.text.enet_forward_feature_enable,"ax",%progbits
 4639              		.align	1
 4640              		.p2align 2,,3
 4641              		.global	enet_forward_feature_enable
 4642              		.syntax unified
 4643              		.thumb
 4644              		.thumb_func
 4646              	enet_forward_feature_enable:
 4647              	.LVL407:
 4648              	.LFB149:
1689:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t mask;
 4649              		.loc 1 1689 1 is_stmt 1 view -0
 4650              		.cfi_startproc
 4651              		@ args = 0, pretend = 0, frame = 0
 4652              		@ frame_needed = 0, uses_anonymous_args = 0
 4653              		@ link register save eliminated.
1690:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4654              		.loc 1 1690 5 view .LVU1721
1692:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
 4655              		.loc 1 1692 5 view .LVU1722
1693:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4656              		.loc 1 1693 18 is_stmt 0 view .LVU1723
 4657 0000 0749     		ldr	r1, .L437
1696:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4658              		.loc 1 1696 18 view .LVU1724
 4659 0002 084A     		ldr	r2, .L437+4
1689:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t mask;
 4660              		.loc 1 1689 1 view .LVU1725
 4661 0004 10B4     		push	{r4}
 4662              	.LCFI33:
 4663              		.cfi_def_cfa_offset 4
 4664              		.cfi_offset 4, -4
1693:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4665              		.loc 1 1693 18 view .LVU1726
 4666 0006 0C68     		ldr	r4, [r1]
 4667              	.LVL408:
1693:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 173


 4668              		.loc 1 1693 5 is_stmt 1 view .LVU1727
1692:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
 4669              		.loc 1 1692 10 is_stmt 0 view .LVU1728
 4670 0008 20F44073 		bic	r3, r0, #768
 4671              	.LVL409:
1693:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4672              		.loc 1 1693 18 view .LVU1729
 4673 000c 2343     		orrs	r3, r3, r4
 4674              	.LVL410:
1693:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4675              		.loc 1 1693 18 view .LVU1730
 4676 000e 0B60     		str	r3, [r1]
1695:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= (mask >> 2);
 4677              		.loc 1 1695 5 is_stmt 1 view .LVU1731
 4678              	.LVL411:
1696:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4679              		.loc 1 1696 5 view .LVU1732
1696:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4680              		.loc 1 1696 27 is_stmt 0 view .LVU1733
 4681 0010 054B     		ldr	r3, .L437+8
1696:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4682              		.loc 1 1696 18 view .LVU1734
 4683 0012 9169     		ldr	r1, [r2, #24]
1697:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4684              		.loc 1 1697 1 view .LVU1735
 4685 0014 10BC     		pop	{r4}
 4686              	.LCFI34:
 4687              		.cfi_restore 4
 4688              		.cfi_def_cfa_offset 0
1696:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4689              		.loc 1 1696 27 view .LVU1736
 4690 0016 03EA9000 		and	r0, r3, r0, lsr #2
 4691              	.LVL412:
1696:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4692              		.loc 1 1696 18 view .LVU1737
 4693 001a 0843     		orrs	r0, r0, r1
 4694 001c 9061     		str	r0, [r2, #24]
1697:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4695              		.loc 1 1697 1 view .LVU1738
 4696 001e 7047     		bx	lr
 4697              	.L438:
 4698              		.align	2
 4699              	.L437:
 4700 0020 00800240 		.word	1073905664
 4701 0024 00900240 		.word	1073909760
 4702 0028 DFFF7F3F 		.word	1065353183
 4703              		.cfi_endproc
 4704              	.LFE149:
 4706              		.section	.text.enet_forward_feature_disable,"ax",%progbits
 4707              		.align	1
 4708              		.p2align 2,,3
 4709              		.global	enet_forward_feature_disable
 4710              		.syntax unified
 4711              		.thumb
 4712              		.thumb_func
 4714              	enet_forward_feature_disable:
 4715              	.LVL413:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 174


 4716              	.LFB150:
1711:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t mask;
 4717              		.loc 1 1711 1 is_stmt 1 view -0
 4718              		.cfi_startproc
 4719              		@ args = 0, pretend = 0, frame = 0
 4720              		@ frame_needed = 0, uses_anonymous_args = 0
 4721              		@ link register save eliminated.
1712:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4722              		.loc 1 1712 5 view .LVU1740
1714:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
 4723              		.loc 1 1714 5 view .LVU1741
1715:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4724              		.loc 1 1715 18 is_stmt 0 view .LVU1742
 4725 0000 074A     		ldr	r2, .L440
1718:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4726              		.loc 1 1718 18 view .LVU1743
 4727 0002 0849     		ldr	r1, .L440+4
1715:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4728              		.loc 1 1715 18 view .LVU1744
 4729 0004 1368     		ldr	r3, [r2]
 4730              	.LVL414:
1715:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4731              		.loc 1 1715 5 is_stmt 1 view .LVU1745
1714:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
 4732              		.loc 1 1714 10 is_stmt 0 view .LVU1746
 4733 0006 20F4407C 		bic	ip, r0, #768
 4734              	.LVL415:
1715:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4735              		.loc 1 1715 18 view .LVU1747
 4736 000a 23EA0C03 		bic	r3, r3, ip
 4737 000e 1360     		str	r3, [r2]
1717:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~(mask >> 2);
 4738              		.loc 1 1717 5 is_stmt 1 view .LVU1748
 4739              	.LVL416:
1718:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4740              		.loc 1 1718 5 view .LVU1749
1718:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4741              		.loc 1 1718 28 is_stmt 0 view .LVU1750
 4742 0010 054A     		ldr	r2, .L440+8
1718:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4743              		.loc 1 1718 18 view .LVU1751
 4744 0012 8B69     		ldr	r3, [r1, #24]
1718:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4745              		.loc 1 1718 28 view .LVU1752
 4746 0014 02EA9000 		and	r0, r2, r0, lsr #2
 4747              	.LVL417:
1718:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4748              		.loc 1 1718 18 view .LVU1753
 4749 0018 23EA0000 		bic	r0, r3, r0
 4750 001c 8861     		str	r0, [r1, #24]
1719:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4751              		.loc 1 1719 1 view .LVU1754
 4752 001e 7047     		bx	lr
 4753              	.L441:
 4754              		.align	2
 4755              	.L440:
 4756 0020 00800240 		.word	1073905664
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 175


 4757 0024 00900240 		.word	1073909760
 4758 0028 DFFF7F3F 		.word	1065353183
 4759              		.cfi_endproc
 4760              	.LFE150:
 4762              		.section	.text.enet_fliter_feature_enable,"ax",%progbits
 4763              		.align	1
 4764              		.p2align 2,,3
 4765              		.global	enet_fliter_feature_enable
 4766              		.syntax unified
 4767              		.thumb
 4768              		.thumb_func
 4770              	enet_fliter_feature_enable:
 4771              	.LVL418:
 4772              	.LFB151:
1736:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= feature;
 4773              		.loc 1 1736 1 is_stmt 1 view -0
 4774              		.cfi_startproc
 4775              		@ args = 0, pretend = 0, frame = 0
 4776              		@ frame_needed = 0, uses_anonymous_args = 0
 4777              		@ link register save eliminated.
1737:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4778              		.loc 1 1737 5 view .LVU1756
1737:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4779              		.loc 1 1737 19 is_stmt 0 view .LVU1757
 4780 0000 024A     		ldr	r2, .L443
 4781 0002 5368     		ldr	r3, [r2, #4]
 4782 0004 0343     		orrs	r3, r3, r0
 4783 0006 5360     		str	r3, [r2, #4]
1738:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4784              		.loc 1 1738 1 view .LVU1758
 4785 0008 7047     		bx	lr
 4786              	.L444:
 4787 000a 00BF     		.align	2
 4788              	.L443:
 4789 000c 00800240 		.word	1073905664
 4790              		.cfi_endproc
 4791              	.LFE151:
 4793              		.section	.text.enet_fliter_feature_disable,"ax",%progbits
 4794              		.align	1
 4795              		.p2align 2,,3
 4796              		.global	enet_fliter_feature_disable
 4797              		.syntax unified
 4798              		.thumb
 4799              		.thumb_func
 4801              	enet_fliter_feature_disable:
 4802              	.LVL419:
 4803              	.LFB152:
1755:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF &= ~feature;
 4804              		.loc 1 1755 1 is_stmt 1 view -0
 4805              		.cfi_startproc
 4806              		@ args = 0, pretend = 0, frame = 0
 4807              		@ frame_needed = 0, uses_anonymous_args = 0
 4808              		@ link register save eliminated.
1756:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4809              		.loc 1 1756 5 view .LVU1760
1756:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4810              		.loc 1 1756 19 is_stmt 0 view .LVU1761
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 176


 4811 0000 024A     		ldr	r2, .L446
 4812 0002 5368     		ldr	r3, [r2, #4]
 4813 0004 23EA0003 		bic	r3, r3, r0
 4814 0008 5360     		str	r3, [r2, #4]
1757:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4815              		.loc 1 1757 1 view .LVU1762
 4816 000a 7047     		bx	lr
 4817              	.L447:
 4818              		.align	2
 4819              	.L446:
 4820 000c 00800240 		.word	1073905664
 4821              		.cfi_endproc
 4822              	.LFE152:
 4824              		.section	.text.enet_pauseframe_generate,"ax",%progbits
 4825              		.align	1
 4826              		.p2align 2,,3
 4827              		.global	enet_pauseframe_generate
 4828              		.syntax unified
 4829              		.thumb
 4830              		.thumb_func
 4832              	enet_pauseframe_generate:
 4833              	.LFB153:
1767:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 4834              		.loc 1 1767 1 is_stmt 1 view -0
 4835              		.cfi_startproc
 4836              		@ args = 0, pretend = 0, frame = 0
 4837              		@ frame_needed = 0, uses_anonymous_args = 0
 4838              		@ link register save eliminated.
1768:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
 4839              		.loc 1 1768 5 view .LVU1764
 4840              	.LVL420:
1769:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4841              		.loc 1 1769 5 view .LVU1765
1772:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
 4842              		.loc 1 1772 5 view .LVU1766
1772:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
 4843              		.loc 1 1772 12 is_stmt 0 view .LVU1767
 4844 0000 054B     		ldr	r3, .L451
 4845 0002 9A69     		ldr	r2, [r3, #24]
 4846              	.LVL421:
1773:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
 4847              		.loc 1 1773 5 is_stmt 1 view .LVU1768
1773:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
 4848              		.loc 1 1773 7 is_stmt 0 view .LVU1769
 4849 0004 D207     		lsls	r2, r2, #31
 4850              	.LVL422:
1773:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
 4851              		.loc 1 1773 7 view .LVU1770
 4852 0006 04D4     		bmi	.L450
1774:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4853              		.loc 1 1774 9 is_stmt 1 view .LVU1771
1774:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4854              		.loc 1 1774 23 is_stmt 0 view .LVU1772
 4855 0008 9A69     		ldr	r2, [r3, #24]
1775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4856              		.loc 1 1775 20 view .LVU1773
 4857 000a 0120     		movs	r0, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 177


1774:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 4858              		.loc 1 1774 23 view .LVU1774
 4859 000c 0243     		orrs	r2, r2, r0
 4860 000e 9A61     		str	r2, [r3, #24]
1775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4861              		.loc 1 1775 9 is_stmt 1 view .LVU1775
 4862              	.LVL423:
1775:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 4863              		.loc 1 1775 9 is_stmt 0 view .LVU1776
 4864 0010 7047     		bx	lr
 4865              	.LVL424:
 4866              	.L450:
1768:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
 4867              		.loc 1 1768 15 view .LVU1777
 4868 0012 0020     		movs	r0, #0
 4869              	.LVL425:
1777:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4870              		.loc 1 1777 5 is_stmt 1 view .LVU1778
1778:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4871              		.loc 1 1778 1 is_stmt 0 view .LVU1779
 4872 0014 7047     		bx	lr
 4873              	.L452:
 4874 0016 00BF     		.align	2
 4875              	.L451:
 4876 0018 00800240 		.word	1073905664
 4877              		.cfi_endproc
 4878              	.LFE153:
 4880              		.section	.text.enet_pauseframe_detect_config,"ax",%progbits
 4881              		.align	1
 4882              		.p2align 2,,3
 4883              		.global	enet_pauseframe_detect_config
 4884              		.syntax unified
 4885              		.thumb
 4886              		.thumb_func
 4888              	enet_pauseframe_detect_config:
 4889              	.LVL426:
 4890              	.LFB154:
1792:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~ENET_MAC_FCTL_UPFDT;
 4891              		.loc 1 1792 1 is_stmt 1 view -0
 4892              		.cfi_startproc
 4893              		@ args = 0, pretend = 0, frame = 0
 4894              		@ frame_needed = 0, uses_anonymous_args = 0
 4895              		@ link register save eliminated.
1793:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
 4896              		.loc 1 1793 5 view .LVU1781
1793:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
 4897              		.loc 1 1793 19 is_stmt 0 view .LVU1782
 4898 0000 044B     		ldr	r3, .L454
 4899 0002 9969     		ldr	r1, [r3, #24]
 4900 0004 21F00801 		bic	r1, r1, #8
 4901 0008 9961     		str	r1, [r3, #24]
1794:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4902              		.loc 1 1794 5 is_stmt 1 view .LVU1783
1794:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4903              		.loc 1 1794 19 is_stmt 0 view .LVU1784
 4904 000a 9A69     		ldr	r2, [r3, #24]
 4905 000c 0243     		orrs	r2, r2, r0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 178


 4906 000e 9A61     		str	r2, [r3, #24]
1795:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4907              		.loc 1 1795 1 view .LVU1785
 4908 0010 7047     		bx	lr
 4909              	.L455:
 4910 0012 00BF     		.align	2
 4911              	.L454:
 4912 0014 00800240 		.word	1073905664
 4913              		.cfi_endproc
 4914              	.LFE154:
 4916              		.section	.text.enet_pauseframe_config,"ax",%progbits
 4917              		.align	1
 4918              		.p2align 2,,3
 4919              		.global	enet_pauseframe_config
 4920              		.syntax unified
 4921              		.thumb
 4922              		.thumb_func
 4924              	enet_pauseframe_config:
 4925              	.LVL427:
 4926              	.LFB155:
1811:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
 4927              		.loc 1 1811 1 is_stmt 1 view -0
 4928              		.cfi_startproc
 4929              		@ args = 0, pretend = 0, frame = 0
 4930              		@ frame_needed = 0, uses_anonymous_args = 0
 4931              		@ link register save eliminated.
1812:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
 4932              		.loc 1 1812 5 view .LVU1787
1812:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
 4933              		.loc 1 1812 19 is_stmt 0 view .LVU1788
 4934 0000 064A     		ldr	r2, .L458
1811:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
 4935              		.loc 1 1811 1 view .LVU1789
 4936 0002 10B4     		push	{r4}
 4937              	.LCFI35:
 4938              		.cfi_def_cfa_offset 4
 4939              		.cfi_offset 4, -4
1812:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
 4940              		.loc 1 1812 19 view .LVU1790
 4941 0004 9469     		ldr	r4, [r2, #24]
 4942 0006 4FF6CF73 		movw	r3, #65487
 4943 000a 1C40     		ands	r4, r4, r3
 4944 000c 9461     		str	r4, [r2, #24]
1813:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4945              		.loc 1 1813 5 is_stmt 1 view .LVU1791
1813:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4946              		.loc 1 1813 19 is_stmt 0 view .LVU1792
 4947 000e 9369     		ldr	r3, [r2, #24]
1814:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4948              		.loc 1 1814 1 view .LVU1793
 4949 0010 10BC     		pop	{r4}
 4950              	.LCFI36:
 4951              		.cfi_restore 4
 4952              		.cfi_def_cfa_offset 0
1813:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4953              		.loc 1 1813 19 view .LVU1794
 4954 0012 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 179


 4955 0014 43EA0043 		orr	r3, r3, r0, lsl #16
 4956 0018 9361     		str	r3, [r2, #24]
1814:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4957              		.loc 1 1814 1 view .LVU1795
 4958 001a 7047     		bx	lr
 4959              	.L459:
 4960              		.align	2
 4961              	.L458:
 4962 001c 00800240 		.word	1073905664
 4963              		.cfi_endproc
 4964              	.LFE155:
 4966              		.section	.text.enet_flowcontrol_threshold_config,"ax",%progbits
 4967              		.align	1
 4968              		.p2align 2,,3
 4969              		.global	enet_flowcontrol_threshold_config
 4970              		.syntax unified
 4971              		.thumb
 4972              		.thumb_func
 4974              	enet_flowcontrol_threshold_config:
 4975              	.LVL428:
 4976              	.LFB156:
1841:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTH = ((deactive | active) >> 8);
 4977              		.loc 1 1841 1 is_stmt 1 view -0
 4978              		.cfi_startproc
 4979              		@ args = 0, pretend = 0, frame = 0
 4980              		@ frame_needed = 0, uses_anonymous_args = 0
 4981              		@ link register save eliminated.
1842:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4982              		.loc 1 1842 5 view .LVU1797
1842:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4983              		.loc 1 1842 19 is_stmt 0 view .LVU1798
 4984 0000 024B     		ldr	r3, .L461
1842:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4985              		.loc 1 1842 32 view .LVU1799
 4986 0002 0843     		orrs	r0, r0, r1
 4987              	.LVL429:
1842:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4988              		.loc 1 1842 42 view .LVU1800
 4989 0004 000A     		lsrs	r0, r0, #8
1842:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 4990              		.loc 1 1842 19 view .LVU1801
 4991 0006 C3F88000 		str	r0, [r3, #128]
1843:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 4992              		.loc 1 1843 1 view .LVU1802
 4993 000a 7047     		bx	lr
 4994              	.L462:
 4995              		.align	2
 4996              	.L461:
 4997 000c 00900240 		.word	1073909760
 4998              		.cfi_endproc
 4999              	.LFE156:
 5001              		.section	.text.enet_flowcontrol_feature_enable,"ax",%progbits
 5002              		.align	1
 5003              		.p2align 2,,3
 5004              		.global	enet_flowcontrol_feature_enable
 5005              		.syntax unified
 5006              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 180


 5007              		.thumb_func
 5009              	enet_flowcontrol_feature_enable:
 5010              	.LVL430:
 5011              	.LFB157:
1857:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
 5012              		.loc 1 1857 1 is_stmt 1 view -0
 5013              		.cfi_startproc
 5014              		@ args = 0, pretend = 0, frame = 0
 5015              		@ frame_needed = 0, uses_anonymous_args = 0
 5016              		@ link register save eliminated.
1858:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
 5017              		.loc 1 1858 5 view .LVU1804
1858:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
 5018              		.loc 1 1858 7 is_stmt 0 view .LVU1805
 5019 0000 0306     		lsls	r3, r0, #24
 5020 0002 04D5     		bpl	.L464
1859:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5021              		.loc 1 1859 9 is_stmt 1 view .LVU1806
1859:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5022              		.loc 1 1859 23 is_stmt 0 view .LVU1807
 5023 0004 054A     		ldr	r2, .L468
 5024 0006 9369     		ldr	r3, [r2, #24]
 5025 0008 23F08003 		bic	r3, r3, #128
 5026 000c 9361     		str	r3, [r2, #24]
 5027              	.L464:
1861:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
 5028              		.loc 1 1861 5 is_stmt 1 view .LVU1808
 5029              	.LVL431:
1862:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5030              		.loc 1 1862 5 view .LVU1809
1862:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5031              		.loc 1 1862 19 is_stmt 0 view .LVU1810
 5032 000e 034B     		ldr	r3, .L468
 5033 0010 9A69     		ldr	r2, [r3, #24]
1861:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
 5034              		.loc 1 1861 13 view .LVU1811
 5035 0012 20F08000 		bic	r0, r0, #128
 5036              	.LVL432:
1862:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5037              		.loc 1 1862 19 view .LVU1812
 5038 0016 1043     		orrs	r0, r0, r2
 5039              	.LVL433:
1862:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5040              		.loc 1 1862 19 view .LVU1813
 5041 0018 9861     		str	r0, [r3, #24]
1863:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5042              		.loc 1 1863 1 view .LVU1814
 5043 001a 7047     		bx	lr
 5044              	.L469:
 5045              		.align	2
 5046              	.L468:
 5047 001c 00800240 		.word	1073905664
 5048              		.cfi_endproc
 5049              	.LFE157:
 5051              		.section	.text.enet_flowcontrol_feature_disable,"ax",%progbits
 5052              		.align	1
 5053              		.p2align 2,,3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 181


 5054              		.global	enet_flowcontrol_feature_disable
 5055              		.syntax unified
 5056              		.thumb
 5057              		.thumb_func
 5059              	enet_flowcontrol_feature_disable:
 5060              	.LVL434:
 5061              	.LFB158:
1877:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
 5062              		.loc 1 1877 1 is_stmt 1 view -0
 5063              		.cfi_startproc
 5064              		@ args = 0, pretend = 0, frame = 0
 5065              		@ frame_needed = 0, uses_anonymous_args = 0
 5066              		@ link register save eliminated.
1878:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
 5067              		.loc 1 1878 5 view .LVU1816
1878:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
 5068              		.loc 1 1878 7 is_stmt 0 view .LVU1817
 5069 0000 0306     		lsls	r3, r0, #24
 5070 0002 04D5     		bpl	.L471
1879:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5071              		.loc 1 1879 9 is_stmt 1 view .LVU1818
1879:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5072              		.loc 1 1879 23 is_stmt 0 view .LVU1819
 5073 0004 064A     		ldr	r2, .L475
 5074 0006 9369     		ldr	r3, [r2, #24]
 5075 0008 43F08003 		orr	r3, r3, #128
 5076 000c 9361     		str	r3, [r2, #24]
 5077              	.L471:
1881:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
 5078              		.loc 1 1881 5 is_stmt 1 view .LVU1820
 5079              	.LVL435:
1882:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5080              		.loc 1 1882 5 view .LVU1821
1882:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5081              		.loc 1 1882 19 is_stmt 0 view .LVU1822
 5082 000e 044A     		ldr	r2, .L475
 5083 0010 9369     		ldr	r3, [r2, #24]
1881:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
 5084              		.loc 1 1881 13 view .LVU1823
 5085 0012 20F08000 		bic	r0, r0, #128
 5086              	.LVL436:
1882:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5087              		.loc 1 1882 19 view .LVU1824
 5088 0016 23EA0000 		bic	r0, r3, r0
 5089              	.LVL437:
1882:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5090              		.loc 1 1882 19 view .LVU1825
 5091 001a 9061     		str	r0, [r2, #24]
1883:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5092              		.loc 1 1883 1 view .LVU1826
 5093 001c 7047     		bx	lr
 5094              	.L476:
 5095 001e 00BF     		.align	2
 5096              	.L475:
 5097 0020 00800240 		.word	1073905664
 5098              		.cfi_endproc
 5099              	.LFE158:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 182


 5101              		.section	.text.enet_dmaprocess_state_get,"ax",%progbits
 5102              		.align	1
 5103              		.p2align 2,,3
 5104              		.global	enet_dmaprocess_state_get
 5105              		.syntax unified
 5106              		.thumb
 5107              		.thumb_func
 5109              	enet_dmaprocess_state_get:
 5110              	.LVL438:
 5111              	.LFB159:
1899:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reval;
 5112              		.loc 1 1899 1 is_stmt 1 view -0
 5113              		.cfi_startproc
 5114              		@ args = 0, pretend = 0, frame = 0
 5115              		@ frame_needed = 0, uses_anonymous_args = 0
 5116              		@ link register save eliminated.
1900:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     reval = (uint32_t)(ENET_DMA_STAT & (uint32_t)direction);
 5117              		.loc 1 1900 5 view .LVU1828
1901:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
 5118              		.loc 1 1901 5 view .LVU1829
1901:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
 5119              		.loc 1 1901 24 is_stmt 0 view .LVU1830
 5120 0000 014B     		ldr	r3, .L478
 5121 0002 5B69     		ldr	r3, [r3, #20]
 5122              	.LVL439:
1902:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5123              		.loc 1 1902 5 is_stmt 1 view .LVU1831
1903:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5124              		.loc 1 1903 1 is_stmt 0 view .LVU1832
 5125 0004 1840     		ands	r0, r0, r3
 5126              	.LVL440:
1903:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5127              		.loc 1 1903 1 view .LVU1833
 5128 0006 7047     		bx	lr
 5129              	.L479:
 5130              		.align	2
 5131              	.L478:
 5132 0008 00900240 		.word	1073909760
 5133              		.cfi_endproc
 5134              	.LFE159:
 5136              		.section	.text.enet_dmaprocess_resume,"ax",%progbits
 5137              		.align	1
 5138              		.p2align 2,,3
 5139              		.global	enet_dmaprocess_resume
 5140              		.syntax unified
 5141              		.thumb
 5142              		.thumb_func
 5144              	enet_dmaprocess_resume:
 5145              	.LVL441:
 5146              	.LFB160:
1916:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 5147              		.loc 1 1916 1 is_stmt 1 view -0
 5148              		.cfi_startproc
 5149              		@ args = 0, pretend = 0, frame = 0
 5150              		@ frame_needed = 0, uses_anonymous_args = 0
 5151              		@ link register save eliminated.
1917:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 183


 5152              		.loc 1 1917 5 view .LVU1835
1918:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 5153              		.loc 1 1918 23 is_stmt 0 view .LVU1836
 5154 0000 034B     		ldr	r3, .L483
 5155 0002 0022     		movs	r2, #0
1917:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 5156              		.loc 1 1917 7 view .LVU1837
 5157 0004 B0F5E00F 		cmp	r0, #7340032
1918:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 5158              		.loc 1 1918 9 is_stmt 1 view .LVU1838
1918:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 5159              		.loc 1 1918 23 is_stmt 0 view .LVU1839
 5160 0008 0CBF     		ite	eq
 5161 000a 5A60     		streq	r2, [r3, #4]
1920:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5162              		.loc 1 1920 9 is_stmt 1 view .LVU1840
1920:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5163              		.loc 1 1920 23 is_stmt 0 view .LVU1841
 5164 000c 9A60     		strne	r2, [r3, #8]
1922:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5165              		.loc 1 1922 1 view .LVU1842
 5166 000e 7047     		bx	lr
 5167              	.L484:
 5168              		.align	2
 5169              	.L483:
 5170 0010 00900240 		.word	1073909760
 5171              		.cfi_endproc
 5172              	.LFE160:
 5174              		.section	.text.enet_rxprocess_check_recovery,"ax",%progbits
 5175              		.align	1
 5176              		.p2align 2,,3
 5177              		.global	enet_rxprocess_check_recovery
 5178              		.syntax unified
 5179              		.thumb
 5180              		.thumb_func
 5182              	enet_rxprocess_check_recovery:
 5183              	.LFB161:
1931:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t status;
 5184              		.loc 1 1931 1 is_stmt 1 view -0
 5185              		.cfi_startproc
 5186              		@ args = 0, pretend = 0, frame = 0
 5187              		@ frame_needed = 0, uses_anonymous_args = 0
 5188              		@ link register save eliminated.
1932:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5189              		.loc 1 1932 5 view .LVU1844
1935:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 5190              		.loc 1 1935 5 view .LVU1845
1935:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 5191              		.loc 1 1935 32 is_stmt 0 view .LVU1846
 5192 0000 054A     		ldr	r2, .L487
1940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 5193              		.loc 1 1940 9 view .LVU1847
 5194 0002 0649     		ldr	r1, .L487+4
1935:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 5195              		.loc 1 1935 32 view .LVU1848
 5196 0004 1368     		ldr	r3, [r2]
 5197              	.LVL442:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 184


1936:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5198              		.loc 1 1936 5 is_stmt 1 view .LVU1849
1940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 5199              		.loc 1 1940 5 view .LVU1850
1940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 5200              		.loc 1 1940 9 is_stmt 0 view .LVU1851
 5201 0006 C86C     		ldr	r0, [r1, #76]
1940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 5202              		.loc 1 1940 7 view .LVU1852
 5203 0008 8342     		cmp	r3, r0
 5204 000a 04D0     		beq	.L485
1940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 5205              		.loc 1 1940 61 discriminator 1 view .LVU1853
 5206 000c 1B68     		ldr	r3, [r3]
 5207              	.LVL443:
1940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 5208              		.loc 1 1940 61 discriminator 1 view .LVU1854
 5209 000e 002B     		cmp	r3, #0
1942:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5210              		.loc 1 1942 9 is_stmt 1 discriminator 1 view .LVU1855
1942:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5211              		.loc 1 1942 57 is_stmt 0 discriminator 1 view .LVU1856
 5212 0010 BCBF     		itt	lt
 5213 0012 CB6C     		ldrlt	r3, [r1, #76]
 5214              	.LVL444:
1942:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5215              		.loc 1 1942 28 discriminator 1 view .LVU1857
 5216 0014 1360     		strlt	r3, [r2]
 5217              	.LVL445:
 5218              	.L485:
1944:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5219              		.loc 1 1944 1 view .LVU1858
 5220 0016 7047     		bx	lr
 5221              	.L488:
 5222              		.align	2
 5223              	.L487:
 5224 0018 00000000 		.word	.LANCHOR4
 5225 001c 00900240 		.word	1073909760
 5226              		.cfi_endproc
 5227              	.LFE161:
 5229              		.section	.text.enet_txfifo_flush,"ax",%progbits
 5230              		.align	1
 5231              		.p2align 2,,3
 5232              		.global	enet_txfifo_flush
 5233              		.syntax unified
 5234              		.thumb
 5235              		.thumb_func
 5237              	enet_txfifo_flush:
 5238              	.LFB162:
1953:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t flush_state;
 5239              		.loc 1 1953 1 is_stmt 1 view -0
 5240              		.cfi_startproc
 5241              		@ args = 0, pretend = 0, frame = 0
 5242              		@ frame_needed = 0, uses_anonymous_args = 0
 5243              		@ link register save eliminated.
1954:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 5244              		.loc 1 1954 5 view .LVU1860
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 185


1955:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 5245              		.loc 1 1955 5 view .LVU1861
 5246              	.LVL446:
1956:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5247              		.loc 1 1956 5 view .LVU1862
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 5248              		.loc 1 1959 5 view .LVU1863
1959:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 5249              		.loc 1 1959 18 is_stmt 0 view .LVU1864
 5250 0000 074A     		ldr	r2, .L496
 5251 0002 0848     		ldr	r0, .L496+4
 5252 0004 9369     		ldr	r3, [r2, #24]
 5253 0006 43F48013 		orr	r3, r3, #1048576
 5254 000a 9361     		str	r3, [r2, #24]
 5255 000c 01E0     		b	.L491
 5256              	.LVL447:
 5257              	.L495:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 5258              		.loc 1 1964 36 discriminator 1 view .LVU1865
 5259 000e 0138     		subs	r0, r0, #1
 5260 0010 04D0     		beq	.L494
 5261              	.L491:
1961:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
 5262              		.loc 1 1961 5 is_stmt 1 discriminator 2 view .LVU1866
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 5263              		.loc 1 1962 9 discriminator 2 view .LVU1867
1962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timeout++;
 5264              		.loc 1 1962 23 is_stmt 0 discriminator 2 view .LVU1868
 5265 0012 9369     		ldr	r3, [r2, #24]
 5266              	.LVL448:
1963:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 5267              		.loc 1 1963 9 is_stmt 1 discriminator 2 view .LVU1869
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 5268              		.loc 1 1964 12 discriminator 2 view .LVU1870
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 5269              		.loc 1 1964 5 is_stmt 0 discriminator 2 view .LVU1871
 5270 0014 DB02     		lsls	r3, r3, #11
 5271              	.LVL449:
1964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 5272              		.loc 1 1964 5 discriminator 2 view .LVU1872
 5273 0016 FAD4     		bmi	.L495
1967:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5274              		.loc 1 1967 20 view .LVU1873
 5275 0018 0120     		movs	r0, #1
 5276              	.LVL450:
1970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5277              		.loc 1 1970 5 is_stmt 1 view .LVU1874
1971:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5278              		.loc 1 1971 1 is_stmt 0 view .LVU1875
 5279 001a 7047     		bx	lr
 5280              	.LVL451:
 5281              	.L494:
1971:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5282              		.loc 1 1971 1 view .LVU1876
 5283 001c 7047     		bx	lr
 5284              	.L497:
 5285 001e 00BF     		.align	2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 186


 5286              	.L496:
 5287 0020 00900240 		.word	1073909760
 5288 0024 FFFF0400 		.word	327679
 5289              		.cfi_endproc
 5290              	.LFE162:
 5292              		.section	.text.enet_current_desc_address_get,"ax",%progbits
 5293              		.align	1
 5294              		.p2align 2,,3
 5295              		.global	enet_current_desc_address_get
 5296              		.syntax unified
 5297              		.thumb
 5298              		.thumb_func
 5300              	enet_current_desc_address_get:
 5301              	.LVL452:
 5302              	.LFB163:
1989:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reval = 0U;
 5303              		.loc 1 1989 1 is_stmt 1 view -0
 5304              		.cfi_startproc
 5305              		@ args = 0, pretend = 0, frame = 0
 5306              		@ frame_needed = 0, uses_anonymous_args = 0
 5307              		@ link register save eliminated.
1990:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5308              		.loc 1 1990 5 view .LVU1878
1992:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
 5309              		.loc 1 1992 5 view .LVU1879
1992:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
 5310              		.loc 1 1992 13 is_stmt 0 view .LVU1880
 5311 0000 00F18040 		add	r0, r0, #1073741824
 5312              	.LVL453:
1992:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
 5313              		.loc 1 1992 13 view .LVU1881
 5314 0004 00F52030 		add	r0, r0, #163840
1992:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     return reval;
 5315              		.loc 1 1992 11 view .LVU1882
 5316 0008 0068     		ldr	r0, [r0]
 5317              	.LVL454:
1993:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5318              		.loc 1 1993 5 is_stmt 1 view .LVU1883
1994:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5319              		.loc 1 1994 1 is_stmt 0 view .LVU1884
 5320 000a 7047     		bx	lr
 5321              		.cfi_endproc
 5322              	.LFE163:
 5324              		.section	.text.enet_desc_information_get,"ax",%progbits
 5325              		.align	1
 5326              		.p2align 2,,3
 5327              		.global	enet_desc_information_get
 5328              		.syntax unified
 5329              		.thumb
 5330              		.thumb_func
 5332              	enet_desc_information_get:
 5333              	.LVL455:
 5334              	.LFB164:
2011:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
 5335              		.loc 1 2011 1 is_stmt 1 view -0
 5336              		.cfi_startproc
 5337              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 187


 5338              		@ frame_needed = 0, uses_anonymous_args = 0
 5339              		@ link register save eliminated.
2012:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5340              		.loc 1 2012 5 view .LVU1886
2014:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 5341              		.loc 1 2014 5 view .LVU1887
 5342 0000 0529     		cmp	r1, #5
 5343 0002 24D8     		bhi	.L507
 5344 0004 DFE801F0 		tbb	[pc, r1]
 5345              	.L502:
 5346 0008 05       		.byte	(.L506-.L502)/2
 5347 0009 03       		.byte	(.L501-.L502)/2
 5348 000a 09       		.byte	(.L505-.L502)/2
 5349 000b 19       		.byte	(.L504-.L502)/2
 5350 000c 1D       		.byte	(.L503-.L502)/2
 5351 000d 03       		.byte	(.L501-.L502)/2
 5352              		.p2align 1
 5353              	.L501:
2036:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5354              		.loc 1 2036 9 view .LVU1888
2036:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5355              		.loc 1 2036 15 is_stmt 0 view .LVU1889
 5356 000e 8068     		ldr	r0, [r0, #8]
 5357              	.LVL456:
2037:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case TXDESC_BUFFER_1_ADDR:
 5358              		.loc 1 2037 9 is_stmt 1 view .LVU1890
 5359 0010 7047     		bx	lr
 5360              	.LVL457:
 5361              	.L506:
2042:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5362              		.loc 1 2042 9 view .LVU1891
2042:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5363              		.loc 1 2042 17 is_stmt 0 view .LVU1892
 5364 0012 0068     		ldr	r0, [r0]
 5365              	.LVL458:
2042:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5366              		.loc 1 2042 15 view .LVU1893
 5367 0014 C0F3C300 		ubfx	r0, r0, #3, #4
 5368              	.LVL459:
2043:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     default:
 5369              		.loc 1 2043 9 is_stmt 1 view .LVU1894
 5370 0018 7047     		bx	lr
 5371              	.LVL460:
 5372              	.L505:
2022:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 5373              		.loc 1 2022 9 view .LVU1895
2022:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 5374              		.loc 1 2022 17 is_stmt 0 view .LVU1896
 5375 001a 0268     		ldr	r2, [r0]
2022:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 5376              		.loc 1 2022 15 view .LVU1897
 5377 001c C2F30D43 		ubfx	r3, r2, #16, #14
 5378              	.LVL461:
2023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
 5379              		.loc 1 2023 9 is_stmt 1 view .LVU1898
2023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
 5380              		.loc 1 2023 11 is_stmt 0 view .LVU1899
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 188


 5381 0020 042B     		cmp	r3, #4
 5382 0022 12D9     		bls	.L508
2024:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5383              		.loc 1 2024 13 is_stmt 1 view .LVU1900
2027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 5384              		.loc 1 2027 27 is_stmt 0 view .LVU1901
 5385 0024 0B49     		ldr	r1, .L514
 5386              	.LVL462:
2027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 5387              		.loc 1 2027 27 view .LVU1902
 5388 0026 0968     		ldr	r1, [r1]
2027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 5389              		.loc 1 2027 15 view .LVU1903
 5390 0028 8901     		lsls	r1, r1, #6
2024:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5391              		.loc 1 2024 19 view .LVU1904
 5392 002a A3F10400 		sub	r0, r3, #4
 5393              	.LVL463:
2027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 5394              		.loc 1 2027 13 is_stmt 1 view .LVU1905
2027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 5395              		.loc 1 2027 15 is_stmt 0 view .LVU1906
 5396 002e 0DD5     		bpl	.L499
2027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 5397              		.loc 1 2027 62 discriminator 1 view .LVU1907
 5398 0030 12F0200F 		tst	r2, #32
 5399 0034 18BF     		it	ne
 5400 0036 1846     		movne	r0, r3
 5401              	.LVL464:
2027:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 5402              		.loc 1 2027 62 discriminator 1 view .LVU1908
 5403 0038 7047     		bx	lr
 5404              	.LVL465:
 5405              	.L504:
2016:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5406              		.loc 1 2016 9 is_stmt 1 view .LVU1909
2016:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5407              		.loc 1 2016 15 is_stmt 0 view .LVU1910
 5408 003a 4068     		ldr	r0, [r0, #4]
 5409              	.LVL466:
2016:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5410              		.loc 1 2016 15 view .LVU1911
 5411 003c C0F30C00 		ubfx	r0, r0, #0, #13
 5412              	.LVL467:
2017:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_2_SIZE:
 5413              		.loc 1 2017 9 is_stmt 1 view .LVU1912
 5414 0040 7047     		bx	lr
 5415              	.LVL468:
 5416              	.L503:
2019:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5417              		.loc 1 2019 9 view .LVU1913
2019:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5418              		.loc 1 2019 17 is_stmt 0 view .LVU1914
 5419 0042 C088     		ldrh	r0, [r0, #6]
 5420              	.LVL469:
2019:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 5421              		.loc 1 2019 15 view .LVU1915
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 189


 5422 0044 C0F30C00 		ubfx	r0, r0, #0, #13
 5423              	.LVL470:
2020:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case RXDESC_FRAME_LENGTH:
 5424              		.loc 1 2020 9 is_stmt 1 view .LVU1916
 5425 0048 7047     		bx	lr
 5426              	.LVL471:
 5427              	.L508:
2031:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 5428              		.loc 1 2031 19 is_stmt 0 view .LVU1917
 5429 004a 0020     		movs	r0, #0
 5430              	.LVL472:
2047:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5431              		.loc 1 2047 5 is_stmt 1 view .LVU1918
 5432              	.L499:
2048:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5433              		.loc 1 2048 1 is_stmt 0 view .LVU1919
 5434 004c 7047     		bx	lr
 5435              	.LVL473:
 5436              	.L507:
2014:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 5437              		.loc 1 2014 5 view .LVU1920
 5438 004e 4FF0FF30 		mov	r0, #-1
 5439              	.LVL474:
2014:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 5440              		.loc 1 2014 5 view .LVU1921
 5441 0052 7047     		bx	lr
 5442              	.L515:
 5443              		.align	2
 5444              	.L514:
 5445 0054 00800240 		.word	1073905664
 5446              		.cfi_endproc
 5447              	.LFE164:
 5449              		.section	.text.enet_missed_frame_counter_get,"ax",%progbits
 5450              		.align	1
 5451              		.p2align 2,,3
 5452              		.global	enet_missed_frame_counter_get
 5453              		.syntax unified
 5454              		.thumb
 5455              		.thumb_func
 5457              	enet_missed_frame_counter_get:
 5458              	.LVL475:
 5459              	.LFB165:
2058:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp_counter = 0U;
 5460              		.loc 1 2058 1 is_stmt 1 view -0
 5461              		.cfi_startproc
 5462              		@ args = 0, pretend = 0, frame = 0
 5463              		@ frame_needed = 0, uses_anonymous_args = 0
 5464              		@ link register save eliminated.
2059:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5465              		.loc 1 2059 5 view .LVU1923
2061:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
 5466              		.loc 1 2061 5 view .LVU1924
2061:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
 5467              		.loc 1 2061 18 is_stmt 0 view .LVU1925
 5468 0000 034B     		ldr	r3, .L517
 5469 0002 1B6A     		ldr	r3, [r3, #32]
 5470              	.LVL476:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 190


2062:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 5471              		.loc 1 2062 5 is_stmt 1 view .LVU1926
2062:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 5472              		.loc 1 2062 20 is_stmt 0 view .LVU1927
 5473 0004 C3F34A42 		ubfx	r2, r3, #17, #11
2063:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5474              		.loc 1 2063 19 view .LVU1928
 5475 0008 9BB2     		uxth	r3, r3
 5476              	.LVL477:
2062:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 5477              		.loc 1 2062 18 view .LVU1929
 5478 000a 0260     		str	r2, [r0]
2063:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5479              		.loc 1 2063 5 is_stmt 1 view .LVU1930
2063:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5480              		.loc 1 2063 17 is_stmt 0 view .LVU1931
 5481 000c 0B60     		str	r3, [r1]
2064:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5482              		.loc 1 2064 1 view .LVU1932
 5483 000e 7047     		bx	lr
 5484              	.L518:
 5485              		.align	2
 5486              	.L517:
 5487 0010 00900240 		.word	1073909760
 5488              		.cfi_endproc
 5489              	.LFE165:
 5491              		.section	.text.enet_desc_flag_get,"ax",%progbits
 5492              		.align	1
 5493              		.p2align 2,,3
 5494              		.global	enet_desc_flag_get
 5495              		.syntax unified
 5496              		.thumb
 5497              		.thumb_func
 5499              	enet_desc_flag_get:
 5500              	.LVL478:
 5501              	.LFB166:
2119:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     FlagStatus enet_flag = RESET;
 5502              		.loc 1 2119 1 is_stmt 1 view -0
 5503              		.cfi_startproc
 5504              		@ args = 0, pretend = 0, frame = 0
 5505              		@ frame_needed = 0, uses_anonymous_args = 0
 5506              		@ link register save eliminated.
2120:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5507              		.loc 1 2120 5 view .LVU1934
2122:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 5508              		.loc 1 2122 5 view .LVU1935
2126:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5509              		.loc 1 2126 5 view .LVU1936
2122:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 5510              		.loc 1 2122 41 is_stmt 0 view .LVU1937
 5511 0000 0368     		ldr	r3, [r0]
2122:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 5512              		.loc 1 2122 7 view .LVU1938
 5513 0002 1942     		tst	r1, r3
2127:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5514              		.loc 1 2127 1 view .LVU1939
 5515 0004 14BF     		ite	ne
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 191


 5516 0006 0120     		movne	r0, #1
 5517              	.LVL479:
2127:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5518              		.loc 1 2127 1 view .LVU1940
 5519 0008 0020     		moveq	r0, #0
 5520 000a 7047     		bx	lr
 5521              		.cfi_endproc
 5522              	.LFE166:
 5524              		.section	.text.enet_desc_flag_set,"ax",%progbits
 5525              		.align	1
 5526              		.p2align 2,,3
 5527              		.global	enet_desc_flag_set
 5528              		.syntax unified
 5529              		.thumb
 5530              		.thumb_func
 5532              	enet_desc_flag_set:
 5533              	.LVL480:
 5534              	.LFB167:
2150:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->status |= desc_flag;
 5535              		.loc 1 2150 1 is_stmt 1 view -0
 5536              		.cfi_startproc
 5537              		@ args = 0, pretend = 0, frame = 0
 5538              		@ frame_needed = 0, uses_anonymous_args = 0
 5539              		@ link register save eliminated.
2151:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5540              		.loc 1 2151 5 view .LVU1942
2151:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5541              		.loc 1 2151 18 is_stmt 0 view .LVU1943
 5542 0000 0368     		ldr	r3, [r0]
 5543 0002 0B43     		orrs	r3, r3, r1
 5544 0004 0360     		str	r3, [r0]
2152:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5545              		.loc 1 2152 1 view .LVU1944
 5546 0006 7047     		bx	lr
 5547              		.cfi_endproc
 5548              	.LFE167:
 5550              		.section	.text.enet_desc_flag_clear,"ax",%progbits
 5551              		.align	1
 5552              		.p2align 2,,3
 5553              		.global	enet_desc_flag_clear
 5554              		.syntax unified
 5555              		.thumb
 5556              		.thumb_func
 5558              	enet_desc_flag_clear:
 5559              	.LVL481:
 5560              	.LFB168:
2175:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->status &= ~desc_flag;
 5561              		.loc 1 2175 1 is_stmt 1 view -0
 5562              		.cfi_startproc
 5563              		@ args = 0, pretend = 0, frame = 0
 5564              		@ frame_needed = 0, uses_anonymous_args = 0
 5565              		@ link register save eliminated.
2176:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5566              		.loc 1 2176 5 view .LVU1946
2176:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5567              		.loc 1 2176 18 is_stmt 0 view .LVU1947
 5568 0000 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 192


 5569 0002 23EA0103 		bic	r3, r3, r1
 5570 0006 0360     		str	r3, [r0]
2177:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5571              		.loc 1 2177 1 view .LVU1948
 5572 0008 7047     		bx	lr
 5573              		.cfi_endproc
 5574              	.LFE168:
 5576 000a 00BF     		.section	.text.enet_rx_desc_immediate_receive_complete_interrupt,"ax",%progbits
 5577              		.align	1
 5578              		.p2align 2,,3
 5579              		.global	enet_rx_desc_immediate_receive_complete_interrupt
 5580              		.syntax unified
 5581              		.thumb
 5582              		.thumb_func
 5584              	enet_rx_desc_immediate_receive_complete_interrupt:
 5585              	.LVL482:
 5586              	.LFB169:
2186:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->control_buffer_size &= ~ENET_RDES1_DINTC;
 5587              		.loc 1 2186 1 is_stmt 1 view -0
 5588              		.cfi_startproc
 5589              		@ args = 0, pretend = 0, frame = 0
 5590              		@ frame_needed = 0, uses_anonymous_args = 0
 5591              		@ link register save eliminated.
2187:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5592              		.loc 1 2187 5 view .LVU1950
2187:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5593              		.loc 1 2187 31 is_stmt 0 view .LVU1951
 5594 0000 4368     		ldr	r3, [r0, #4]
 5595 0002 23F00043 		bic	r3, r3, #-2147483648
 5596 0006 4360     		str	r3, [r0, #4]
2188:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5597              		.loc 1 2188 1 view .LVU1952
 5598 0008 7047     		bx	lr
 5599              		.cfi_endproc
 5600              	.LFE169:
 5602 000a 00BF     		.section	.text.enet_rx_desc_delay_receive_complete_interrupt,"ax",%progbits
 5603              		.align	1
 5604              		.p2align 2,,3
 5605              		.global	enet_rx_desc_delay_receive_complete_interrupt
 5606              		.syntax unified
 5607              		.thumb
 5608              		.thumb_func
 5610              	enet_rx_desc_delay_receive_complete_interrupt:
 5611              	.LVL483:
 5612              	.LFB170:
2198:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     desc->control_buffer_size |= ENET_RDES1_DINTC;
 5613              		.loc 1 2198 1 is_stmt 1 view -0
 5614              		.cfi_startproc
 5615              		@ args = 0, pretend = 0, frame = 0
 5616              		@ frame_needed = 0, uses_anonymous_args = 0
 5617              		@ link register save eliminated.
2199:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 5618              		.loc 1 2199 5 view .LVU1954
2199:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 5619              		.loc 1 2199 31 is_stmt 0 view .LVU1955
 5620 0000 4368     		ldr	r3, [r0, #4]
2200:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 193


 5621              		.loc 1 2200 20 view .LVU1956
 5622 0002 034A     		ldr	r2, .L524
2199:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 5623              		.loc 1 2199 31 view .LVU1957
 5624 0004 43F00043 		orr	r3, r3, #-2147483648
2200:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5625              		.loc 1 2200 22 view .LVU1958
 5626 0008 C9B2     		uxtb	r1, r1
 5627              	.LVL484:
2199:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 5628              		.loc 1 2199 31 view .LVU1959
 5629 000a 4360     		str	r3, [r0, #4]
2200:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5630              		.loc 1 2200 5 is_stmt 1 view .LVU1960
2200:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5631              		.loc 1 2200 20 is_stmt 0 view .LVU1961
 5632 000c 5162     		str	r1, [r2, #36]
2201:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5633              		.loc 1 2201 1 view .LVU1962
 5634 000e 7047     		bx	lr
 5635              	.L525:
 5636              		.align	2
 5637              	.L524:
 5638 0010 00900240 		.word	1073909760
 5639              		.cfi_endproc
 5640              	.LFE170:
 5642              		.section	.text.enet_rxframe_drop,"ax",%progbits
 5643              		.align	1
 5644              		.p2align 2,,3
 5645              		.global	enet_rxframe_drop
 5646              		.syntax unified
 5647              		.thumb
 5648              		.thumb_func
 5650              	enet_rxframe_drop:
 5651              	.LFB171:
2210:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 5652              		.loc 1 2210 1 is_stmt 1 view -0
 5653              		.cfi_startproc
 5654              		@ args = 0, pretend = 0, frame = 0
 5655              		@ frame_needed = 0, uses_anonymous_args = 0
 5656              		@ link register save eliminated.
2212:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5657              		.loc 1 2212 5 view .LVU1964
2212:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5658              		.loc 1 2212 23 is_stmt 0 view .LVU1965
 5659 0000 1B4A     		ldr	r2, .L538
 5660 0002 1368     		ldr	r3, [r2]
2215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 5661              		.loc 1 2215 46 view .LVU1966
 5662 0004 5968     		ldr	r1, [r3, #4]
2212:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5663              		.loc 1 2212 32 view .LVU1967
 5664 0006 4FF00040 		mov	r0, #-2147483648
2210:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 5665              		.loc 1 2210 1 view .LVU1968
 5666 000a 10B4     		push	{r4}
 5667              	.LCFI37:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 194


 5668              		.cfi_def_cfa_offset 4
 5669              		.cfi_offset 4, -4
2212:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5670              		.loc 1 2212 32 view .LVU1969
 5671 000c 1860     		str	r0, [r3]
2215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 5672              		.loc 1 2215 5 is_stmt 1 view .LVU1970
2215:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 5673              		.loc 1 2215 7 is_stmt 0 view .LVU1971
 5674 000e 4804     		lsls	r0, r1, #17
 5675 0010 0AD5     		bpl	.L527
2216:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 5676              		.loc 1 2216 9 is_stmt 1 view .LVU1972
2216:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 5677              		.loc 1 2216 17 is_stmt 0 view .LVU1973
 5678 0012 1848     		ldr	r0, .L538+4
 5679 0014 0168     		ldr	r1, [r0]
2216:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 5680              		.loc 1 2216 11 view .LVU1974
 5681 0016 0029     		cmp	r1, #0
 5682 0018 26D0     		beq	.L528
2217:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 5683              		.loc 1 2217 13 is_stmt 1 view .LVU1975
2219:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 5684              		.loc 1 2219 44 is_stmt 0 view .LVU1976
 5685 001a 0B68     		ldr	r3, [r1]
2217:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 5686              		.loc 1 2217 32 view .LVU1977
 5687 001c CC68     		ldr	r4, [r1, #12]
 5688 001e 1460     		str	r4, [r2]
2219:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 5689              		.loc 1 2219 13 is_stmt 1 view .LVU1978
2219:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 5690              		.loc 1 2219 15 is_stmt 0 view .LVU1979
 5691 0020 F3B1     		cbz	r3, .L529
2221:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
 5692              		.loc 1 2221 17 is_stmt 1 view .LVU1980
2221:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
 5693              		.loc 1 2221 40 is_stmt 0 view .LVU1981
 5694 0022 0360     		str	r3, [r0]
 5695              	.L526:
2246:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5696              		.loc 1 2246 1 view .LVU1982
 5697 0024 10BC     		pop	{r4}
 5698              	.LCFI38:
 5699              		.cfi_remember_state
 5700              		.cfi_restore 4
 5701              		.cfi_def_cfa_offset 0
 5702 0026 7047     		bx	lr
 5703              	.L527:
 5704              	.LCFI39:
 5705              		.cfi_restore_state
2232:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5706              		.loc 1 2232 9 is_stmt 1 view .LVU1983
2232:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5707              		.loc 1 2232 11 is_stmt 0 view .LVU1984
 5708 0028 0904     		lsls	r1, r1, #16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 195


 5709 002a 0AD5     		bpl	.L531
 5710              	.LBB190:
 5711              	.LBI190:
2209:lib/GD32F4xx/Source/gd32f4xx_enet.c **** {
 5712              		.loc 1 2209 6 is_stmt 1 view .LVU1985
 5713              	.LBB191:
2234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5714              		.loc 1 2234 13 view .LVU1986
2235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 5715              		.loc 1 2235 21 is_stmt 0 view .LVU1987
 5716 002c 114B     		ldr	r3, .L538+4
2234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5717              		.loc 1 2234 62 view .LVU1988
 5718 002e 1248     		ldr	r0, .L538+8
2235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 5719              		.loc 1 2235 21 view .LVU1989
 5720 0030 1968     		ldr	r1, [r3]
2234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5721              		.loc 1 2234 62 view .LVU1990
 5722 0032 C068     		ldr	r0, [r0, #12]
2234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5723              		.loc 1 2234 32 view .LVU1991
 5724 0034 1060     		str	r0, [r2]
2235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 5725              		.loc 1 2235 13 is_stmt 1 view .LVU1992
2235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 5726              		.loc 1 2235 15 is_stmt 0 view .LVU1993
 5727 0036 0029     		cmp	r1, #0
 5728 0038 F4D0     		beq	.L526
2236:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 5729              		.loc 1 2236 17 is_stmt 1 view .LVU1994
2236:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 5730              		.loc 1 2236 40 is_stmt 0 view .LVU1995
 5731 003a 0A68     		ldr	r2, [r1]
 5732              	.LBE191:
 5733              	.LBE190:
2246:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5734              		.loc 1 2246 1 view .LVU1996
 5735 003c 10BC     		pop	{r4}
 5736              	.LCFI40:
 5737              		.cfi_remember_state
 5738              		.cfi_restore 4
 5739              		.cfi_def_cfa_offset 0
 5740              	.LBB193:
 5741              	.LBB192:
2236:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 5742              		.loc 1 2236 40 view .LVU1997
 5743 003e 1A60     		str	r2, [r3]
 5744              	.LBE192:
 5745              	.LBE193:
2246:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5746              		.loc 1 2246 1 view .LVU1998
 5747 0040 7047     		bx	lr
 5748              	.L531:
 5749              	.LCFI41:
 5750              		.cfi_restore_state
2240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 196


 5751              		.loc 1 2240 13 is_stmt 1 view .LVU1999
2240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5752              		.loc 1 2240 124 is_stmt 0 view .LVU2000
 5753 0042 0D49     		ldr	r1, .L538+8
2241:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 5754              		.loc 1 2241 21 view .LVU2001
 5755 0044 0B4C     		ldr	r4, .L538+4
2240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5756              		.loc 1 2240 124 view .LVU2002
 5757 0046 0968     		ldr	r1, [r1]
2241:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 5758              		.loc 1 2241 21 view .LVU2003
 5759 0048 2068     		ldr	r0, [r4]
2240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5760              		.loc 1 2240 61 view .LVU2004
 5761 004a 1033     		adds	r3, r3, #16
2240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5762              		.loc 1 2240 124 view .LVU2005
 5763 004c C1F38401 		ubfx	r1, r1, #2, #5
2240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5764              		.loc 1 2240 61 view .LVU2006
 5765 0050 0B44     		add	r3, r3, r1
2240:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 5766              		.loc 1 2240 32 view .LVU2007
 5767 0052 1360     		str	r3, [r2]
2241:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 5768              		.loc 1 2241 13 is_stmt 1 view .LVU2008
2241:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 5769              		.loc 1 2241 15 is_stmt 0 view .LVU2009
 5770 0054 0028     		cmp	r0, #0
 5771 0056 E5D0     		beq	.L526
2242:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 5772              		.loc 1 2242 17 is_stmt 1 view .LVU2010
2242:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 5773              		.loc 1 2242 39 is_stmt 0 view .LVU2011
 5774 0058 1030     		adds	r0, r0, #16
 5775 005a 2060     		str	r0, [r4]
2246:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5776              		.loc 1 2246 1 view .LVU2012
 5777 005c 10BC     		pop	{r4}
 5778              	.LCFI42:
 5779              		.cfi_remember_state
 5780              		.cfi_restore 4
 5781              		.cfi_def_cfa_offset 0
 5782 005e 7047     		bx	lr
 5783              	.L529:
 5784              	.LCFI43:
 5785              		.cfi_restore_state
2224:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 5786              		.loc 1 2224 17 is_stmt 1 view .LVU2013
2224:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 5787              		.loc 1 2224 39 is_stmt 0 view .LVU2014
 5788 0060 1031     		adds	r1, r1, #16
2246:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5789              		.loc 1 2246 1 view .LVU2015
 5790 0062 10BC     		pop	{r4}
 5791              	.LCFI44:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 197


 5792              		.cfi_remember_state
 5793              		.cfi_restore 4
 5794              		.cfi_def_cfa_offset 0
2224:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 5795              		.loc 1 2224 39 view .LVU2016
 5796 0064 0160     		str	r1, [r0]
2246:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5797              		.loc 1 2246 1 view .LVU2017
 5798 0066 7047     		bx	lr
 5799              	.L528:
 5800              	.LCFI45:
 5801              		.cfi_restore_state
2227:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 5802              		.loc 1 2227 13 is_stmt 1 view .LVU2018
2227:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 5803              		.loc 1 2227 32 is_stmt 0 view .LVU2019
 5804 0068 DB68     		ldr	r3, [r3, #12]
2246:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5805              		.loc 1 2246 1 view .LVU2020
 5806 006a 10BC     		pop	{r4}
 5807              	.LCFI46:
 5808              		.cfi_restore 4
 5809              		.cfi_def_cfa_offset 0
2227:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 5810              		.loc 1 2227 32 view .LVU2021
 5811 006c 1360     		str	r3, [r2]
2246:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5812              		.loc 1 2246 1 view .LVU2022
 5813 006e 7047     		bx	lr
 5814              	.L539:
 5815              		.align	2
 5816              	.L538:
 5817 0070 00000000 		.word	.LANCHOR4
 5818 0074 00000000 		.word	.LANCHOR5
 5819 0078 00900240 		.word	1073909760
 5820              		.cfi_endproc
 5821              	.LFE171:
 5823              		.section	.text.enet_rxframe_size_get,"ax",%progbits
 5824              		.align	1
 5825              		.p2align 2,,3
 5826              		.global	enet_rxframe_size_get
 5827              		.syntax unified
 5828              		.thumb
 5829              		.thumb_func
 5831              	enet_rxframe_size_get:
 5832              	.LFB120:
 659:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 5833              		.loc 1 659 1 is_stmt 1 view -0
 5834              		.cfi_startproc
 5835              		@ args = 0, pretend = 0, frame = 0
 5836              		@ frame_needed = 0, uses_anonymous_args = 0
 660:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t status;
 5837              		.loc 1 660 5 view .LVU2024
 5838              	.LVL485:
 661:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5839              		.loc 1 661 5 view .LVU2025
 664:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 198


 5840              		.loc 1 664 5 view .LVU2026
 659:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 5841              		.loc 1 659 1 is_stmt 0 view .LVU2027
 5842 0000 08B5     		push	{r3, lr}
 5843              	.LCFI47:
 5844              		.cfi_def_cfa_offset 8
 5845              		.cfi_offset 3, -8
 5846              		.cfi_offset 14, -4
 664:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5847              		.loc 1 664 32 view .LVU2028
 5848 0002 104B     		ldr	r3, .L554
 664:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5849              		.loc 1 664 12 view .LVU2029
 5850 0004 1B68     		ldr	r3, [r3]
 5851 0006 1B68     		ldr	r3, [r3]
 5852              	.LVL486:
 667:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return 0U;
 5853              		.loc 1 667 5 is_stmt 1 view .LVU2030
 667:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return 0U;
 5854              		.loc 1 667 7 is_stmt 0 view .LVU2031
 5855 0008 002B     		cmp	r3, #0
 5856 000a 19DB     		blt	.L544
 672:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 5857              		.loc 1 672 5 is_stmt 1 view .LVU2032
 673:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_FDES))) {
 5858              		.loc 1 673 63 is_stmt 0 view .LVU2033
 5859 000c 03F40342 		and	r2, r3, #33536
 672:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 5860              		.loc 1 672 7 view .LVU2034
 5861 0010 B2F5407F 		cmp	r2, #768
 5862 0014 10D1     		bne	.L543
 691:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 5863              		.loc 1 691 5 is_stmt 1 view .LVU2035
 691:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 5864              		.loc 1 691 58 is_stmt 0 view .LVU2036
 5865 0016 03F02102 		and	r2, r3, #33
 691:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 5866              		.loc 1 691 7 view .LVU2037
 5867 001a 212A     		cmp	r2, #33
 5868 001c 0CD0     		beq	.L543
 700:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_ERRS)) &&
 5869              		.loc 1 700 5 is_stmt 1 view .LVU2038
 705:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 5870              		.loc 1 705 9 view .LVU2039
 710:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = size + 4U;
 5871              		.loc 1 710 23 is_stmt 0 view .LVU2040
 5872 001e 0A49     		ldr	r1, .L554+4
 5873 0020 0968     		ldr	r1, [r1]
 705:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 5874              		.loc 1 705 14 view .LVU2041
 5875 0022 C3F30D42 		ubfx	r2, r3, #16, #14
 5876              	.LVL487:
 707:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5877              		.loc 1 707 9 is_stmt 1 view .LVU2042
 710:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = size + 4U;
 5878              		.loc 1 710 11 is_stmt 0 view .LVU2043
 5879 0026 8901     		lsls	r1, r1, #6
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 199


 707:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5880              		.loc 1 707 14 view .LVU2044
 5881 0028 A2F10400 		sub	r0, r2, #4
 5882              	.LVL488:
 710:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = size + 4U;
 5883              		.loc 1 710 9 is_stmt 1 view .LVU2045
 710:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             size = size + 4U;
 5884              		.loc 1 710 11 is_stmt 0 view .LVU2046
 5885 002c 03D5     		bpl	.L540
 711:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 5886              		.loc 1 711 18 discriminator 1 view .LVU2047
 5887 002e 13F0200F 		tst	r3, #32
 5888 0032 18BF     		it	ne
 5889 0034 1046     		movne	r0, r2
 5890              	.LVL489:
 5891              	.L540:
 722:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5892              		.loc 1 722 1 view .LVU2048
 5893 0036 08BD     		pop	{r3, pc}
 5894              	.LVL490:
 5895              	.L543:
 676:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5896              		.loc 1 676 9 is_stmt 1 view .LVU2049
 5897 0038 FFF7FEFF 		bl	enet_rxframe_drop
 5898              	.LVL491:
 678:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5899              		.loc 1 678 9 view .LVU2050
 678:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5900              		.loc 1 678 16 is_stmt 0 view .LVU2051
 5901 003c 0120     		movs	r0, #1
 722:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5902              		.loc 1 722 1 view .LVU2052
 5903 003e 08BD     		pop	{r3, pc}
 5904              	.LVL492:
 5905              	.L544:
 668:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 5906              		.loc 1 668 16 view .LVU2053
 5907 0040 0020     		movs	r0, #0
 5908              	.LVL493:
 722:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5909              		.loc 1 722 1 view .LVU2054
 5910 0042 08BD     		pop	{r3, pc}
 5911              	.LVL494:
 5912              	.L555:
 722:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5913              		.loc 1 722 1 view .LVU2055
 5914              		.align	2
 5915              	.L554:
 5916 0044 00000000 		.word	.LANCHOR4
 5917 0048 00800240 		.word	1073905664
 5918              		.cfi_endproc
 5919              	.LFE120:
 5921              		.section	.text.enet_dma_feature_enable,"ax",%progbits
 5922              		.align	1
 5923              		.p2align 2,,3
 5924              		.global	enet_dma_feature_enable
 5925              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 200


 5926              		.thumb
 5927              		.thumb_func
 5929              	enet_dma_feature_enable:
 5930              	.LVL495:
 5931              	.LFB172:
2258:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= feature;
 5932              		.loc 1 2258 1 is_stmt 1 view -0
 5933              		.cfi_startproc
 5934              		@ args = 0, pretend = 0, frame = 0
 5935              		@ frame_needed = 0, uses_anonymous_args = 0
 5936              		@ link register save eliminated.
2259:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5937              		.loc 1 2259 5 view .LVU2057
2259:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5938              		.loc 1 2259 18 is_stmt 0 view .LVU2058
 5939 0000 024A     		ldr	r2, .L557
 5940 0002 9369     		ldr	r3, [r2, #24]
 5941 0004 0343     		orrs	r3, r3, r0
 5942 0006 9361     		str	r3, [r2, #24]
2260:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5943              		.loc 1 2260 1 view .LVU2059
 5944 0008 7047     		bx	lr
 5945              	.L558:
 5946 000a 00BF     		.align	2
 5947              	.L557:
 5948 000c 00900240 		.word	1073909760
 5949              		.cfi_endproc
 5950              	.LFE172:
 5952              		.section	.text.enet_dma_feature_disable,"ax",%progbits
 5953              		.align	1
 5954              		.p2align 2,,3
 5955              		.global	enet_dma_feature_disable
 5956              		.syntax unified
 5957              		.thumb
 5958              		.thumb_func
 5960              	enet_dma_feature_disable:
 5961              	.LVL496:
 5962              	.LFB173:
2272:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~feature;
 5963              		.loc 1 2272 1 is_stmt 1 view -0
 5964              		.cfi_startproc
 5965              		@ args = 0, pretend = 0, frame = 0
 5966              		@ frame_needed = 0, uses_anonymous_args = 0
 5967              		@ link register save eliminated.
2273:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5968              		.loc 1 2273 5 view .LVU2061
2273:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5969              		.loc 1 2273 18 is_stmt 0 view .LVU2062
 5970 0000 024A     		ldr	r2, .L560
 5971 0002 9369     		ldr	r3, [r2, #24]
 5972 0004 23EA0003 		bic	r3, r3, r0
 5973 0008 9361     		str	r3, [r2, #24]
2274:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 5974              		.loc 1 2274 1 view .LVU2063
 5975 000a 7047     		bx	lr
 5976              	.L561:
 5977              		.align	2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 201


 5978              	.L560:
 5979 000c 00900240 		.word	1073909760
 5980              		.cfi_endproc
 5981              	.LFE173:
 5983              		.section	.text.enet_desc_select_normal_mode,"ax",%progbits
 5984              		.align	1
 5985              		.p2align 2,,3
 5986              		.global	enet_desc_select_normal_mode
 5987              		.syntax unified
 5988              		.thumb
 5989              		.thumb_func
 5991              	enet_desc_select_normal_mode:
 5992              	.LFB174:
2669:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DFM;
 5993              		.loc 1 2669 1 is_stmt 1 view -0
 5994              		.cfi_startproc
 5995              		@ args = 0, pretend = 0, frame = 0
 5996              		@ frame_needed = 0, uses_anonymous_args = 0
 5997              		@ link register save eliminated.
2670:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5998              		.loc 1 2670 5 view .LVU2065
2670:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 5999              		.loc 1 2670 19 is_stmt 0 view .LVU2066
 6000 0000 024A     		ldr	r2, .L563
 6001 0002 1368     		ldr	r3, [r2]
 6002 0004 23F08003 		bic	r3, r3, #128
 6003 0008 1360     		str	r3, [r2]
2671:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6004              		.loc 1 2671 1 view .LVU2067
 6005 000a 7047     		bx	lr
 6006              	.L564:
 6007              		.align	2
 6008              	.L563:
 6009 000c 00900240 		.word	1073909760
 6010              		.cfi_endproc
 6011              	.LFE174:
 6013              		.section	.text.enet_ptp_normal_descriptors_chain_init,"ax",%progbits
 6014              		.align	1
 6015              		.p2align 2,,3
 6016              		.global	enet_ptp_normal_descriptors_chain_init
 6017              		.syntax unified
 6018              		.thumb
 6019              		.thumb_func
 6021              	enet_ptp_normal_descriptors_chain_init:
 6022              	.LVL497:
 6023              	.LFB175:
2684:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 6024              		.loc 1 2684 1 is_stmt 1 view -0
 6025              		.cfi_startproc
 6026              		@ args = 0, pretend = 0, frame = 0
 6027              		@ frame_needed = 0, uses_anonymous_args = 0
2685:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 6028              		.loc 1 2685 5 view .LVU2069
2686:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 6029              		.loc 1 2686 5 view .LVU2070
2687:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 6030              		.loc 1 2687 5 view .LVU2071
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 202


2688:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6031              		.loc 1 2688 5 view .LVU2072
2691:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 6032              		.loc 1 2691 5 view .LVU2073
2691:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 6033              		.loc 1 2691 7 is_stmt 0 view .LVU2074
 6034 0000 B0F5E00F 		cmp	r0, #7340032
2684:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 6035              		.loc 1 2684 1 view .LVU2075
 6036 0004 F0B5     		push	{r4, r5, r6, r7, lr}
 6037              	.LCFI48:
 6038              		.cfi_def_cfa_offset 20
 6039              		.cfi_offset 4, -20
 6040              		.cfi_offset 5, -16
 6041              		.cfi_offset 6, -12
 6042              		.cfi_offset 7, -8
 6043              		.cfi_offset 14, -4
2691:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 6044              		.loc 1 2691 7 view .LVU2076
 6045 0006 42D0     		beq	.L569
2708:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 6046              		.loc 1 2708 9 is_stmt 1 view .LVU2077
 6047              	.LVL498:
2709:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 6048              		.loc 1 2709 9 view .LVU2078
2710:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 6049              		.loc 1 2710 9 view .LVU2079
2711:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6050              		.loc 1 2711 9 view .LVU2080
2714:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 6051              		.loc 1 2714 9 view .LVU2081
2716:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6052              		.loc 1 2716 9 view .LVU2082
2719:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 6053              		.loc 1 2719 9 view .LVU2083
2719:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 6054              		.loc 1 2719 26 is_stmt 0 view .LVU2084
 6055 0008 2748     		ldr	r0, .L570
 6056              	.LVL499:
2720:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 6057              		.loc 1 2720 28 view .LVU2085
 6058 000a 284A     		ldr	r2, .L570+4
2719:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 6059              		.loc 1 2719 28 view .LVU2086
 6060 000c 284D     		ldr	r5, .L570+8
2721:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6061              		.loc 1 2721 32 view .LVU2087
 6062 000e 294B     		ldr	r3, .L570+12
2719:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 6063              		.loc 1 2719 26 view .LVU2088
 6064 0010 C560     		str	r5, [r0, #12]
2720:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 6065              		.loc 1 2720 9 is_stmt 1 view .LVU2089
2720:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 6066              		.loc 1 2720 28 is_stmt 0 view .LVU2090
 6067 0012 1560     		str	r5, [r2]
2721:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 203


 6068              		.loc 1 2721 9 is_stmt 1 view .LVU2091
2709:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 6069              		.loc 1 2709 13 is_stmt 0 view .LVU2092
 6070 0014 284A     		ldr	r2, .L570+16
2721:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6071              		.loc 1 2721 32 view .LVU2093
 6072 0016 1960     		str	r1, [r3]
2716:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6073              		.loc 1 2716 22 view .LVU2094
 6074 0018 44F2F450 		movw	r0, #17908
2708:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 6075              		.loc 1 2708 18 view .LVU2095
 6076 001c 2B46     		mov	r3, r5
2714:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 6077              		.loc 1 2714 21 view .LVU2096
 6078 001e 4FF00044 		mov	r4, #-2147483648
 6079              	.LVL500:
 6080              	.L567:
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6081              		.loc 1 2725 5 is_stmt 1 view .LVU2097
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6082              		.loc 1 2725 19 view .LVU2098
2727:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6083              		.loc 1 2727 9 view .LVU2099
2730:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6084              		.loc 1 2730 9 view .LVU2100
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6085              		.loc 1 2737 70 is_stmt 0 view .LVU2101
 6086 0022 03F1100C 		add	ip, r3, #16
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6087              		.loc 1 2732 28 view .LVU2102
 6088 0026 9A60     		str	r2, [r3, #8]
 6089 0028 C3F80CC0 		str	ip, [r3, #12]
2731:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6090              		.loc 1 2731 35 view .LVU2103
 6091 002c C3E90040 		strd	r4, r0, [r3]
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6092              		.loc 1 2732 9 is_stmt 1 view .LVU2104
2735:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 6093              		.loc 1 2735 9 view .LVU2105
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6094              		.loc 1 2737 13 view .LVU2106
2744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6095              		.loc 1 2744 9 view .LVU2107
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6096              		.loc 1 2732 41 is_stmt 0 view .LVU2108
 6097 0030 02F2F45E 		addw	lr, r2, #1524
2744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6098              		.loc 1 2744 43 view .LVU2109
 6099 0034 C1E9022C 		strd	r2, ip, [r1, #8]
2745:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6100              		.loc 1 2745 9 is_stmt 1 view .LVU2110
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6101              		.loc 1 2725 32 view .LVU2111
 6102              	.LVL501:
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6103              		.loc 1 2725 19 view .LVU2112
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 204


2727:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6104              		.loc 1 2727 9 view .LVU2113
2730:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6105              		.loc 1 2730 9 view .LVU2114
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6106              		.loc 1 2737 70 is_stmt 0 view .LVU2115
 6107 0038 03F1200C 		add	ip, r3, #32
 6108              	.LVL502:
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6109              		.loc 1 2737 70 view .LVU2116
 6110 003c C3F81CC0 		str	ip, [r3, #28]
 6111              	.LVL503:
2731:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6112              		.loc 1 2731 35 view .LVU2117
 6113 0040 C3E90440 		strd	r4, r0, [r3, #16]
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6114              		.loc 1 2732 9 is_stmt 1 view .LVU2118
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6115              		.loc 1 2732 28 is_stmt 0 view .LVU2119
 6116 0044 C3F818E0 		str	lr, [r3, #24]
2735:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 6117              		.loc 1 2735 9 is_stmt 1 view .LVU2120
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6118              		.loc 1 2737 13 view .LVU2121
2744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6119              		.loc 1 2744 9 view .LVU2122
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6120              		.loc 1 2732 41 is_stmt 0 view .LVU2123
 6121 0048 02F58E57 		add	r7, r2, #4544
2745:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6122              		.loc 1 2745 53 view .LVU2124
 6123 004c C1E906EC 		strd	lr, ip, [r1, #24]
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6124              		.loc 1 2725 32 is_stmt 1 view .LVU2125
 6125              	.LVL504:
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6126              		.loc 1 2725 19 view .LVU2126
2727:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6127              		.loc 1 2727 9 view .LVU2127
2730:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6128              		.loc 1 2730 9 view .LVU2128
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6129              		.loc 1 2732 41 is_stmt 0 view .LVU2129
 6130 0050 02F5BE56 		add	r6, r2, #6080
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6131              		.loc 1 2737 70 view .LVU2130
 6132 0054 03F1300C 		add	ip, r3, #48
 6133              	.LVL505:
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6134              		.loc 1 2732 41 view .LVU2131
 6135 0058 02F6E832 		addw	r2, r2, #3048
 6136              	.LVL506:
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6137              		.loc 1 2732 28 view .LVU2132
 6138 005c 9A62     		str	r2, [r3, #40]
2731:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6139              		.loc 1 2731 35 view .LVU2133
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 205


 6140 005e C3E90840 		strd	r4, r0, [r3, #32]
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6141              		.loc 1 2732 9 is_stmt 1 view .LVU2134
2735:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 6142              		.loc 1 2735 9 view .LVU2135
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6143              		.loc 1 2737 13 view .LVU2136
 6144 0062 C3F82CC0 		str	ip, [r3, #44]
 6145              	.LVL507:
2744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6146              		.loc 1 2744 9 view .LVU2137
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6147              		.loc 1 2732 41 is_stmt 0 view .LVU2138
 6148 0066 1C37     		adds	r7, r7, #28
2745:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6149              		.loc 1 2745 53 view .LVU2139
 6150 0068 C1E90A2C 		strd	r2, ip, [r1, #40]
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6151              		.loc 1 2725 32 is_stmt 1 view .LVU2140
 6152              	.LVL508:
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6153              		.loc 1 2725 19 view .LVU2141
2727:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6154              		.loc 1 2727 9 view .LVU2142
2730:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6155              		.loc 1 2730 9 view .LVU2143
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6156              		.loc 1 2732 41 is_stmt 0 view .LVU2144
 6157 006c 1036     		adds	r6, r6, #16
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6158              		.loc 1 2737 70 view .LVU2145
 6159 006e 03F14002 		add	r2, r3, #64
 6160              	.LVL509:
2731:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6161              		.loc 1 2731 35 view .LVU2146
 6162 0072 C3E90C40 		strd	r4, r0, [r3, #48]
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6163              		.loc 1 2732 9 is_stmt 1 view .LVU2147
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6164              		.loc 1 2732 28 is_stmt 0 view .LVU2148
 6165 0076 9F63     		str	r7, [r3, #56]
 6166              	.LVL510:
2735:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 6167              		.loc 1 2735 9 is_stmt 1 view .LVU2149
2737:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6168              		.loc 1 2737 13 view .LVU2150
 6169 0078 DA63     		str	r2, [r3, #60]
2744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6170              		.loc 1 2744 9 view .LVU2151
2745:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6171              		.loc 1 2745 53 is_stmt 0 view .LVU2152
 6172 007a C1E90E72 		strd	r7, r2, [r1, #56]
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6173              		.loc 1 2725 32 is_stmt 1 view .LVU2153
 6174              	.LVL511:
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6175              		.loc 1 2725 19 view .LVU2154
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 206


2727:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6176              		.loc 1 2727 9 view .LVU2155
2730:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6177              		.loc 1 2730 9 view .LVU2156
2731:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6178              		.loc 1 2731 35 is_stmt 0 view .LVU2157
 6179 007e C3E91040 		strd	r4, r0, [r3, #64]
2732:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6180              		.loc 1 2732 9 is_stmt 1 view .LVU2158
 6181 0082 C3E91265 		strd	r6, r5, [r3, #72]
2744:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6182              		.loc 1 2744 9 view .LVU2159
2745:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6183              		.loc 1 2745 53 is_stmt 0 view .LVU2160
 6184 0086 C1E91265 		strd	r6, r5, [r1, #72]
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6185              		.loc 1 2725 32 is_stmt 1 view .LVU2161
 6186              	.LVL512:
2725:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6187              		.loc 1 2725 19 view .LVU2162
2749:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6188              		.loc 1 2749 5 view .LVU2163
2749:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6189              		.loc 1 2749 38 is_stmt 0 view .LVU2164
 6190 008a 0964     		str	r1, [r1, #64]
2750:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6191              		.loc 1 2750 1 view .LVU2165
 6192 008c F0BD     		pop	{r4, r5, r6, r7, pc}
 6193              	.LVL513:
 6194              	.L569:
2693:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 6195              		.loc 1 2693 9 is_stmt 1 view .LVU2166
2694:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 6196              		.loc 1 2694 9 view .LVU2167
2695:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 6197              		.loc 1 2695 9 view .LVU2168
2696:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6198              		.loc 1 2696 9 view .LVU2169
2699:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6199              		.loc 1 2699 9 view .LVU2170
2702:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 6200              		.loc 1 2702 9 view .LVU2171
2702:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 6201              		.loc 1 2702 28 is_stmt 0 view .LVU2172
 6202 008e 0B4D     		ldr	r5, .L570+20
2702:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 6203              		.loc 1 2702 26 view .LVU2173
 6204 0090 0548     		ldr	r0, .L570
 6205              	.LVL514:
2703:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 6206              		.loc 1 2703 28 view .LVU2174
 6207 0092 0B4A     		ldr	r2, .L570+24
2704:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 6208              		.loc 1 2704 32 view .LVU2175
 6209 0094 0B4B     		ldr	r3, .L570+28
2702:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 6210              		.loc 1 2702 26 view .LVU2176
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 207


 6211 0096 0561     		str	r5, [r0, #16]
2703:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 6212              		.loc 1 2703 9 is_stmt 1 view .LVU2177
2699:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6213              		.loc 1 2699 21 is_stmt 0 view .LVU2178
 6214 0098 4FF00474 		mov	r4, #34603008
2703:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 6215              		.loc 1 2703 28 view .LVU2179
 6216 009c 1560     		str	r5, [r2]
2704:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 6217              		.loc 1 2704 9 is_stmt 1 view .LVU2180
2704:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 6218              		.loc 1 2704 32 is_stmt 0 view .LVU2181
 6219 009e 1960     		str	r1, [r3]
2694:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 6220              		.loc 1 2694 13 view .LVU2182
 6221 00a0 094A     		ldr	r2, .L570+32
2693:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 6222              		.loc 1 2693 18 view .LVU2183
 6223 00a2 2B46     		mov	r3, r5
2686:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 6224              		.loc 1 2686 32 view .LVU2184
 6225 00a4 0020     		movs	r0, #0
 6226 00a6 BCE7     		b	.L567
 6227              	.L571:
 6228              		.align	2
 6229              	.L570:
 6230 00a8 00900240 		.word	1073909760
 6231 00ac 00000000 		.word	.LANCHOR4
 6232 00b0 00000000 		.word	.LANCHOR2
 6233 00b4 00000000 		.word	.LANCHOR5
 6234 00b8 00000000 		.word	rx_buff
 6235 00bc 00000000 		.word	.LANCHOR1
 6236 00c0 00000000 		.word	.LANCHOR3
 6237 00c4 00000000 		.word	.LANCHOR6
 6238 00c8 00000000 		.word	tx_buff
 6239              		.cfi_endproc
 6240              	.LFE175:
 6242              		.section	.text.enet_ptp_normal_descriptors_ring_init,"ax",%progbits
 6243              		.align	1
 6244              		.p2align 2,,3
 6245              		.global	enet_ptp_normal_descriptors_ring_init
 6246              		.syntax unified
 6247              		.thumb
 6248              		.thumb_func
 6250              	enet_ptp_normal_descriptors_ring_init:
 6251              	.LVL515:
 6252              	.LFB176:
2763:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 6253              		.loc 1 2763 1 is_stmt 1 view -0
 6254              		.cfi_startproc
 6255              		@ args = 0, pretend = 0, frame = 0
 6256              		@ frame_needed = 0, uses_anonymous_args = 0
2764:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 6257              		.loc 1 2764 5 view .LVU2186
2765:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 6258              		.loc 1 2765 5 view .LVU2187
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 208


2766:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 6259              		.loc 1 2766 5 view .LVU2188
2767:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6260              		.loc 1 2767 5 view .LVU2189
2770:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 6261              		.loc 1 2770 5 view .LVU2190
2770:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 6262              		.loc 1 2770 19 is_stmt 0 view .LVU2191
 6263 0000 2D4A     		ldr	r2, .L579
 6264 0002 1368     		ldr	r3, [r2]
 6265 0004 23F07C03 		bic	r3, r3, #124
2763:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 6266              		.loc 1 2763 1 view .LVU2192
 6267 0008 F0B5     		push	{r4, r5, r6, r7, lr}
 6268              	.LCFI49:
 6269              		.cfi_def_cfa_offset 20
 6270              		.cfi_offset 4, -20
 6271              		.cfi_offset 5, -16
 6272              		.cfi_offset 6, -12
 6273              		.cfi_offset 7, -8
 6274              		.cfi_offset 14, -4
2770:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 6275              		.loc 1 2770 19 view .LVU2193
 6276 000a 1360     		str	r3, [r2]
2771:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6277              		.loc 1 2771 5 is_stmt 1 view .LVU2194
2771:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6278              		.loc 1 2771 19 is_stmt 0 view .LVU2195
 6279 000c 1368     		ldr	r3, [r2]
 6280 000e 1360     		str	r3, [r2]
2774:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 6281              		.loc 1 2774 5 is_stmt 1 view .LVU2196
2774:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 6282              		.loc 1 2774 7 is_stmt 0 view .LVU2197
 6283 0010 B0F5E00F 		cmp	r0, #7340032
 6284 0014 40D0     		beq	.L578
2791:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 6285              		.loc 1 2791 9 is_stmt 1 view .LVU2198
 6286              	.LVL516:
2792:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 6287              		.loc 1 2792 9 view .LVU2199
2793:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 6288              		.loc 1 2793 9 view .LVU2200
2794:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6289              		.loc 1 2794 9 view .LVU2201
2797:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
 6290              		.loc 1 2797 9 view .LVU2202
2799:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6291              		.loc 1 2799 9 view .LVU2203
2802:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 6292              		.loc 1 2802 9 view .LVU2204
2802:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 6293              		.loc 1 2802 28 is_stmt 0 view .LVU2205
 6294 0016 294B     		ldr	r3, .L579+4
2802:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 6295              		.loc 1 2802 26 view .LVU2206
 6296 0018 D360     		str	r3, [r2, #12]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 209


2803:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 6297              		.loc 1 2803 9 is_stmt 1 view .LVU2207
2804:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6298              		.loc 1 2804 32 is_stmt 0 view .LVU2208
 6299 001a 294A     		ldr	r2, .L579+8
2803:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 6300              		.loc 1 2803 28 view .LVU2209
 6301 001c 294C     		ldr	r4, .L579+12
2804:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6302              		.loc 1 2804 32 view .LVU2210
 6303 001e 1160     		str	r1, [r2]
 6304 0020 DFF8A4C0 		ldr	ip, .L579+16
2792:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 6305              		.loc 1 2792 13 view .LVU2211
 6306 0024 294A     		ldr	r2, .L579+20
2803:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 6307              		.loc 1 2803 28 view .LVU2212
 6308 0026 2360     		str	r3, [r4]
2804:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6309              		.loc 1 2804 9 is_stmt 1 view .LVU2213
2804:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6310              		.loc 1 2804 32 is_stmt 0 view .LVU2214
 6311 0028 48F2F457 		movw	r7, #34292
2799:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6312              		.loc 1 2799 22 view .LVU2215
 6313 002c 40F2F454 		movw	r4, #1524
2797:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
 6314              		.loc 1 2797 21 view .LVU2216
 6315 0030 4FF00045 		mov	r5, #-2147483648
 6316              	.LVL517:
 6317              	.L574:
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6318              		.loc 1 2808 5 is_stmt 1 view .LVU2217
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6319              		.loc 1 2808 19 view .LVU2218
2810:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6320              		.loc 1 2810 9 view .LVU2219
2813:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6321              		.loc 1 2813 9 view .LVU2220
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6322              		.loc 1 2829 59 is_stmt 0 view .LVU2221
 6323 0034 DE68     		ldr	r6, [r3, #12]
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6324              		.loc 1 2815 28 view .LVU2222
 6325 0036 9A60     		str	r2, [r3, #8]
2814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6326              		.loc 1 2814 35 view .LVU2223
 6327 0038 C3E90054 		strd	r5, r4, [r3]
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6328              		.loc 1 2815 9 is_stmt 1 view .LVU2224
2818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 6329              		.loc 1 2818 9 view .LVU2225
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6330              		.loc 1 2828 9 view .LVU2226
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6331              		.loc 1 2829 53 is_stmt 0 view .LVU2227
 6332 003c CE60     		str	r6, [r1, #12]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 210


 6333 003e D3F81CE0 		ldr	lr, [r3, #28]
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6334              		.loc 1 2828 43 view .LVU2228
 6335 0042 8A60     		str	r2, [r1, #8]
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6336              		.loc 1 2829 9 is_stmt 1 view .LVU2229
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6337              		.loc 1 2808 32 view .LVU2230
 6338              	.LVL518:
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6339              		.loc 1 2808 19 view .LVU2231
2810:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6340              		.loc 1 2810 9 view .LVU2232
2813:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6341              		.loc 1 2813 9 view .LVU2233
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6342              		.loc 1 2815 41 is_stmt 0 view .LVU2234
 6343 0044 02F2F456 		addw	r6, r2, #1524
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6344              		.loc 1 2815 28 view .LVU2235
 6345 0048 9E61     		str	r6, [r3, #24]
2814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6346              		.loc 1 2814 35 view .LVU2236
 6347 004a C3E90454 		strd	r5, r4, [r3, #16]
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6348              		.loc 1 2815 9 is_stmt 1 view .LVU2237
2818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 6349              		.loc 1 2818 9 view .LVU2238
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6350              		.loc 1 2828 9 view .LVU2239
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6351              		.loc 1 2828 43 is_stmt 0 view .LVU2240
 6352 004e C1E9066E 		strd	r6, lr, [r1, #24]
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6353              		.loc 1 2829 9 is_stmt 1 view .LVU2241
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6354              		.loc 1 2808 32 view .LVU2242
 6355              	.LVL519:
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6356              		.loc 1 2808 19 view .LVU2243
2810:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6357              		.loc 1 2810 9 view .LVU2244
2813:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6358              		.loc 1 2813 9 view .LVU2245
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6359              		.loc 1 2829 53 is_stmt 0 view .LVU2246
 6360 0052 D3F82CE0 		ldr	lr, [r3, #44]
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6361              		.loc 1 2815 41 view .LVU2247
 6362 0056 02F6E836 		addw	r6, r2, #3048
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6363              		.loc 1 2815 28 view .LVU2248
 6364 005a 9E62     		str	r6, [r3, #40]
2814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6365              		.loc 1 2814 35 view .LVU2249
 6366 005c C3E90854 		strd	r5, r4, [r3, #32]
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 211


 6367              		.loc 1 2815 9 is_stmt 1 view .LVU2250
2818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 6368              		.loc 1 2818 9 view .LVU2251
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6369              		.loc 1 2828 9 view .LVU2252
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6370              		.loc 1 2828 43 is_stmt 0 view .LVU2253
 6371 0060 C1E90A6E 		strd	r6, lr, [r1, #40]
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6372              		.loc 1 2829 9 is_stmt 1 view .LVU2254
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6373              		.loc 1 2808 32 view .LVU2255
 6374              	.LVL520:
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6375              		.loc 1 2808 19 view .LVU2256
2810:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6376              		.loc 1 2810 9 view .LVU2257
2813:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6377              		.loc 1 2813 9 view .LVU2258
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6378              		.loc 1 2815 41 is_stmt 0 view .LVU2259
 6379 0064 02F58E56 		add	r6, r2, #4544
 6380 0068 1C36     		adds	r6, r6, #28
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6381              		.loc 1 2815 28 view .LVU2260
 6382 006a 9E63     		str	r6, [r3, #56]
2814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6383              		.loc 1 2814 35 view .LVU2261
 6384 006c C3E90C54 		strd	r5, r4, [r3, #48]
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6385              		.loc 1 2815 9 is_stmt 1 view .LVU2262
2818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 6386              		.loc 1 2818 9 view .LVU2263
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6387              		.loc 1 2828 9 view .LVU2264
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6388              		.loc 1 2815 41 is_stmt 0 view .LVU2265
 6389 0070 02F5BE52 		add	r2, r2, #6080
 6390              	.LVL521:
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6391              		.loc 1 2828 43 view .LVU2266
 6392 0074 8E63     		str	r6, [r1, #56]
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6393              		.loc 1 2829 9 is_stmt 1 view .LVU2267
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6394              		.loc 1 2829 59 is_stmt 0 view .LVU2268
 6395 0076 DE6B     		ldr	r6, [r3, #60]
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6396              		.loc 1 2829 53 view .LVU2269
 6397 0078 CE63     		str	r6, [r1, #60]
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6398              		.loc 1 2808 32 is_stmt 1 view .LVU2270
 6399              	.LVL522:
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6400              		.loc 1 2808 19 view .LVU2271
2810:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6401              		.loc 1 2810 9 view .LVU2272
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 212


2813:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 6402              		.loc 1 2813 9 view .LVU2273
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6403              		.loc 1 2815 41 is_stmt 0 view .LVU2274
 6404 007a 1032     		adds	r2, r2, #16
 6405              	.LVL523:
2819:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 6406              		.loc 1 2819 15 view .LVU2275
 6407 007c B0F5E00F 		cmp	r0, #7340032
2814:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 6408              		.loc 1 2814 35 view .LVU2276
 6409 0080 C3E91054 		strd	r5, r4, [r3, #64]
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6410              		.loc 1 2815 9 is_stmt 1 view .LVU2277
2815:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6411              		.loc 1 2815 28 is_stmt 0 view .LVU2278
 6412 0084 9A64     		str	r2, [r3, #72]
2818:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 6413              		.loc 1 2818 9 is_stmt 1 view .LVU2279
2819:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 6414              		.loc 1 2819 13 view .LVU2280
2821:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
 6415              		.loc 1 2821 17 view .LVU2281
2821:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             } else {
 6416              		.loc 1 2821 30 is_stmt 0 view .LVU2282
 6417 0086 0CBF     		ite	eq
 6418 0088 C3F840C0 		streq	ip, [r3, #64]
2824:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 6419              		.loc 1 2824 17 is_stmt 1 view .LVU2283
2824:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 6420              		.loc 1 2824 43 is_stmt 0 view .LVU2284
 6421 008c 5F64     		strne	r7, [r3, #68]
2828:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 6422              		.loc 1 2828 9 is_stmt 1 view .LVU2285
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6423              		.loc 1 2829 59 is_stmt 0 view .LVU2286
 6424 008e DB6C     		ldr	r3, [r3, #76]
 6425              	.LVL524:
2829:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6426              		.loc 1 2829 53 view .LVU2287
 6427 0090 C1E91223 		strd	r2, r3, [r1, #72]
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6428              		.loc 1 2808 32 is_stmt 1 view .LVU2288
 6429              	.LVL525:
2808:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 6430              		.loc 1 2808 19 view .LVU2289
2833:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6431              		.loc 1 2833 5 view .LVU2290
2833:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6432              		.loc 1 2833 38 is_stmt 0 view .LVU2291
 6433 0094 0964     		str	r1, [r1, #64]
2834:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6434              		.loc 1 2834 1 view .LVU2292
 6435 0096 F0BD     		pop	{r4, r5, r6, r7, pc}
 6436              	.LVL526:
 6437              	.L578:
2776:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 213


 6438              		.loc 1 2776 9 is_stmt 1 view .LVU2293
2777:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 6439              		.loc 1 2777 9 view .LVU2294
2778:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 6440              		.loc 1 2778 9 view .LVU2295
2779:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6441              		.loc 1 2779 9 view .LVU2296
2782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6442              		.loc 1 2782 9 view .LVU2297
2785:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 6443              		.loc 1 2785 9 view .LVU2298
2785:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 6444              		.loc 1 2785 28 is_stmt 0 view .LVU2299
 6445 0098 0D4B     		ldr	r3, .L579+24
2786:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 6446              		.loc 1 2786 28 view .LVU2300
 6447 009a 0E4C     		ldr	r4, .L579+28
2785:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 6448              		.loc 1 2785 26 view .LVU2301
 6449 009c 1361     		str	r3, [r2, #16]
2786:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 6450              		.loc 1 2786 9 is_stmt 1 view .LVU2302
2787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 6451              		.loc 1 2787 32 is_stmt 0 view .LVU2303
 6452 009e 0E4A     		ldr	r2, .L579+32
2786:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 6453              		.loc 1 2786 28 view .LVU2304
 6454 00a0 2360     		str	r3, [r4]
2787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 6455              		.loc 1 2787 9 is_stmt 1 view .LVU2305
2787:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     } else {
 6456              		.loc 1 2787 32 is_stmt 0 view .LVU2306
 6457 00a2 1160     		str	r1, [r2]
 6458 00a4 4FF40047 		mov	r7, #32768
2777:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 6459              		.loc 1 2777 13 view .LVU2307
 6460 00a8 0C4A     		ldr	r2, .L579+36
 6461 00aa 4FF0087C 		mov	ip, #35651584
2765:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 6462              		.loc 1 2765 32 view .LVU2308
 6463 00ae 0024     		movs	r4, #0
2782:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6464              		.loc 1 2782 21 view .LVU2309
 6465 00b0 4FF00075 		mov	r5, #33554432
 6466 00b4 BEE7     		b	.L574
 6467              	.L580:
 6468 00b6 00BF     		.align	2
 6469              	.L579:
 6470 00b8 00900240 		.word	1073909760
 6471 00bc 00000000 		.word	.LANCHOR2
 6472 00c0 00000000 		.word	.LANCHOR5
 6473 00c4 00000000 		.word	.LANCHOR4
 6474 00c8 00002080 		.word	-2145386496
 6475 00cc 00000000 		.word	rx_buff
 6476 00d0 00000000 		.word	.LANCHOR1
 6477 00d4 00000000 		.word	.LANCHOR3
 6478 00d8 00000000 		.word	.LANCHOR6
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 214


 6479 00dc 00000000 		.word	tx_buff
 6480              		.cfi_endproc
 6481              	.LFE176:
 6483              		.section	.text.enet_ptpframe_receive_normal_mode,"ax",%progbits
 6484              		.align	1
 6485              		.p2align 2,,3
 6486              		.global	enet_ptpframe_receive_normal_mode
 6487              		.syntax unified
 6488              		.thumb
 6489              		.thumb_func
 6491              	enet_ptpframe_receive_normal_mode:
 6492              	.LVL527:
 6493              	.LFB177:
2845:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 6494              		.loc 1 2845 1 is_stmt 1 view -0
 6495              		.cfi_startproc
 6496              		@ args = 0, pretend = 0, frame = 0
 6497              		@ frame_needed = 0, uses_anonymous_args = 0
2846:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6498              		.loc 1 2846 5 view .LVU2311
2849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 6499              		.loc 1 2849 5 view .LVU2312
2845:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 6500              		.loc 1 2845 1 is_stmt 0 view .LVU2313
 6501 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 6502              	.LCFI50:
 6503              		.cfi_def_cfa_offset 20
 6504              		.cfi_offset 4, -20
 6505              		.cfi_offset 5, -16
 6506              		.cfi_offset 6, -12
 6507              		.cfi_offset 7, -8
 6508              		.cfi_offset 14, -4
2849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 6509              		.loc 1 2849 46 view .LVU2314
 6510 0002 314C     		ldr	r4, .L612
 6511 0004 2668     		ldr	r6, [r4]
 6512 0006 3368     		ldr	r3, [r6]
2849:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 6513              		.loc 1 2849 7 view .LVU2315
 6514 0008 002B     		cmp	r3, #0
 6515 000a 26DB     		blt	.L592
2854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 6516              		.loc 1 2854 5 is_stmt 1 view .LVU2316
2854:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 6517              		.loc 1 2854 7 is_stmt 0 view .LVU2317
 6518 000c 38B3     		cbz	r0, .L609
2856:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 6519              		.loc 1 2856 9 is_stmt 1 view .LVU2318
2857:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 6520              		.loc 1 2857 85 is_stmt 0 view .LVU2319
 6521 000e 03F40345 		and	r5, r3, #33536
2856:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 6522              		.loc 1 2856 11 view .LVU2320
 6523 0012 B5F5407F 		cmp	r5, #768
 6524 0016 20D1     		bne	.L592
2861:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 6525              		.loc 1 2861 13 is_stmt 1 view .LVU2321
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 215


2863:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 6526              		.loc 1 2863 27 is_stmt 0 view .LVU2322
 6527 0018 2C4D     		ldr	r5, .L612+4
 6528 001a 2F68     		ldr	r7, [r5]
2861:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 6529              		.loc 1 2861 20 view .LVU2323
 6530 001c C3F30D4C 		ubfx	ip, r3, #16, #14
2863:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 6531              		.loc 1 2863 15 view .LVU2324
 6532 0020 BF01     		lsls	r7, r7, #6
2861:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 6533              		.loc 1 2861 18 view .LVU2325
 6534 0022 ACF10405 		sub	r5, ip, #4
 6535              	.LVL528:
2863:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 6536              		.loc 1 2863 13 is_stmt 1 view .LVU2326
2863:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 6537              		.loc 1 2863 15 is_stmt 0 view .LVU2327
 6538 0026 03D5     		bpl	.L584
2864:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 6539              		.loc 1 2864 22 discriminator 1 view .LVU2328
 6540 0028 13F0200F 		tst	r3, #32
 6541 002c 18BF     		it	ne
 6542 002e 6546     		movne	r5, ip
 6543              	.LVL529:
 6544              	.L584:
2868:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 return ERROR;
 6545              		.loc 1 2868 13 is_stmt 1 view .LVU2329
2868:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 return ERROR;
 6546              		.loc 1 2868 15 is_stmt 0 view .LVU2330
 6547 0030 8D42     		cmp	r5, r1
 6548 0032 12D8     		bhi	.L592
2873:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 6549              		.loc 1 2873 30 is_stmt 1 view .LVU2331
2873:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 6550              		.loc 1 2873 13 is_stmt 0 view .LVU2332
 6551 0034 9DB1     		cbz	r5, .L609
 6552 0036 431E     		subs	r3, r0, #1
 6553 0038 03EB050E 		add	lr, r3, r5
 6554 003c 244D     		ldr	r5, .L612+8
 6555              	.LVL530:
2873:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 6556              		.loc 1 2873 13 view .LVU2333
 6557 003e C0F10100 		rsb	r0, r0, #1
 6558              	.LVL531:
 6559              	.L585:
2874:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 6560              		.loc 1 2874 17 is_stmt 1 discriminator 3 view .LVU2334
2874:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 6561              		.loc 1 2874 92 is_stmt 0 discriminator 3 view .LVU2335
 6562 0042 2968     		ldr	r1, [r5]
2874:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 6563              		.loc 1 2874 108 discriminator 3 view .LVU2336
 6564 0044 00EB030C 		add	ip, r0, r3
 6565 0048 8968     		ldr	r1, [r1, #8]
2874:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 6566              		.loc 1 2874 41 discriminator 3 view .LVU2337
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 216


 6567 004a 1CF80110 		ldrb	r1, [ip, r1]	@ zero_extendqisi2
2874:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             }
 6568              		.loc 1 2874 38 discriminator 3 view .LVU2338
 6569 004e 03F8011F 		strb	r1, [r3, #1]!
 6570              	.LVL532:
2873:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 6571              		.loc 1 2873 45 is_stmt 1 discriminator 3 view .LVU2339
2873:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 6572              		.loc 1 2873 30 discriminator 3 view .LVU2340
2873:lib/GD32F4xx/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 6573              		.loc 1 2873 13 is_stmt 0 discriminator 3 view .LVU2341
 6574 0052 7345     		cmp	r3, lr
 6575 0054 F5D1     		bne	.L585
2882:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 6576              		.loc 1 2882 38 view .LVU2342
 6577 0056 2668     		ldr	r6, [r4]
 6578 0058 02E0     		b	.L583
 6579              	.LVL533:
 6580              	.L592:
2850:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6581              		.loc 1 2850 16 view .LVU2343
 6582 005a 0020     		movs	r0, #0
 6583              	.LVL534:
2928:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6584              		.loc 1 2928 1 view .LVU2344
 6585 005c F0BD     		pop	{r4, r5, r6, r7, pc}
 6586              	.LVL535:
 6587              	.L609:
2928:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6588              		.loc 1 2928 1 view .LVU2345
 6589 005e 1C4D     		ldr	r5, .L612+8
 6590              	.LVL536:
 6591              	.L583:
2882:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 6592              		.loc 1 2882 5 is_stmt 1 view .LVU2346
2882:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 6593              		.loc 1 2882 38 is_stmt 0 view .LVU2347
 6594 0060 B368     		ldr	r3, [r6, #8]
2882:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 6595              		.loc 1 2882 18 view .LVU2348
 6596 0062 1360     		str	r3, [r2]
2883:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6597              		.loc 1 2883 5 is_stmt 1 view .LVU2349
2883:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6598              		.loc 1 2883 38 is_stmt 0 view .LVU2350
 6599 0064 F368     		ldr	r3, [r6, #12]
2883:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6600              		.loc 1 2883 18 view .LVU2351
 6601 0066 5360     		str	r3, [r2, #4]
2885:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 6602              		.loc 1 2885 5 is_stmt 1 view .LVU2352
2885:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 6603              		.loc 1 2885 63 is_stmt 0 view .LVU2353
 6604 0068 2A68     		ldr	r2, [r5]
 6605              	.LVL537:
2886:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6606              		.loc 1 2886 5 is_stmt 1 view .LVU2354
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 217


2885:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 6607              		.loc 1 2885 38 is_stmt 0 view .LVU2355
 6608 006a D2E90213 		ldrd	r1, r3, [r2, #8]
 6609 006e C6E90213 		strd	r1, r3, [r6, #8]
2889:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6610              		.loc 1 2889 5 is_stmt 1 view .LVU2356
2889:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6611              		.loc 1 2889 32 is_stmt 0 view .LVU2357
 6612 0072 4FF00043 		mov	r3, #-2147483648
 6613 0076 3360     		str	r3, [r6]
2892:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 6614              		.loc 1 2892 5 is_stmt 1 view .LVU2358
2892:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 6615              		.loc 1 2892 28 is_stmt 0 view .LVU2359
 6616 0078 164B     		ldr	r3, .L612+12
 6617 007a 5969     		ldr	r1, [r3, #20]
2892:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 6618              		.loc 1 2892 7 view .LVU2360
 6619 007c 0806     		lsls	r0, r1, #24
 6620 007e 03D5     		bpl	.L586
2894:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 6621              		.loc 1 2894 9 is_stmt 1 view .LVU2361
2894:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 6622              		.loc 1 2894 23 is_stmt 0 view .LVU2362
 6623 0080 8021     		movs	r1, #128
 6624 0082 5961     		str	r1, [r3, #20]
2896:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6625              		.loc 1 2896 9 is_stmt 1 view .LVU2363
2896:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6626              		.loc 1 2896 23 is_stmt 0 view .LVU2364
 6627 0084 0021     		movs	r1, #0
 6628 0086 9960     		str	r1, [r3, #8]
 6629              	.L586:
2902:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 6630              		.loc 1 2902 5 is_stmt 1 view .LVU2365
2902:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 6631              		.loc 1 2902 46 is_stmt 0 view .LVU2366
 6632 0088 7368     		ldr	r3, [r6, #4]
2902:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 6633              		.loc 1 2902 7 view .LVU2367
 6634 008a 5904     		lsls	r1, r3, #17
 6635 008c 08D4     		bmi	.L611
2914:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 6636              		.loc 1 2914 9 is_stmt 1 view .LVU2368
2914:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 6637              		.loc 1 2914 11 is_stmt 0 view .LVU2369
 6638 008e 1B04     		lsls	r3, r3, #16
 6639 0090 0FD5     		bpl	.L589
2916:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 6640              		.loc 1 2916 13 is_stmt 1 view .LVU2370
2916:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 6641              		.loc 1 2916 62 is_stmt 0 view .LVU2371
 6642 0092 1049     		ldr	r1, .L612+12
2919:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6643              		.loc 1 2919 36 view .LVU2372
 6644 0094 1368     		ldr	r3, [r2]
2916:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 218


 6645              		.loc 1 2916 62 view .LVU2373
 6646 0096 CA68     		ldr	r2, [r1, #12]
2916:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 6647              		.loc 1 2916 32 view .LVU2374
 6648 0098 2260     		str	r2, [r4]
 6649              	.L610:
2919:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6650              		.loc 1 2919 13 is_stmt 1 view .LVU2375
2919:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6651              		.loc 1 2919 36 is_stmt 0 view .LVU2376
 6652 009a 2B60     		str	r3, [r5]
2927:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6653              		.loc 1 2927 12 view .LVU2377
 6654 009c 0120     		movs	r0, #1
2928:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6655              		.loc 1 2928 1 view .LVU2378
 6656 009e F0BD     		pop	{r4, r5, r6, r7, pc}
 6657              	.L611:
2903:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 6658              		.loc 1 2903 9 is_stmt 1 view .LVU2379
2905:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 6659              		.loc 1 2905 40 is_stmt 0 view .LVU2380
 6660 00a0 1368     		ldr	r3, [r2]
2903:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 6661              		.loc 1 2903 28 view .LVU2381
 6662 00a2 D168     		ldr	r1, [r2, #12]
 6663 00a4 2160     		str	r1, [r4]
2905:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 6664              		.loc 1 2905 9 is_stmt 1 view .LVU2382
2905:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 6665              		.loc 1 2905 11 is_stmt 0 view .LVU2383
 6666 00a6 002B     		cmp	r3, #0
 6667 00a8 F7D1     		bne	.L610
2910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6668              		.loc 1 2910 13 is_stmt 1 view .LVU2384
2910:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6669              		.loc 1 2910 35 is_stmt 0 view .LVU2385
 6670 00aa 1032     		adds	r2, r2, #16
 6671 00ac 2A60     		str	r2, [r5]
2927:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6672              		.loc 1 2927 12 view .LVU2386
 6673 00ae 0120     		movs	r0, #1
2928:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6674              		.loc 1 2928 1 view .LVU2387
 6675 00b0 F0BD     		pop	{r4, r5, r6, r7, pc}
 6676              	.L589:
2922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 6677              		.loc 1 2922 13 is_stmt 1 view .LVU2388
2922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 6678              		.loc 1 2922 124 is_stmt 0 view .LVU2389
 6679 00b2 084B     		ldr	r3, .L612+12
 6680 00b4 1B68     		ldr	r3, [r3]
 6681 00b6 C3F38403 		ubfx	r3, r3, #2, #5
2922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 6682              		.loc 1 2922 61 view .LVU2390
 6683 00ba 1033     		adds	r3, r3, #16
2923:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 219


 6684              		.loc 1 2923 36 view .LVU2391
 6685 00bc 1032     		adds	r2, r2, #16
2922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 6686              		.loc 1 2922 61 view .LVU2392
 6687 00be 3344     		add	r3, r3, r6
2923:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6688              		.loc 1 2923 36 view .LVU2393
 6689 00c0 2A60     		str	r2, [r5]
2922:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 6690              		.loc 1 2922 32 view .LVU2394
 6691 00c2 2360     		str	r3, [r4]
2923:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6692              		.loc 1 2923 13 is_stmt 1 view .LVU2395
2927:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6693              		.loc 1 2927 12 is_stmt 0 view .LVU2396
 6694 00c4 0120     		movs	r0, #1
2928:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6695              		.loc 1 2928 1 view .LVU2397
 6696 00c6 F0BD     		pop	{r4, r5, r6, r7, pc}
 6697              	.L613:
 6698              		.align	2
 6699              	.L612:
 6700 00c8 00000000 		.word	.LANCHOR4
 6701 00cc 00800240 		.word	1073905664
 6702 00d0 00000000 		.word	.LANCHOR5
 6703 00d4 00900240 		.word	1073909760
 6704              		.cfi_endproc
 6705              	.LFE177:
 6707              		.section	.text.enet_ptpframe_transmit_normal_mode,"ax",%progbits
 6708              		.align	1
 6709              		.p2align 2,,3
 6710              		.global	enet_ptpframe_transmit_normal_mode
 6711              		.syntax unified
 6712              		.thumb
 6713              		.thumb_func
 6715              	enet_ptpframe_transmit_normal_mode:
 6716              	.LVL538:
 6717              	.LFB178:
2940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
 6718              		.loc 1 2940 1 is_stmt 1 view -0
 6719              		.cfi_startproc
 6720              		@ args = 0, pretend = 0, frame = 0
 6721              		@ frame_needed = 0, uses_anonymous_args = 0
2941:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
 6722              		.loc 1 2941 5 view .LVU2399
2942:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6723              		.loc 1 2942 5 view .LVU2400
2945:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 6724              		.loc 1 2945 5 view .LVU2401
2940:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
 6725              		.loc 1 2940 1 is_stmt 0 view .LVU2402
 6726 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 6727              	.LCFI51:
 6728              		.cfi_def_cfa_offset 20
 6729              		.cfi_offset 4, -20
 6730              		.cfi_offset 5, -16
 6731              		.cfi_offset 6, -12
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 220


 6732              		.cfi_offset 7, -8
 6733              		.cfi_offset 14, -4
2945:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 6734              		.loc 1 2945 46 view .LVU2403
 6735 0002 314D     		ldr	r5, .L645
 6736 0004 2C68     		ldr	r4, [r5]
 6737 0006 2368     		ldr	r3, [r4]
2945:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 6738              		.loc 1 2945 7 view .LVU2404
 6739 0008 002B     		cmp	r3, #0
 6740 000a 2BDB     		blt	.L617
2950:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 6741              		.loc 1 2950 5 is_stmt 1 view .LVU2405
2950:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         return ERROR;
 6742              		.loc 1 2950 7 is_stmt 0 view .LVU2406
 6743 000c 40F2F456 		movw	r6, #1524
 6744 0010 B142     		cmp	r1, r6
 6745 0012 27D8     		bhi	.L617
2955:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 6746              		.loc 1 2955 5 is_stmt 1 view .LVU2407
2955:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 6747              		.loc 1 2955 7 is_stmt 0 view .LVU2408
 6748 0014 90B1     		cbz	r0, .L618
2957:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 6749              		.loc 1 2957 26 is_stmt 1 view .LVU2409
2957:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 6750              		.loc 1 2957 9 is_stmt 0 view .LVU2410
 6751 0016 89B1     		cbz	r1, .L618
 6752 0018 4618     		adds	r6, r0, r1
 6753 001a 2C4F     		ldr	r7, .L645+4
 6754 001c 431E     		subs	r3, r0, #1
 6755 001e 013E     		subs	r6, r6, #1
 6756 0020 C0F10100 		rsb	r0, r0, #1
 6757              	.LVL539:
 6758              	.L619:
2958:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6759              		.loc 1 2958 13 is_stmt 1 discriminator 3 view .LVU2411
2958:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6760              		.loc 1 2958 65 is_stmt 0 discriminator 3 view .LVU2412
 6761 0024 3C68     		ldr	r4, [r7]
2958:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6762              		.loc 1 2958 81 discriminator 3 view .LVU2413
 6763 0026 00EB030C 		add	ip, r0, r3
2958:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6764              		.loc 1 2958 95 discriminator 3 view .LVU2414
 6765 002a 13F801EF 		ldrb	lr, [r3, #1]!	@ zero_extendqisi2
 6766              	.LVL540:
2958:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6767              		.loc 1 2958 81 discriminator 3 view .LVU2415
 6768 002e A468     		ldr	r4, [r4, #8]
2957:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 6769              		.loc 1 2957 9 discriminator 3 view .LVU2416
 6770 0030 9E42     		cmp	r6, r3
2958:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6771              		.loc 1 2958 92 discriminator 3 view .LVU2417
 6772 0032 0CF804E0 		strb	lr, [ip, r4]
2957:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 221


 6773              		.loc 1 2957 43 is_stmt 1 discriminator 3 view .LVU2418
 6774              	.LVL541:
2957:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 6775              		.loc 1 2957 26 discriminator 3 view .LVU2419
2957:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 6776              		.loc 1 2957 9 is_stmt 0 discriminator 3 view .LVU2420
 6777 0036 F5D1     		bne	.L619
2962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 6778              		.loc 1 2962 23 view .LVU2421
 6779 0038 2C68     		ldr	r4, [r5]
2964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 6780              		.loc 1 2964 32 view .LVU2422
 6781 003a 2368     		ldr	r3, [r4]
 6782              	.LVL542:
 6783              	.L618:
2962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 6784              		.loc 1 2962 5 is_stmt 1 view .LVU2423
2969:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 6785              		.loc 1 2969 21 is_stmt 0 view .LVU2424
 6786 003c 244E     		ldr	r6, .L645+8
2962:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 6787              		.loc 1 2962 45 view .LVU2425
 6788 003e 6160     		str	r1, [r4, #4]
2964:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 6789              		.loc 1 2964 5 is_stmt 1 view .LVU2426
2966:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6790              		.loc 1 2966 5 view .LVU2427
2966:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6791              		.loc 1 2966 32 is_stmt 0 view .LVU2428
 6792 0040 43F03043 		orr	r3, r3, #-1342177280
 6793 0044 2360     		str	r3, [r4]
2969:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 6794              		.loc 1 2969 5 is_stmt 1 view .LVU2429
2969:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 6795              		.loc 1 2969 21 is_stmt 0 view .LVU2430
 6796 0046 7169     		ldr	r1, [r6, #20]
 6797              	.LVL543:
2970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6798              		.loc 1 2970 5 is_stmt 1 view .LVU2431
2970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6799              		.loc 1 2970 20 is_stmt 0 view .LVU2432
 6800 0048 7069     		ldr	r0, [r6, #20]
 6801              	.LVL544:
2972:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 6802              		.loc 1 2972 5 is_stmt 1 view .LVU2433
2969:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 6803              		.loc 1 2969 18 is_stmt 0 view .LVU2434
 6804 004a 01F00401 		and	r1, r1, #4
 6805              	.LVL545:
2970:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6806              		.loc 1 2970 17 view .LVU2435
 6807 004e 00F02000 		and	r0, r0, #32
 6808              	.LVL546:
2972:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 6809              		.loc 1 2972 32 view .LVU2436
 6810 0052 0143     		orrs	r1, r1, r0
 6811              	.LVL547:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 222


2972:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 6812              		.loc 1 2972 32 view .LVU2437
 6813 0054 03D0     		beq	.L620
2974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 6814              		.loc 1 2974 9 is_stmt 1 view .LVU2438
2976:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6815              		.loc 1 2976 23 is_stmt 0 view .LVU2439
 6816 0056 0023     		movs	r3, #0
2974:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 6817              		.loc 1 2974 23 view .LVU2440
 6818 0058 7161     		str	r1, [r6, #20]
 6819              	.LVL548:
2976:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6820              		.loc 1 2976 9 is_stmt 1 view .LVU2441
2976:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6821              		.loc 1 2976 23 is_stmt 0 view .LVU2442
 6822 005a 7360     		str	r3, [r6, #4]
2983:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 6823              		.loc 1 2983 51 view .LVU2443
 6824 005c 2368     		ldr	r3, [r4]
 6825              	.L620:
2980:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
 6826              		.loc 1 2980 5 is_stmt 1 view .LVU2444
2980:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
 6827              		.loc 1 2980 7 is_stmt 0 view .LVU2445
 6828 005e 5AB1     		cbz	r2, .L621
 6829 0060 9E03     		lsls	r6, r3, #14
 6830 0062 01D4     		bmi	.L643
 6831              	.LVL549:
 6832              	.L617:
2946:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6833              		.loc 1 2946 16 view .LVU2446
 6834 0064 0020     		movs	r0, #0
3028:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6835              		.loc 1 3028 1 view .LVU2447
 6836 0066 F0BD     		pop	{r4, r5, r6, r7, pc}
 6837              	.LVL550:
 6838              	.L643:
2982:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
 6839              		.loc 1 2982 9 is_stmt 1 view .LVU2448
2983:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 6840              		.loc 1 2983 13 view .LVU2449
2984:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
 6841              		.loc 1 2984 13 view .LVU2450
2985:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6842              		.loc 1 2985 16 view .LVU2451
2988:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             return ERROR;
 6843              		.loc 1 2988 9 view .LVU2452
2993:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 6844              		.loc 1 2993 9 view .LVU2453
2995:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 6845              		.loc 1 2995 42 is_stmt 0 view .LVU2454
 6846 0068 A168     		ldr	r1, [r4, #8]
2993:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 6847              		.loc 1 2993 36 view .LVU2455
 6848 006a 23F40033 		bic	r3, r3, #131072
 6849 006e 2360     		str	r3, [r4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 223


2995:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 6850              		.loc 1 2995 9 is_stmt 1 view .LVU2456
2995:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 6851              		.loc 1 2995 22 is_stmt 0 view .LVU2457
 6852 0070 1160     		str	r1, [r2]
2996:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6853              		.loc 1 2996 9 is_stmt 1 view .LVU2458
2996:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6854              		.loc 1 2996 42 is_stmt 0 view .LVU2459
 6855 0072 E368     		ldr	r3, [r4, #12]
2996:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 6856              		.loc 1 2996 22 view .LVU2460
 6857 0074 5360     		str	r3, [r2, #4]
3003:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 6858              		.loc 1 3003 46 view .LVU2461
 6859 0076 2368     		ldr	r3, [r4]
 6860              	.LVL551:
 6861              	.L621:
2998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 6862              		.loc 1 2998 5 is_stmt 1 view .LVU2462
2998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 6863              		.loc 1 2998 63 is_stmt 0 view .LVU2463
 6864 0078 1449     		ldr	r1, .L645+4
 6865 007a 0A68     		ldr	r2, [r1]
 6866              	.LVL552:
2999:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6867              		.loc 1 2999 5 is_stmt 1 view .LVU2464
2998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 6868              		.loc 1 2998 38 is_stmt 0 view .LVU2465
 6869 007c D2E90260 		ldrd	r6, r0, [r2, #8]
 6870              	.LVL553:
2998:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 6871              		.loc 1 2998 38 view .LVU2466
 6872 0080 C4E90260 		strd	r6, r0, [r4, #8]
3003:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 6873              		.loc 1 3003 5 is_stmt 1 view .LVU2467
3003:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 6874              		.loc 1 3003 7 is_stmt 0 view .LVU2468
 6875 0084 D802     		lsls	r0, r3, #11
 6876 0086 06D5     		bpl	.L622
3004:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 6877              		.loc 1 3004 9 is_stmt 1 view .LVU2469
3006:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 6878              		.loc 1 3006 40 is_stmt 0 view .LVU2470
 6879 0088 1368     		ldr	r3, [r2]
3004:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 6880              		.loc 1 3004 28 view .LVU2471
 6881 008a D068     		ldr	r0, [r2, #12]
 6882 008c 2860     		str	r0, [r5]
3006:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 6883              		.loc 1 3006 9 is_stmt 1 view .LVU2472
3006:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 6884              		.loc 1 3006 11 is_stmt 0 view .LVU2473
 6885 008e B3B1     		cbz	r3, .L623
3020:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6886              		.loc 1 3020 13 is_stmt 1 view .LVU2474
3020:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 224


 6887              		.loc 1 3020 36 is_stmt 0 view .LVU2475
 6888 0090 0B60     		str	r3, [r1]
3027:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6889              		.loc 1 3027 12 view .LVU2476
 6890 0092 0120     		movs	r0, #1
 6891              	.L644:
3028:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6892              		.loc 1 3028 1 view .LVU2477
 6893 0094 F0BD     		pop	{r4, r5, r6, r7, pc}
 6894              	.L622:
3015:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 6895              		.loc 1 3015 9 is_stmt 1 view .LVU2478
3015:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 6896              		.loc 1 3015 11 is_stmt 0 view .LVU2479
 6897 0096 9B02     		lsls	r3, r3, #10
 6898 0098 06D5     		bpl	.L624
3017:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 6899              		.loc 1 3017 13 is_stmt 1 view .LVU2480
3017:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 6900              		.loc 1 3017 62 is_stmt 0 view .LVU2481
 6901 009a 0D48     		ldr	r0, .L645+8
3020:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6902              		.loc 1 3020 36 view .LVU2482
 6903 009c 1368     		ldr	r3, [r2]
3017:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 6904              		.loc 1 3017 62 view .LVU2483
 6905 009e 0269     		ldr	r2, [r0, #16]
3017:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 6906              		.loc 1 3017 32 view .LVU2484
 6907 00a0 2A60     		str	r2, [r5]
3020:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6908              		.loc 1 3020 13 is_stmt 1 view .LVU2485
3020:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 6909              		.loc 1 3020 36 is_stmt 0 view .LVU2486
 6910 00a2 0B60     		str	r3, [r1]
3027:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6911              		.loc 1 3027 12 view .LVU2487
 6912 00a4 0120     		movs	r0, #1
 6913 00a6 F5E7     		b	.L644
 6914              	.L624:
3023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 6915              		.loc 1 3023 13 is_stmt 1 view .LVU2488
3023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 6916              		.loc 1 3023 124 is_stmt 0 view .LVU2489
 6917 00a8 094B     		ldr	r3, .L645+8
 6918 00aa 1B68     		ldr	r3, [r3]
 6919 00ac C3F38403 		ubfx	r3, r3, #2, #5
3023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 6920              		.loc 1 3023 61 view .LVU2490
 6921 00b0 1033     		adds	r3, r3, #16
3024:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6922              		.loc 1 3024 36 view .LVU2491
 6923 00b2 1032     		adds	r2, r2, #16
3023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 6924              		.loc 1 3023 61 view .LVU2492
 6925 00b4 2344     		add	r3, r3, r4
3024:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 225


 6926              		.loc 1 3024 36 view .LVU2493
 6927 00b6 0A60     		str	r2, [r1]
3023:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 6928              		.loc 1 3023 32 view .LVU2494
 6929 00b8 2B60     		str	r3, [r5]
3024:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6930              		.loc 1 3024 13 is_stmt 1 view .LVU2495
3027:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6931              		.loc 1 3027 12 is_stmt 0 view .LVU2496
 6932 00ba 0120     		movs	r0, #1
3028:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6933              		.loc 1 3028 1 view .LVU2497
 6934 00bc F0BD     		pop	{r4, r5, r6, r7, pc}
 6935              	.L623:
3011:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6936              		.loc 1 3011 13 is_stmt 1 view .LVU2498
3011:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 6937              		.loc 1 3011 35 is_stmt 0 view .LVU2499
 6938 00be 1032     		adds	r2, r2, #16
 6939 00c0 0A60     		str	r2, [r1]
3027:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6940              		.loc 1 3027 12 view .LVU2500
 6941 00c2 0120     		movs	r0, #1
3028:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6942              		.loc 1 3028 1 view .LVU2501
 6943 00c4 F0BD     		pop	{r4, r5, r6, r7, pc}
 6944              	.L646:
 6945 00c6 00BF     		.align	2
 6946              	.L645:
 6947 00c8 00000000 		.word	.LANCHOR3
 6948 00cc 00000000 		.word	.LANCHOR6
 6949 00d0 00900240 		.word	1073909760
 6950              		.cfi_endproc
 6951              	.LFE178:
 6953              		.section	.text.enet_wum_filter_register_pointer_reset,"ax",%progbits
 6954              		.align	1
 6955              		.p2align 2,,3
 6956              		.global	enet_wum_filter_register_pointer_reset
 6957              		.syntax unified
 6958              		.thumb
 6959              		.thumb_func
 6961              	enet_wum_filter_register_pointer_reset:
 6962              	.LFB179:
3039:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= ENET_MAC_WUM_WUFFRPR;
 6963              		.loc 1 3039 1 is_stmt 1 view -0
 6964              		.cfi_startproc
 6965              		@ args = 0, pretend = 0, frame = 0
 6966              		@ frame_needed = 0, uses_anonymous_args = 0
 6967              		@ link register save eliminated.
3040:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6968              		.loc 1 3040 5 view .LVU2503
3040:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 6969              		.loc 1 3040 18 is_stmt 0 view .LVU2504
 6970 0000 024A     		ldr	r2, .L648
 6971 0002 D36A     		ldr	r3, [r2, #44]
 6972 0004 43F00043 		orr	r3, r3, #-2147483648
 6973 0008 D362     		str	r3, [r2, #44]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 226


3041:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6974              		.loc 1 3041 1 view .LVU2505
 6975 000a 7047     		bx	lr
 6976              	.L649:
 6977              		.align	2
 6978              	.L648:
 6979 000c 00800240 		.word	1073905664
 6980              		.cfi_endproc
 6981              	.LFE179:
 6983              		.section	.text.enet_wum_filter_config,"ax",%progbits
 6984              		.align	1
 6985              		.p2align 2,,3
 6986              		.global	enet_wum_filter_config
 6987              		.syntax unified
 6988              		.thumb
 6989              		.thumb_func
 6991              	enet_wum_filter_config:
 6992              	.LVL554:
 6993              	.LFB180:
3050:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t num = 0U;
 6994              		.loc 1 3050 1 is_stmt 1 view -0
 6995              		.cfi_startproc
 6996              		@ args = 0, pretend = 0, frame = 0
 6997              		@ frame_needed = 0, uses_anonymous_args = 0
 6998              		@ link register save eliminated.
3051:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 6999              		.loc 1 3051 5 view .LVU2507
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7000              		.loc 1 3054 5 view .LVU2508
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7001              		.loc 1 3054 19 view .LVU2509
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7002              		.loc 1 3055 9 view .LVU2510
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7003              		.loc 1 3055 23 is_stmt 0 view .LVU2511
 7004 0000 084B     		ldr	r3, .L651
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7005              		.loc 1 3055 30 view .LVU2512
 7006 0002 0268     		ldr	r2, [r0]
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7007              		.loc 1 3055 23 view .LVU2513
 7008 0004 9A62     		str	r2, [r3, #40]
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7009              		.loc 1 3054 53 is_stmt 1 view .LVU2514
 7010              	.LVL555:
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7011              		.loc 1 3054 19 view .LVU2515
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7012              		.loc 1 3055 9 view .LVU2516
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7013              		.loc 1 3055 30 is_stmt 0 view .LVU2517
 7014 0006 4268     		ldr	r2, [r0, #4]
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7015              		.loc 1 3055 23 view .LVU2518
 7016 0008 9A62     		str	r2, [r3, #40]
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7017              		.loc 1 3054 53 is_stmt 1 view .LVU2519
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 227


 7018              	.LVL556:
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7019              		.loc 1 3054 19 view .LVU2520
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7020              		.loc 1 3055 9 view .LVU2521
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7021              		.loc 1 3055 30 is_stmt 0 view .LVU2522
 7022 000a 8268     		ldr	r2, [r0, #8]
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7023              		.loc 1 3055 23 view .LVU2523
 7024 000c 9A62     		str	r2, [r3, #40]
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7025              		.loc 1 3054 53 is_stmt 1 view .LVU2524
 7026              	.LVL557:
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7027              		.loc 1 3054 19 view .LVU2525
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7028              		.loc 1 3055 9 view .LVU2526
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7029              		.loc 1 3055 30 is_stmt 0 view .LVU2527
 7030 000e C268     		ldr	r2, [r0, #12]
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7031              		.loc 1 3055 23 view .LVU2528
 7032 0010 9A62     		str	r2, [r3, #40]
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7033              		.loc 1 3054 53 is_stmt 1 view .LVU2529
 7034              	.LVL558:
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7035              		.loc 1 3054 19 view .LVU2530
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7036              		.loc 1 3055 9 view .LVU2531
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7037              		.loc 1 3055 30 is_stmt 0 view .LVU2532
 7038 0012 0269     		ldr	r2, [r0, #16]
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7039              		.loc 1 3055 23 view .LVU2533
 7040 0014 9A62     		str	r2, [r3, #40]
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7041              		.loc 1 3054 53 is_stmt 1 view .LVU2534
 7042              	.LVL559:
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7043              		.loc 1 3054 19 view .LVU2535
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7044              		.loc 1 3055 9 view .LVU2536
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7045              		.loc 1 3055 30 is_stmt 0 view .LVU2537
 7046 0016 4269     		ldr	r2, [r0, #20]
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7047              		.loc 1 3055 23 view .LVU2538
 7048 0018 9A62     		str	r2, [r3, #40]
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7049              		.loc 1 3054 53 is_stmt 1 view .LVU2539
 7050              	.LVL560:
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7051              		.loc 1 3054 19 view .LVU2540
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7052              		.loc 1 3055 9 view .LVU2541
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 228


3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7053              		.loc 1 3055 30 is_stmt 0 view .LVU2542
 7054 001a 8269     		ldr	r2, [r0, #24]
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7055              		.loc 1 3055 23 view .LVU2543
 7056 001c 9A62     		str	r2, [r3, #40]
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7057              		.loc 1 3054 53 is_stmt 1 view .LVU2544
 7058              	.LVL561:
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7059              		.loc 1 3054 19 view .LVU2545
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7060              		.loc 1 3055 9 view .LVU2546
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7061              		.loc 1 3055 30 is_stmt 0 view .LVU2547
 7062 001e C269     		ldr	r2, [r0, #28]
3055:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     }
 7063              		.loc 1 3055 23 view .LVU2548
 7064 0020 9A62     		str	r2, [r3, #40]
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7065              		.loc 1 3054 53 is_stmt 1 view .LVU2549
 7066              	.LVL562:
3054:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 7067              		.loc 1 3054 19 view .LVU2550
3057:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7068              		.loc 1 3057 1 is_stmt 0 view .LVU2551
 7069 0022 7047     		bx	lr
 7070              	.L652:
 7071              		.align	2
 7072              	.L651:
 7073 0024 00800240 		.word	1073905664
 7074              		.cfi_endproc
 7075              	.LFE180:
 7077              		.section	.text.enet_wum_feature_enable,"ax",%progbits
 7078              		.align	1
 7079              		.p2align 2,,3
 7080              		.global	enet_wum_feature_enable
 7081              		.syntax unified
 7082              		.thumb
 7083              		.thumb_func
 7085              	enet_wum_feature_enable:
 7086              	.LVL563:
 7087              	.LFB181:
3071:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= feature;
 7088              		.loc 1 3071 1 is_stmt 1 view -0
 7089              		.cfi_startproc
 7090              		@ args = 0, pretend = 0, frame = 0
 7091              		@ frame_needed = 0, uses_anonymous_args = 0
 7092              		@ link register save eliminated.
3072:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7093              		.loc 1 3072 5 view .LVU2553
3072:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7094              		.loc 1 3072 18 is_stmt 0 view .LVU2554
 7095 0000 024A     		ldr	r2, .L654
 7096 0002 D36A     		ldr	r3, [r2, #44]
 7097 0004 0343     		orrs	r3, r3, r0
 7098 0006 D362     		str	r3, [r2, #44]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 229


3073:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7099              		.loc 1 3073 1 view .LVU2555
 7100 0008 7047     		bx	lr
 7101              	.L655:
 7102 000a 00BF     		.align	2
 7103              	.L654:
 7104 000c 00800240 		.word	1073905664
 7105              		.cfi_endproc
 7106              	.LFE181:
 7108              		.section	.text.enet_wum_feature_disable,"ax",%progbits
 7109              		.align	1
 7110              		.p2align 2,,3
 7111              		.global	enet_wum_feature_disable
 7112              		.syntax unified
 7113              		.thumb
 7114              		.thumb_func
 7116              	enet_wum_feature_disable:
 7117              	.LVL564:
 7118              	.LFB182:
3086:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM &= (~feature);
 7119              		.loc 1 3086 1 is_stmt 1 view -0
 7120              		.cfi_startproc
 7121              		@ args = 0, pretend = 0, frame = 0
 7122              		@ frame_needed = 0, uses_anonymous_args = 0
 7123              		@ link register save eliminated.
3087:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7124              		.loc 1 3087 5 view .LVU2557
3087:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7125              		.loc 1 3087 18 is_stmt 0 view .LVU2558
 7126 0000 024A     		ldr	r2, .L657
 7127 0002 D36A     		ldr	r3, [r2, #44]
 7128 0004 23EA0003 		bic	r3, r3, r0
 7129 0008 D362     		str	r3, [r2, #44]
3088:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7130              		.loc 1 3088 1 view .LVU2559
 7131 000a 7047     		bx	lr
 7132              	.L658:
 7133              		.align	2
 7134              	.L657:
 7135 000c 00800240 		.word	1073905664
 7136              		.cfi_endproc
 7137              	.LFE182:
 7139              		.section	.text.enet_msc_counters_reset,"ax",%progbits
 7140              		.align	1
 7141              		.p2align 2,,3
 7142              		.global	enet_msc_counters_reset
 7143              		.syntax unified
 7144              		.thumb
 7145              		.thumb_func
 7147              	enet_msc_counters_reset:
 7148              	.LFB183:
3097:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     /* reset all counters */
 7149              		.loc 1 3097 1 is_stmt 1 view -0
 7150              		.cfi_startproc
 7151              		@ args = 0, pretend = 0, frame = 0
 7152              		@ frame_needed = 0, uses_anonymous_args = 0
 7153              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 230


3099:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7154              		.loc 1 3099 5 view .LVU2561
3099:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7155              		.loc 1 3099 18 is_stmt 0 view .LVU2562
 7156 0000 034A     		ldr	r2, .L660
 7157 0002 D2F80031 		ldr	r3, [r2, #256]
 7158 0006 43F00103 		orr	r3, r3, #1
 7159 000a C2F80031 		str	r3, [r2, #256]
3100:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7160              		.loc 1 3100 1 view .LVU2563
 7161 000e 7047     		bx	lr
 7162              	.L661:
 7163              		.align	2
 7164              	.L660:
 7165 0010 00800240 		.word	1073905664
 7166              		.cfi_endproc
 7167              	.LFE183:
 7169              		.section	.text.enet_msc_feature_enable,"ax",%progbits
 7170              		.align	1
 7171              		.p2align 2,,3
 7172              		.global	enet_msc_feature_enable
 7173              		.syntax unified
 7174              		.thumb
 7175              		.thumb_func
 7177              	enet_msc_feature_enable:
 7178              	.LVL565:
 7179              	.LFB184:
3113:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= feature;
 7180              		.loc 1 3113 1 is_stmt 1 view -0
 7181              		.cfi_startproc
 7182              		@ args = 0, pretend = 0, frame = 0
 7183              		@ frame_needed = 0, uses_anonymous_args = 0
 7184              		@ link register save eliminated.
3114:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7185              		.loc 1 3114 5 view .LVU2565
3114:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7186              		.loc 1 3114 18 is_stmt 0 view .LVU2566
 7187 0000 034A     		ldr	r2, .L663
 7188 0002 D2F80031 		ldr	r3, [r2, #256]
 7189 0006 0343     		orrs	r3, r3, r0
 7190 0008 C2F80031 		str	r3, [r2, #256]
3115:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7191              		.loc 1 3115 1 view .LVU2567
 7192 000c 7047     		bx	lr
 7193              	.L664:
 7194 000e 00BF     		.align	2
 7195              	.L663:
 7196 0010 00800240 		.word	1073905664
 7197              		.cfi_endproc
 7198              	.LFE184:
 7200              		.section	.text.enet_msc_feature_disable,"ax",%progbits
 7201              		.align	1
 7202              		.p2align 2,,3
 7203              		.global	enet_msc_feature_disable
 7204              		.syntax unified
 7205              		.thumb
 7206              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 231


 7208              	enet_msc_feature_disable:
 7209              	.LVL566:
 7210              	.LFB185:
3128:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= (~feature);
 7211              		.loc 1 3128 1 is_stmt 1 view -0
 7212              		.cfi_startproc
 7213              		@ args = 0, pretend = 0, frame = 0
 7214              		@ frame_needed = 0, uses_anonymous_args = 0
 7215              		@ link register save eliminated.
3129:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7216              		.loc 1 3129 5 view .LVU2569
3129:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7217              		.loc 1 3129 18 is_stmt 0 view .LVU2570
 7218 0000 034A     		ldr	r2, .L666
 7219 0002 D2F80031 		ldr	r3, [r2, #256]
 7220 0006 23EA0003 		bic	r3, r3, r0
 7221 000a C2F80031 		str	r3, [r2, #256]
3130:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7222              		.loc 1 3130 1 view .LVU2571
 7223 000e 7047     		bx	lr
 7224              	.L667:
 7225              		.align	2
 7226              	.L666:
 7227 0010 00800240 		.word	1073905664
 7228              		.cfi_endproc
 7229              	.LFE185:
 7231              		.section	.text.enet_msc_counters_preset_config,"ax",%progbits
 7232              		.align	1
 7233              		.p2align 2,,3
 7234              		.global	enet_msc_counters_preset_config
 7235              		.syntax unified
 7236              		.thumb
 7237              		.thumb_func
 7239              	enet_msc_counters_preset_config:
 7240              	.LVL567:
 7241              	.LFB186:
3143:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= ENET_MSC_PRESET_MASK;
 7242              		.loc 1 3143 1 is_stmt 1 view -0
 7243              		.cfi_startproc
 7244              		@ args = 0, pretend = 0, frame = 0
 7245              		@ frame_needed = 0, uses_anonymous_args = 0
 7246              		@ link register save eliminated.
3144:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
 7247              		.loc 1 3144 5 view .LVU2573
3144:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
 7248              		.loc 1 3144 18 is_stmt 0 view .LVU2574
 7249 0000 064B     		ldr	r3, .L669
 7250 0002 D3F80021 		ldr	r2, [r3, #256]
 7251 0006 22F03002 		bic	r2, r2, #48
 7252 000a C3F80021 		str	r2, [r3, #256]
3145:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7253              		.loc 1 3145 5 is_stmt 1 view .LVU2575
3145:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7254              		.loc 1 3145 18 is_stmt 0 view .LVU2576
 7255 000e D3F80021 		ldr	r2, [r3, #256]
 7256 0012 1043     		orrs	r0, r0, r2
 7257              	.LVL568:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 232


3145:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7258              		.loc 1 3145 18 view .LVU2577
 7259 0014 C3F80001 		str	r0, [r3, #256]
3146:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7260              		.loc 1 3146 1 view .LVU2578
 7261 0018 7047     		bx	lr
 7262              	.L670:
 7263 001a 00BF     		.align	2
 7264              	.L669:
 7265 001c 00800240 		.word	1073905664
 7266              		.cfi_endproc
 7267              	.LFE186:
 7269              		.section	.text.enet_msc_counters_get,"ax",%progbits
 7270              		.align	1
 7271              		.p2align 2,,3
 7272              		.global	enet_msc_counters_get
 7273              		.syntax unified
 7274              		.thumb
 7275              		.thumb_func
 7277              	enet_msc_counters_get:
 7278              	.LFB207:
 7279              		.cfi_startproc
 7280              		@ args = 0, pretend = 0, frame = 0
 7281              		@ frame_needed = 0, uses_anonymous_args = 0
 7282              		@ link register save eliminated.
 7283 0000 00F18040 		add	r0, r0, #1073741824
 7284 0004 00F52030 		add	r0, r0, #163840
 7285 0008 0068     		ldr	r0, [r0]
 7286 000a 7047     		bx	lr
 7287              		.cfi_endproc
 7288              	.LFE207:
 7290              		.section	.text.enet_ptp_feature_enable,"ax",%progbits
 7291              		.align	1
 7292              		.p2align 2,,3
 7293              		.global	enet_ptp_feature_enable
 7294              		.syntax unified
 7295              		.thumb
 7296              		.thumb_func
 7298              	enet_ptp_feature_enable:
 7299              	.LVL569:
 7300              	.LFB188:
3185:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL |= feature;
 7301              		.loc 1 3185 1 is_stmt 1 view -0
 7302              		.cfi_startproc
 7303              		@ args = 0, pretend = 0, frame = 0
 7304              		@ frame_needed = 0, uses_anonymous_args = 0
 7305              		@ link register save eliminated.
3186:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7306              		.loc 1 3186 5 view .LVU2580
3186:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7307              		.loc 1 3186 20 is_stmt 0 view .LVU2581
 7308 0000 034A     		ldr	r2, .L673
 7309 0002 D2F80037 		ldr	r3, [r2, #1792]
 7310 0006 0343     		orrs	r3, r3, r0
 7311 0008 C2F80037 		str	r3, [r2, #1792]
3187:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7312              		.loc 1 3187 1 view .LVU2582
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 233


 7313 000c 7047     		bx	lr
 7314              	.L674:
 7315 000e 00BF     		.align	2
 7316              	.L673:
 7317 0010 00800240 		.word	1073905664
 7318              		.cfi_endproc
 7319              	.LFE188:
 7321              		.section	.text.enet_ptp_feature_disable,"ax",%progbits
 7322              		.align	1
 7323              		.p2align 2,,3
 7324              		.global	enet_ptp_feature_disable
 7325              		.syntax unified
 7326              		.thumb
 7327              		.thumb_func
 7329              	enet_ptp_feature_disable:
 7330              	.LVL570:
 7331              	.LFB189:
3204:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL &= ~feature;
 7332              		.loc 1 3204 1 is_stmt 1 view -0
 7333              		.cfi_startproc
 7334              		@ args = 0, pretend = 0, frame = 0
 7335              		@ frame_needed = 0, uses_anonymous_args = 0
 7336              		@ link register save eliminated.
3205:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7337              		.loc 1 3205 5 view .LVU2584
3205:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7338              		.loc 1 3205 20 is_stmt 0 view .LVU2585
 7339 0000 034A     		ldr	r2, .L676
 7340 0002 D2F80037 		ldr	r3, [r2, #1792]
 7341 0006 23EA0003 		bic	r3, r3, r0
 7342 000a C2F80037 		str	r3, [r2, #1792]
3206:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7343              		.loc 1 3206 1 view .LVU2586
 7344 000e 7047     		bx	lr
 7345              	.L677:
 7346              		.align	2
 7347              	.L676:
 7348 0010 00800240 		.word	1073905664
 7349              		.cfi_endproc
 7350              	.LFE189:
 7352              		.section	.text.enet_ptp_timestamp_function_config,"ax",%progbits
 7353              		.align	1
 7354              		.p2align 2,,3
 7355              		.global	enet_ptp_timestamp_function_config
 7356              		.syntax unified
 7357              		.thumb
 7358              		.thumb_func
 7360              	enet_ptp_timestamp_function_config:
 7361              	.LVL571:
 7362              	.LFB190:
3234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp_config = 0U, temp_state = 0U;
 7363              		.loc 1 3234 1 is_stmt 1 view -0
 7364              		.cfi_startproc
 7365              		@ args = 0, pretend = 0, frame = 0
 7366              		@ frame_needed = 0, uses_anonymous_args = 0
 7367              		@ link register save eliminated.
3235:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 234


 7368              		.loc 1 3235 5 view .LVU2588
3236:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = SUCCESS;
 7369              		.loc 1 3236 5 view .LVU2589
3237:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7370              		.loc 1 3237 5 view .LVU2590
3239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 7371              		.loc 1 3239 5 view .LVU2591
 7372 0000 0828     		cmp	r0, #8
3234:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp_config = 0U, temp_state = 0U;
 7373              		.loc 1 3234 1 is_stmt 0 view .LVU2592
 7374 0002 0346     		mov	r3, r0
3239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 7375              		.loc 1 3239 5 view .LVU2593
 7376 0004 58D0     		beq	.L691
 7377 0006 23DD     		ble	.L710
 7378 0008 2028     		cmp	r0, #32
 7379 000a 3DD0     		beq	.L693
 7380 000c 1F28     		cmp	r0, #31
 7381 000e 09DC     		bgt	.L711
 7382              	.L685:
3287:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 7383              		.loc 1 3287 9 is_stmt 1 view .LVU2594
3287:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 7384              		.loc 1 3287 23 is_stmt 0 view .LVU2595
 7385 0010 1A46     		mov	r2, r3
 7386              	.LVL572:
3288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 7387              		.loc 1 3288 9 is_stmt 1 view .LVU2596
 7388              	.L690:
3291:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7389              		.loc 1 3291 13 view .LVU2597
3291:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7390              		.loc 1 3291 28 is_stmt 0 view .LVU2598
 7391 0012 3D49     		ldr	r1, .L716
 7392 0014 D1F80037 		ldr	r3, [r1, #1792]
 7393 0018 23EA0203 		bic	r3, r3, r2
3237:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7394              		.loc 1 3237 15 view .LVU2599
 7395 001c 0120     		movs	r0, #1
 7396              	.LVL573:
3291:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7397              		.loc 1 3291 28 view .LVU2600
 7398 001e C1F80037 		str	r3, [r1, #1792]
 7399 0022 7047     		bx	lr
 7400              	.LVL574:
 7401              	.L711:
3239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 7402              		.loc 1 3239 5 view .LVU2601
 7403 0024 B0F5003F 		cmp	r0, #131072
 7404 0028 04D0     		beq	.L681
 7405 002a 20F40032 		bic	r2, r0, #131072
 7406 002e B2F5803F 		cmp	r2, #65536
 7407 0032 EDD1     		bne	.L685
 7408              	.L681:
3244:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
 7409              		.loc 1 3244 9 is_stmt 1 view .LVU2602
3244:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 235


 7410              		.loc 1 3244 24 is_stmt 0 view .LVU2603
 7411 0034 344A     		ldr	r2, .L716
 7412 0036 D2F80017 		ldr	r1, [r2, #1792]
 7413 003a 21F44031 		bic	r1, r1, #196608
 7414 003e C2F80017 		str	r1, [r2, #1792]
3245:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 7415              		.loc 1 3245 9 is_stmt 1 view .LVU2604
3245:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 7416              		.loc 1 3245 24 is_stmt 0 view .LVU2605
 7417 0042 D2F80017 		ldr	r1, [r2, #1792]
 7418 0046 0B43     		orrs	r3, r3, r1
3237:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7419              		.loc 1 3237 15 view .LVU2606
 7420 0048 0120     		movs	r0, #1
 7421              	.LVL575:
3245:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         break;
 7422              		.loc 1 3245 24 view .LVU2607
 7423 004a C2F80037 		str	r3, [r2, #1792]
3246:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
 7424              		.loc 1 3246 9 is_stmt 1 view .LVU2608
 7425 004e 7047     		bx	lr
 7426              	.LVL576:
 7427              	.L710:
3239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 7428              		.loc 1 3239 5 is_stmt 0 view .LVU2609
 7429 0050 0028     		cmp	r0, #0
 7430 0052 EFD0     		beq	.L681
 7431 0054 0428     		cmp	r0, #4
 7432 0056 4AD1     		bne	.L712
3276:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 7433              		.loc 1 3276 26 view .LVU2610
 7434 0058 2B4A     		ldr	r2, .L716
3278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7435              		.loc 1 3278 39 view .LVU2611
 7436 005a 2C49     		ldr	r1, .L716+4
3239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 7437              		.loc 1 3239 5 view .LVU2612
 7438 005c 0023     		movs	r3, #0
 7439 005e 01E0     		b	.L682
 7440              	.LVL577:
 7441              	.L713:
3278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7442              		.loc 1 3278 39 discriminator 1 view .LVU2613
 7443 0060 8B42     		cmp	r3, r1
 7444 0062 42D0     		beq	.L709
 7445              	.LVL578:
 7446              	.L682:
3275:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSSTI;
 7447              		.loc 1 3275 9 is_stmt 1 discriminator 2 view .LVU2614
3276:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 7448              		.loc 1 3276 13 discriminator 2 view .LVU2615
3276:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 7449              		.loc 1 3276 26 is_stmt 0 discriminator 2 view .LVU2616
 7450 0064 D2F80007 		ldr	r0, [r2, #1792]
 7451              	.LVL579:
3277:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 7452              		.loc 1 3277 13 is_stmt 1 discriminator 2 view .LVU2617
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 236


3278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7453              		.loc 1 3278 9 is_stmt 0 discriminator 2 view .LVU2618
 7454 0068 10F00400 		ands	r0, r0, #4
 7455              	.LVL580:
3277:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 7456              		.loc 1 3277 20 discriminator 2 view .LVU2619
 7457 006c 03F10103 		add	r3, r3, #1
 7458              	.LVL581:
3278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7459              		.loc 1 3278 16 is_stmt 1 discriminator 2 view .LVU2620
3278:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7460              		.loc 1 3278 9 is_stmt 0 discriminator 2 view .LVU2621
 7461 0070 F6D1     		bne	.L713
3280:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 7462              		.loc 1 3280 9 is_stmt 1 view .LVU2622
3280:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 7463              		.loc 1 3280 11 is_stmt 0 view .LVU2623
 7464 0072 2649     		ldr	r1, .L716+4
 7465 0074 8B42     		cmp	r3, r1
 7466 0076 37D0     		beq	.L707
3283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7467              		.loc 1 3283 13 is_stmt 1 view .LVU2624
3283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7468              		.loc 1 3283 28 is_stmt 0 view .LVU2625
 7469 0078 D2F80037 		ldr	r3, [r2, #1792]
 7470              	.LVL582:
3283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7471              		.loc 1 3283 28 view .LVU2626
 7472 007c 43F00403 		orr	r3, r3, #4
3237:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7473              		.loc 1 3237 15 view .LVU2627
 7474 0080 0120     		movs	r0, #1
 7475              	.LVL583:
3283:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7476              		.loc 1 3283 28 view .LVU2628
 7477 0082 C2F80037 		str	r3, [r2, #1792]
 7478 0086 7047     		bx	lr
 7479              	.LVL584:
 7480              	.L693:
3250:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 7481              		.loc 1 3250 26 view .LVU2629
 7482 0088 1F4A     		ldr	r2, .L716
3252:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7483              		.loc 1 3252 39 view .LVU2630
 7484 008a 2049     		ldr	r1, .L716+4
3239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 7485              		.loc 1 3239 5 view .LVU2631
 7486 008c 0023     		movs	r3, #0
 7487 008e 01E0     		b	.L684
 7488              	.LVL585:
 7489              	.L714:
3252:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7490              		.loc 1 3252 39 discriminator 1 view .LVU2632
 7491 0090 8B42     		cmp	r3, r1
 7492 0092 2AD0     		beq	.L709
 7493              	.LVL586:
 7494              	.L684:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 237


3249:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSARU;
 7495              		.loc 1 3249 9 is_stmt 1 discriminator 2 view .LVU2633
3250:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 7496              		.loc 1 3250 13 discriminator 2 view .LVU2634
3250:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 7497              		.loc 1 3250 26 is_stmt 0 discriminator 2 view .LVU2635
 7498 0094 D2F80007 		ldr	r0, [r2, #1792]
 7499              	.LVL587:
3251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 7500              		.loc 1 3251 13 is_stmt 1 discriminator 2 view .LVU2636
3252:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7501              		.loc 1 3252 9 is_stmt 0 discriminator 2 view .LVU2637
 7502 0098 10F02000 		ands	r0, r0, #32
 7503              	.LVL588:
3251:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 7504              		.loc 1 3251 20 discriminator 2 view .LVU2638
 7505 009c 03F10103 		add	r3, r3, #1
 7506              	.LVL589:
3252:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7507              		.loc 1 3252 16 is_stmt 1 discriminator 2 view .LVU2639
3252:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7508              		.loc 1 3252 9 is_stmt 0 discriminator 2 view .LVU2640
 7509 00a0 F6D1     		bne	.L714
3254:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 7510              		.loc 1 3254 9 is_stmt 1 view .LVU2641
3254:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 7511              		.loc 1 3254 11 is_stmt 0 view .LVU2642
 7512 00a2 1A49     		ldr	r1, .L716+4
 7513 00a4 8B42     		cmp	r3, r1
 7514 00a6 1FD0     		beq	.L707
3257:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7515              		.loc 1 3257 13 is_stmt 1 view .LVU2643
3257:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7516              		.loc 1 3257 28 is_stmt 0 view .LVU2644
 7517 00a8 D2F80037 		ldr	r3, [r2, #1792]
 7518              	.LVL590:
3257:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7519              		.loc 1 3257 28 view .LVU2645
 7520 00ac 43F02003 		orr	r3, r3, #32
3237:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7521              		.loc 1 3237 15 view .LVU2646
 7522 00b0 0120     		movs	r0, #1
 7523              	.LVL591:
3257:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7524              		.loc 1 3257 28 view .LVU2647
 7525 00b2 C2F80037 		str	r3, [r2, #1792]
 7526 00b6 7047     		bx	lr
 7527              	.LVL592:
 7528              	.L691:
3263:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 7529              		.loc 1 3263 26 view .LVU2648
 7530 00b8 134A     		ldr	r2, .L716
3265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7531              		.loc 1 3265 39 view .LVU2649
 7532 00ba 1449     		ldr	r1, .L716+4
3239:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 7533              		.loc 1 3239 5 view .LVU2650
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 238


 7534 00bc 0023     		movs	r3, #0
 7535 00be 01E0     		b	.L679
 7536              	.LVL593:
 7537              	.L715:
3265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7538              		.loc 1 3265 39 discriminator 1 view .LVU2651
 7539 00c0 8B42     		cmp	r3, r1
 7540 00c2 12D0     		beq	.L709
 7541              	.LVL594:
 7542              	.L679:
3262:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & (ENET_PTP_TSCTL_TMSSTU | ENET_PTP_TSCTL_TMSSTI);
 7543              		.loc 1 3262 9 is_stmt 1 discriminator 2 view .LVU2652
3263:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 7544              		.loc 1 3263 13 discriminator 2 view .LVU2653
3263:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             timeout++;
 7545              		.loc 1 3263 26 is_stmt 0 discriminator 2 view .LVU2654
 7546 00c4 D2F80007 		ldr	r0, [r2, #1792]
 7547              	.LVL595:
3264:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 7548              		.loc 1 3264 13 is_stmt 1 discriminator 2 view .LVU2655
3265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7549              		.loc 1 3265 9 is_stmt 0 discriminator 2 view .LVU2656
 7550 00c8 10F00C00 		ands	r0, r0, #12
 7551              	.LVL596:
3264:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 7552              		.loc 1 3264 20 discriminator 2 view .LVU2657
 7553 00cc 03F10103 		add	r3, r3, #1
 7554              	.LVL597:
3265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7555              		.loc 1 3265 16 is_stmt 1 discriminator 2 view .LVU2658
3265:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 7556              		.loc 1 3265 9 is_stmt 0 discriminator 2 view .LVU2659
 7557 00d0 F6D1     		bne	.L715
3267:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 7558              		.loc 1 3267 9 is_stmt 1 view .LVU2660
3267:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 7559              		.loc 1 3267 11 is_stmt 0 view .LVU2661
 7560 00d2 0E49     		ldr	r1, .L716+4
 7561 00d4 8B42     		cmp	r3, r1
 7562 00d6 07D0     		beq	.L707
3270:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7563              		.loc 1 3270 13 is_stmt 1 view .LVU2662
3270:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7564              		.loc 1 3270 28 is_stmt 0 view .LVU2663
 7565 00d8 D2F80037 		ldr	r3, [r2, #1792]
 7566              	.LVL598:
3270:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7567              		.loc 1 3270 28 view .LVU2664
 7568 00dc 43F00803 		orr	r3, r3, #8
3237:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7569              		.loc 1 3237 15 view .LVU2665
 7570 00e0 0120     		movs	r0, #1
 7571              	.LVL599:
3270:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         }
 7572              		.loc 1 3270 28 view .LVU2666
 7573 00e2 C2F80037 		str	r3, [r2, #1792]
 7574 00e6 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 239


 7575              	.LVL600:
 7576              	.L707:
3297:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7577              		.loc 1 3297 1 view .LVU2667
 7578 00e8 7047     		bx	lr
 7579              	.L709:
3255:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 7580              		.loc 1 3255 24 view .LVU2668
 7581 00ea 0020     		movs	r0, #0
 7582              	.LVL601:
3255:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 7583              		.loc 1 3255 24 view .LVU2669
 7584 00ec 7047     		bx	lr
 7585              	.LVL602:
 7586              	.L712:
3287:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 7587              		.loc 1 3287 9 is_stmt 1 view .LVU2670
3288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 7588              		.loc 1 3288 11 is_stmt 0 view .LVU2671
 7589 00ee 0028     		cmp	r0, #0
3287:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 7590              		.loc 1 3287 21 view .LVU2672
 7591 00f0 20F00042 		bic	r2, r0, #-2147483648
 7592              	.LVL603:
3288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 7593              		.loc 1 3288 9 is_stmt 1 view .LVU2673
3288:lib/GD32F4xx/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 7594              		.loc 1 3288 11 is_stmt 0 view .LVU2674
 7595 00f4 8DDA     		bge	.L690
3289:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 7596              		.loc 1 3289 13 is_stmt 1 view .LVU2675
3289:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 7597              		.loc 1 3289 28 is_stmt 0 view .LVU2676
 7598 00f6 0449     		ldr	r1, .L716
 7599 00f8 D1F80037 		ldr	r3, [r1, #1792]
 7600 00fc 1343     		orrs	r3, r3, r2
3237:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7601              		.loc 1 3237 15 view .LVU2677
 7602 00fe 0120     		movs	r0, #1
 7603              	.LVL604:
3289:lib/GD32F4xx/Source/gd32f4xx_enet.c ****         } else {
 7604              		.loc 1 3289 28 view .LVU2678
 7605 0100 C1F80037 		str	r3, [r1, #1792]
 7606 0104 7047     		bx	lr
 7607              	.L717:
 7608 0106 00BF     		.align	2
 7609              	.L716:
 7610 0108 00800240 		.word	1073905664
 7611 010c FFFF0400 		.word	327679
 7612              		.cfi_endproc
 7613              	.LFE190:
 7615              		.section	.text.enet_ptp_subsecond_increment_config,"ax",%progbits
 7616              		.align	1
 7617              		.p2align 2,,3
 7618              		.global	enet_ptp_subsecond_increment_config
 7619              		.syntax unified
 7620              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 240


 7621              		.thumb_func
 7623              	enet_ptp_subsecond_increment_config:
 7624              	.LVL605:
 7625              	.LFB191:
3306:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_SSINC = PTP_SSINC_STMSSI(subsecond);
 7626              		.loc 1 3306 1 is_stmt 1 view -0
 7627              		.cfi_startproc
 7628              		@ args = 0, pretend = 0, frame = 0
 7629              		@ frame_needed = 0, uses_anonymous_args = 0
 7630              		@ link register save eliminated.
3307:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7631              		.loc 1 3307 5 view .LVU2680
3307:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7632              		.loc 1 3307 20 is_stmt 0 view .LVU2681
 7633 0000 024B     		ldr	r3, .L719
3307:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7634              		.loc 1 3307 22 view .LVU2682
 7635 0002 C0B2     		uxtb	r0, r0
 7636              	.LVL606:
3307:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7637              		.loc 1 3307 20 view .LVU2683
 7638 0004 C3F80407 		str	r0, [r3, #1796]
3308:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7639              		.loc 1 3308 1 view .LVU2684
 7640 0008 7047     		bx	lr
 7641              	.L720:
 7642 000a 00BF     		.align	2
 7643              	.L719:
 7644 000c 00800240 		.word	1073905664
 7645              		.cfi_endproc
 7646              	.LFE191:
 7648              		.section	.text.enet_ptp_timestamp_addend_config,"ax",%progbits
 7649              		.align	1
 7650              		.p2align 2,,3
 7651              		.global	enet_ptp_timestamp_addend_config
 7652              		.syntax unified
 7653              		.thumb
 7654              		.thumb_func
 7656              	enet_ptp_timestamp_addend_config:
 7657              	.LVL607:
 7658              	.LFB192:
3317:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSADDEND = add;
 7659              		.loc 1 3317 1 is_stmt 1 view -0
 7660              		.cfi_startproc
 7661              		@ args = 0, pretend = 0, frame = 0
 7662              		@ frame_needed = 0, uses_anonymous_args = 0
 7663              		@ link register save eliminated.
3318:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7664              		.loc 1 3318 5 view .LVU2686
3318:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7665              		.loc 1 3318 23 is_stmt 0 view .LVU2687
 7666 0000 014B     		ldr	r3, .L722
 7667 0002 C3F81807 		str	r0, [r3, #1816]
3319:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7668              		.loc 1 3319 1 view .LVU2688
 7669 0006 7047     		bx	lr
 7670              	.L723:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 241


 7671              		.align	2
 7672              	.L722:
 7673 0008 00800240 		.word	1073905664
 7674              		.cfi_endproc
 7675              	.LFE192:
 7677              		.section	.text.enet_ptp_timestamp_update_config,"ax",%progbits
 7678              		.align	1
 7679              		.p2align 2,,3
 7680              		.global	enet_ptp_timestamp_update_config
 7681              		.syntax unified
 7682              		.thumb
 7683              		.thumb_func
 7685              	enet_ptp_timestamp_update_config:
 7686              	.LVL608:
 7687              	.LFB193:
3334:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUH = second;
 7688              		.loc 1 3334 1 is_stmt 1 view -0
 7689              		.cfi_startproc
 7690              		@ args = 0, pretend = 0, frame = 0
 7691              		@ frame_needed = 0, uses_anonymous_args = 0
 7692              		@ link register save eliminated.
3335:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 7693              		.loc 1 3335 5 view .LVU2690
3335:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 7694              		.loc 1 3335 19 is_stmt 0 view .LVU2691
 7695 0000 044B     		ldr	r3, .L725
3336:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7696              		.loc 1 3336 28 view .LVU2692
 7697 0002 22F00042 		bic	r2, r2, #-2147483648
 7698              	.LVL609:
3336:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7699              		.loc 1 3336 26 view .LVU2693
 7700 0006 0243     		orrs	r2, r2, r0
3335:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 7701              		.loc 1 3335 19 view .LVU2694
 7702 0008 C3F81017 		str	r1, [r3, #1808]
3336:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7703              		.loc 1 3336 5 is_stmt 1 view .LVU2695
3336:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7704              		.loc 1 3336 19 is_stmt 0 view .LVU2696
 7705 000c C3F81427 		str	r2, [r3, #1812]
3337:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7706              		.loc 1 3337 1 view .LVU2697
 7707 0010 7047     		bx	lr
 7708              	.L726:
 7709 0012 00BF     		.align	2
 7710              	.L725:
 7711 0014 00800240 		.word	1073905664
 7712              		.cfi_endproc
 7713              	.LFE193:
 7715              		.section	.text.enet_ptp_expected_time_config,"ax",%progbits
 7716              		.align	1
 7717              		.p2align 2,,3
 7718              		.global	enet_ptp_expected_time_config
 7719              		.syntax unified
 7720              		.thumb
 7721              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 242


 7723              	enet_ptp_expected_time_config:
 7724              	.LVL610:
 7725              	.LFB194:
3347:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_ETH = second;
 7726              		.loc 1 3347 1 is_stmt 1 view -0
 7727              		.cfi_startproc
 7728              		@ args = 0, pretend = 0, frame = 0
 7729              		@ frame_needed = 0, uses_anonymous_args = 0
 7730              		@ link register save eliminated.
3348:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
 7731              		.loc 1 3348 5 view .LVU2699
3348:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
 7732              		.loc 1 3348 18 is_stmt 0 view .LVU2700
 7733 0000 024B     		ldr	r3, .L728
 7734 0002 C3F81C07 		str	r0, [r3, #1820]
3349:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7735              		.loc 1 3349 5 is_stmt 1 view .LVU2701
3349:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7736              		.loc 1 3349 18 is_stmt 0 view .LVU2702
 7737 0006 C3F82017 		str	r1, [r3, #1824]
3350:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7738              		.loc 1 3350 1 view .LVU2703
 7739 000a 7047     		bx	lr
 7740              	.L729:
 7741              		.align	2
 7742              	.L728:
 7743 000c 00800240 		.word	1073905664
 7744              		.cfi_endproc
 7745              	.LFE194:
 7747              		.section	.text.enet_ptp_system_time_get,"ax",%progbits
 7748              		.align	1
 7749              		.p2align 2,,3
 7750              		.global	enet_ptp_system_time_get
 7751              		.syntax unified
 7752              		.thumb
 7753              		.thumb_func
 7755              	enet_ptp_system_time_get:
 7756              	.LVL611:
 7757              	.LFB195:
3364:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     uint32_t temp_sec = 0U, temp_subs = 0U;
 7758              		.loc 1 3364 1 is_stmt 1 view -0
 7759              		.cfi_startproc
 7760              		@ args = 0, pretend = 0, frame = 0
 7761              		@ frame_needed = 0, uses_anonymous_args = 0
 7762              		@ link register save eliminated.
3365:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7763              		.loc 1 3365 5 view .LVU2705
3368:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
 7764              		.loc 1 3368 5 view .LVU2706
3368:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
 7765              		.loc 1 3368 14 is_stmt 0 view .LVU2707
 7766 0000 054B     		ldr	r3, .L731
 7767 0002 D3F80817 		ldr	r1, [r3, #1800]
 7768              	.LVL612:
3369:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7769              		.loc 1 3369 5 is_stmt 1 view .LVU2708
3369:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 243


 7770              		.loc 1 3369 15 is_stmt 0 view .LVU2709
 7771 0006 D3F80C37 		ldr	r3, [r3, #1804]
 7772              	.LVL613:
3372:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
 7773              		.loc 1 3372 5 is_stmt 1 view .LVU2710
3373:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 7774              		.loc 1 3373 33 is_stmt 0 view .LVU2711
 7775 000a 23F00042 		bic	r2, r3, #-2147483648
3374:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7776              		.loc 1 3374 28 view .LVU2712
 7777 000e DB0F     		lsrs	r3, r3, #31
 7778              	.LVL614:
3373:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 7779              		.loc 1 3373 31 view .LVU2713
 7780 0010 C0E90012 		strd	r1, r2, [r0]
3374:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7781              		.loc 1 3374 5 is_stmt 1 view .LVU2714
3374:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7782              		.loc 1 3374 26 is_stmt 0 view .LVU2715
 7783 0014 8360     		str	r3, [r0, #8]
3375:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7784              		.loc 1 3375 1 view .LVU2716
 7785 0016 7047     		bx	lr
 7786              	.L732:
 7787              		.align	2
 7788              	.L731:
 7789 0018 00800240 		.word	1073905664
 7790              		.cfi_endproc
 7791              	.LFE195:
 7793              		.section	.text.enet_ptp_pps_output_frequency_config,"ax",%progbits
 7794              		.align	1
 7795              		.p2align 2,,3
 7796              		.global	enet_ptp_pps_output_frequency_config
 7797              		.syntax unified
 7798              		.thumb
 7799              		.thumb_func
 7801              	enet_ptp_pps_output_frequency_config:
 7802              	.LVL615:
 7803              	.LFB196:
3401:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     ENET_PTP_PPSCTL = freq;
 7804              		.loc 1 3401 1 is_stmt 1 view -0
 7805              		.cfi_startproc
 7806              		@ args = 0, pretend = 0, frame = 0
 7807              		@ frame_needed = 0, uses_anonymous_args = 0
 7808              		@ link register save eliminated.
3402:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7809              		.loc 1 3402 5 view .LVU2718
3402:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7810              		.loc 1 3402 21 is_stmt 0 view .LVU2719
 7811 0000 014B     		ldr	r3, .L734
 7812 0002 C3F82C07 		str	r0, [r3, #1836]
3403:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7813              		.loc 1 3403 1 view .LVU2720
 7814 0006 7047     		bx	lr
 7815              	.L735:
 7816              		.align	2
 7817              	.L734:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 244


 7818 0008 00800240 		.word	1073905664
 7819              		.cfi_endproc
 7820              	.LFE196:
 7822              		.section	.text.enet_initpara_reset,"ax",%progbits
 7823              		.align	1
 7824              		.p2align 2,,3
 7825              		.global	enet_initpara_reset
 7826              		.syntax unified
 7827              		.thumb
 7828              		.thumb_func
 7830              	enet_initpara_reset:
 7831              	.LFB197:
3412:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.option_enable = 0U;
 7832              		.loc 1 3412 1 is_stmt 1 view -0
 7833              		.cfi_startproc
 7834              		@ args = 0, pretend = 0, frame = 0
 7835              		@ frame_needed = 0, uses_anonymous_args = 0
 7836              		@ link register save eliminated.
3413:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
 7837              		.loc 1 3413 5 view .LVU2722
3414:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
 7838              		.loc 1 3414 5 view .LVU2723
3415:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
 7839              		.loc 1 3415 5 view .LVU2724
3416:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
 7840              		.loc 1 3416 5 view .LVU2725
3417:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
 7841              		.loc 1 3417 5 view .LVU2726
3418:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
 7842              		.loc 1 3418 5 view .LVU2727
3419:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
 7843              		.loc 1 3419 5 view .LVU2728
3420:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
 7844              		.loc 1 3420 5 view .LVU2729
3421:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
 7845              		.loc 1 3421 5 view .LVU2730
3422:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
 7846              		.loc 1 3422 5 view .LVU2731
3423:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
 7847              		.loc 1 3423 5 view .LVU2732
3424:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
 7848              		.loc 1 3424 5 view .LVU2733
3425:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
 7849              		.loc 1 3425 5 view .LVU2734
3426:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
 7850              		.loc 1 3426 5 view .LVU2735
3413:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
 7851              		.loc 1 3413 33 is_stmt 0 view .LVU2736
 7852 0000 094B     		ldr	r3, .L737
 7853 0002 0020     		movs	r0, #0
 7854 0004 0021     		movs	r1, #0
3427:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7855              		.loc 1 3427 33 view .LVU2737
 7856 0006 0022     		movs	r2, #0
3413:lib/GD32F4xx/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
 7857              		.loc 1 3413 33 view .LVU2738
 7858 0008 C3E90001 		strd	r0, [r3]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 245


 7859 000c C3E90201 		strd	r0, [r3, #8]
 7860 0010 C3E90401 		strd	r0, [r3, #16]
 7861 0014 C3E90601 		strd	r0, [r3, #24]
 7862 0018 C3E90801 		strd	r0, [r3, #32]
 7863 001c C3E90A01 		strd	r0, [r3, #40]
 7864 0020 C3E90C01 		strd	r0, [r3, #48]
3427:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7865              		.loc 1 3427 5 is_stmt 1 view .LVU2739
3427:lib/GD32F4xx/Source/gd32f4xx_enet.c **** }
 7866              		.loc 1 3427 33 is_stmt 0 view .LVU2740
 7867 0024 9A63     		str	r2, [r3, #56]
3428:lib/GD32F4xx/Source/gd32f4xx_enet.c **** 
 7868              		.loc 1 3428 1 view .LVU2741
 7869 0026 7047     		bx	lr
 7870              	.L738:
 7871              		.align	2
 7872              	.L737:
 7873 0028 00000000 		.word	.LANCHOR0
 7874              		.cfi_endproc
 7875              	.LFE197:
 7877              		.global	dma_current_ptp_rxdesc
 7878              		.global	dma_current_ptp_txdesc
 7879              		.global	dma_current_rxdesc
 7880              		.global	dma_current_txdesc
 7881              		.global	tx_buff
 7882              		.global	rx_buff
 7883              		.global	txdesc_tab
 7884              		.global	rxdesc_tab
 7885              		.section	.bss.dma_current_ptp_rxdesc,"aw",%nobits
 7886              		.align	2
 7887              		.set	.LANCHOR5,. + 0
 7890              	dma_current_ptp_rxdesc:
 7891 0000 00000000 		.space	4
 7892              		.section	.bss.dma_current_ptp_txdesc,"aw",%nobits
 7893              		.align	2
 7894              		.set	.LANCHOR6,. + 0
 7897              	dma_current_ptp_txdesc:
 7898 0000 00000000 		.space	4
 7899              		.section	.bss.dma_current_rxdesc,"aw",%nobits
 7900              		.align	2
 7901              		.set	.LANCHOR4,. + 0
 7904              	dma_current_rxdesc:
 7905 0000 00000000 		.space	4
 7906              		.section	.bss.dma_current_txdesc,"aw",%nobits
 7907              		.align	2
 7908              		.set	.LANCHOR3,. + 0
 7911              	dma_current_txdesc:
 7912 0000 00000000 		.space	4
 7913              		.section	.bss.enet_initpara,"aw",%nobits
 7914              		.align	3
 7915              		.set	.LANCHOR0,. + 0
 7918              	enet_initpara:
 7919 0000 00000000 		.space	60
 7919      00000000 
 7919      00000000 
 7919      00000000 
 7919      00000000 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 246


 7920              		.section	.bss.rx_buff,"aw",%nobits
 7921              		.align	2
 7924              	rx_buff:
 7925 0000 00000000 		.space	7620
 7925      00000000 
 7925      00000000 
 7925      00000000 
 7925      00000000 
 7926              		.section	.bss.rxdesc_tab,"aw",%nobits
 7927              		.align	2
 7928              		.set	.LANCHOR2,. + 0
 7931              	rxdesc_tab:
 7932 0000 00000000 		.space	80
 7932      00000000 
 7932      00000000 
 7932      00000000 
 7932      00000000 
 7933              		.section	.bss.tx_buff,"aw",%nobits
 7934              		.align	2
 7937              	tx_buff:
 7938 0000 00000000 		.space	7620
 7938      00000000 
 7938      00000000 
 7938      00000000 
 7938      00000000 
 7939              		.section	.bss.txdesc_tab,"aw",%nobits
 7940              		.align	2
 7941              		.set	.LANCHOR1,. + 0
 7944              	txdesc_tab:
 7945 0000 00000000 		.space	80
 7945      00000000 
 7945      00000000 
 7945      00000000 
 7945      00000000 
 7946              		.section	.rodata.enet_reg_tab,"a"
 7947              		.align	2
 7948              		.set	.LANCHOR7,. + 0
 7951              	enet_reg_tab:
 7952 0000 0000     		.short	0
 7953 0002 0400     		.short	4
 7954 0004 0800     		.short	8
 7955 0006 0C00     		.short	12
 7956 0008 1000     		.short	16
 7957 000a 1400     		.short	20
 7958 000c 1800     		.short	24
 7959 000e 1C00     		.short	28
 7960 0010 2800     		.short	40
 7961 0012 2C00     		.short	44
 7962 0014 3400     		.short	52
 7963 0016 3800     		.short	56
 7964 0018 3C00     		.short	60
 7965 001a 4000     		.short	64
 7966 001c 4400     		.short	68
 7967 001e 4800     		.short	72
 7968 0020 4C00     		.short	76
 7969 0022 5000     		.short	80
 7970 0024 5400     		.short	84
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 247


 7971 0026 5800     		.short	88
 7972 0028 5C00     		.short	92
 7973 002a 8010     		.short	4224
 7974 002c 0001     		.short	256
 7975 002e 0401     		.short	260
 7976 0030 0801     		.short	264
 7977 0032 0C01     		.short	268
 7978 0034 1001     		.short	272
 7979 0036 4C01     		.short	332
 7980 0038 5001     		.short	336
 7981 003a 6801     		.short	360
 7982 003c 9401     		.short	404
 7983 003e 9801     		.short	408
 7984 0040 C401     		.short	452
 7985 0042 0007     		.short	1792
 7986 0044 0407     		.short	1796
 7987 0046 0807     		.short	1800
 7988 0048 0C07     		.short	1804
 7989 004a 1007     		.short	1808
 7990 004c 1407     		.short	1812
 7991 004e 1807     		.short	1816
 7992 0050 1C07     		.short	1820
 7993 0052 2007     		.short	1824
 7994 0054 2807     		.short	1832
 7995 0056 2C07     		.short	1836
 7996 0058 0010     		.short	4096
 7997 005a 0410     		.short	4100
 7998 005c 0810     		.short	4104
 7999 005e 0C10     		.short	4108
 8000 0060 1010     		.short	4112
 8001 0062 1410     		.short	4116
 8002 0064 1810     		.short	4120
 8003 0066 1C10     		.short	4124
 8004 0068 2010     		.short	4128
 8005 006a 2410     		.short	4132
 8006 006c 4810     		.short	4168
 8007 006e 4C10     		.short	4172
 8008 0070 5010     		.short	4176
 8009 0072 5410     		.short	4180
 8010              		.text
 8011              	.Letext0:
 8012              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 8013              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 8014              		.file 4 "lib/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 8015              		.file 5 "lib/GD32F4xx/Include/gd32f4xx_rcu.h"
 8016              		.file 6 "lib/GD32F4xx/Include/gd32f4xx_enet.h"
 8017              		.file 7 "lib/GD32F4xx/Include/gd32f4xx_dbg.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 248


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_enet.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:18     .text.enet_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:25     .text.enet_deinit:0000000000000000 enet_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:90     .text.enet_deinit:000000000000003c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:95     .text.enet_initpara_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:102    .text.enet_initpara_config:0000000000000000 enet_initpara_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:124    .text.enet_initpara_config:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:157    .text.enet_initpara_config:0000000000000038 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:383    .text.enet_initpara_config:0000000000000130 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:388    .text.enet_software_reset:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:395    .text.enet_software_reset:0000000000000000 enet_software_reset
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:450    .text.enet_software_reset:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:456    .text.enet_descriptors_chain_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:463    .text.enet_descriptors_chain_init:0000000000000000 enet_descriptors_chain_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:652    .text.enet_descriptors_chain_init:0000000000000090 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7924   .bss.rx_buff:0000000000000000 rx_buff
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7937   .bss.tx_buff:0000000000000000 tx_buff
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:665    .text.enet_descriptors_ring_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:672    .text.enet_descriptors_ring_init:0000000000000000 enet_descriptors_ring_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:873    .text.enet_descriptors_ring_init:0000000000000090 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:887    .text.enet_frame_receive:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:894    .text.enet_frame_receive:0000000000000000 enet_frame_receive
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1094   .text.enet_frame_receive:00000000000000a8 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1101   .text.enet_frame_transmit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1108   .text.enet_frame_transmit:0000000000000000 enet_frame_transmit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1280   .text.enet_frame_transmit:0000000000000094 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1286   .text.enet_transmit_checksum_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1293   .text.enet_transmit_checksum_config:0000000000000000 enet_transmit_checksum_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1315   .text.enet_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1322   .text.enet_enable:0000000000000000 enet_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1435   .text.enet_enable:0000000000000040 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1442   .text.enet_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1449   .text.enet_disable:0000000000000000 enet_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1555   .text.enet_disable:0000000000000040 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1562   .text.enet_mac_address_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1569   .text.enet_mac_address_set:0000000000000000 enet_mac_address_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1594   .text.enet_mac_address_set:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1599   .text.enet_mac_address_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1606   .text.enet_mac_address_get:0000000000000000 enet_mac_address_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1663   .text.enet_mac_address_get:000000000000002c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1669   .text.enet_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1676   .text.enet_flag_get:0000000000000000 enet_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1703   .text.enet_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1710   .text.enet_flag_clear:0000000000000000 enet_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1736   .text.enet_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1743   .text.enet_interrupt_enable:0000000000000000 enet_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1796   .text.enet_interrupt_enable:0000000000000040 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1801   .text.enet_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1808   .text.enet_interrupt_disable:0000000000000000 enet_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1861   .text.enet_interrupt_disable:0000000000000040 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1866   .text.enet_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1873   .text.enet_interrupt_flag_get:0000000000000000 enet_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1891   .text.enet_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1898   .text.enet_interrupt_flag_clear:0000000000000000 enet_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1916   .text.enet_tx_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:1923   .text.enet_tx_enable:0000000000000000 enet_tx_enable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 249


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2001   .text.enet_tx_enable:0000000000000030 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2008   .text.enet_tx_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2015   .text.enet_tx_disable:0000000000000000 enet_tx_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2086   .text.enet_tx_disable:000000000000002c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2093   .text.enet_rx_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2100   .text.enet_rx_enable:0000000000000000 enet_rx_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2126   .text.enet_rx_enable:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2132   .text.enet_rx_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2139   .text.enet_rx_disable:0000000000000000 enet_rx_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2165   .text.enet_rx_disable:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2171   .text.enet_registers_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2178   .text.enet_registers_get:0000000000000000 enet_registers_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2229   .text.enet_registers_get:0000000000000030 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2234   .text.enet_debug_status_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2241   .text.enet_debug_status_get:0000000000000000 enet_debug_status_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2341   .text.enet_debug_status_get:000000000000005c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2346   .text.enet_address_filter_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2353   .text.enet_address_filter_enable:0000000000000000 enet_address_filter_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2372   .text.enet_address_filter_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2377   .text.enet_address_filter_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2384   .text.enet_address_filter_disable:0000000000000000 enet_address_filter_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2403   .text.enet_address_filter_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2408   .text.enet_address_filter_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2415   .text.enet_address_filter_config:0000000000000000 enet_address_filter_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2458   .text.enet_address_filter_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2463   .text.enet_phy_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2470   .text.enet_phy_config:0000000000000000 enet_phy_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2825   .text.enet_phy_config:00000000000000e4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2841   .text.enet_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:2848   .text.enet_init:0000000000000000 enet_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:3711   .text.enet_init:0000000000000268 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:3728   .text.enet_init:0000000000000294 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4118   .text.enet_init:00000000000003a0 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4125   .text.enet_phy_write_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4132   .text.enet_phy_write_read:0000000000000000 enet_phy_write_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4249   .text.enet_phy_write_read:0000000000000054 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4255   .text.enet_phyloopback_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4262   .text.enet_phyloopback_enable:0000000000000000 enet_phyloopback_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4441   .text.enet_phyloopback_enable:0000000000000060 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4447   .text.enet_phyloopback_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4454   .text.enet_phyloopback_disable:0000000000000000 enet_phyloopback_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4633   .text.enet_phyloopback_disable:0000000000000060 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4639   .text.enet_forward_feature_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4646   .text.enet_forward_feature_enable:0000000000000000 enet_forward_feature_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4700   .text.enet_forward_feature_enable:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4707   .text.enet_forward_feature_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4714   .text.enet_forward_feature_disable:0000000000000000 enet_forward_feature_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4756   .text.enet_forward_feature_disable:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4763   .text.enet_fliter_feature_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4770   .text.enet_fliter_feature_enable:0000000000000000 enet_fliter_feature_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4789   .text.enet_fliter_feature_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4794   .text.enet_fliter_feature_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4801   .text.enet_fliter_feature_disable:0000000000000000 enet_fliter_feature_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4820   .text.enet_fliter_feature_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4825   .text.enet_pauseframe_generate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4832   .text.enet_pauseframe_generate:0000000000000000 enet_pauseframe_generate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4876   .text.enet_pauseframe_generate:0000000000000018 $d
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 250


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4881   .text.enet_pauseframe_detect_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4888   .text.enet_pauseframe_detect_config:0000000000000000 enet_pauseframe_detect_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4912   .text.enet_pauseframe_detect_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4917   .text.enet_pauseframe_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4924   .text.enet_pauseframe_config:0000000000000000 enet_pauseframe_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4962   .text.enet_pauseframe_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4967   .text.enet_flowcontrol_threshold_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4974   .text.enet_flowcontrol_threshold_config:0000000000000000 enet_flowcontrol_threshold_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:4997   .text.enet_flowcontrol_threshold_config:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5002   .text.enet_flowcontrol_feature_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5009   .text.enet_flowcontrol_feature_enable:0000000000000000 enet_flowcontrol_feature_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5047   .text.enet_flowcontrol_feature_enable:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5052   .text.enet_flowcontrol_feature_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5059   .text.enet_flowcontrol_feature_disable:0000000000000000 enet_flowcontrol_feature_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5097   .text.enet_flowcontrol_feature_disable:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5102   .text.enet_dmaprocess_state_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5109   .text.enet_dmaprocess_state_get:0000000000000000 enet_dmaprocess_state_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5132   .text.enet_dmaprocess_state_get:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5137   .text.enet_dmaprocess_resume:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5144   .text.enet_dmaprocess_resume:0000000000000000 enet_dmaprocess_resume
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5170   .text.enet_dmaprocess_resume:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5175   .text.enet_rxprocess_check_recovery:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5182   .text.enet_rxprocess_check_recovery:0000000000000000 enet_rxprocess_check_recovery
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5224   .text.enet_rxprocess_check_recovery:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5230   .text.enet_txfifo_flush:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5237   .text.enet_txfifo_flush:0000000000000000 enet_txfifo_flush
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5287   .text.enet_txfifo_flush:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5293   .text.enet_current_desc_address_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5300   .text.enet_current_desc_address_get:0000000000000000 enet_current_desc_address_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5325   .text.enet_desc_information_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5332   .text.enet_desc_information_get:0000000000000000 enet_desc_information_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5346   .text.enet_desc_information_get:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5352   .text.enet_desc_information_get:000000000000000e $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5445   .text.enet_desc_information_get:0000000000000054 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5450   .text.enet_missed_frame_counter_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5457   .text.enet_missed_frame_counter_get:0000000000000000 enet_missed_frame_counter_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5487   .text.enet_missed_frame_counter_get:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5492   .text.enet_desc_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5499   .text.enet_desc_flag_get:0000000000000000 enet_desc_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5525   .text.enet_desc_flag_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5532   .text.enet_desc_flag_set:0000000000000000 enet_desc_flag_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5551   .text.enet_desc_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5558   .text.enet_desc_flag_clear:0000000000000000 enet_desc_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5577   .text.enet_rx_desc_immediate_receive_complete_interrupt:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5584   .text.enet_rx_desc_immediate_receive_complete_interrupt:0000000000000000 enet_rx_desc_immediate_receive_complete_interrupt
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5603   .text.enet_rx_desc_delay_receive_complete_interrupt:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5610   .text.enet_rx_desc_delay_receive_complete_interrupt:0000000000000000 enet_rx_desc_delay_receive_complete_interrupt
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5638   .text.enet_rx_desc_delay_receive_complete_interrupt:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5643   .text.enet_rxframe_drop:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5650   .text.enet_rxframe_drop:0000000000000000 enet_rxframe_drop
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5817   .text.enet_rxframe_drop:0000000000000070 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5824   .text.enet_rxframe_size_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5831   .text.enet_rxframe_size_get:0000000000000000 enet_rxframe_size_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5916   .text.enet_rxframe_size_get:0000000000000044 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5922   .text.enet_dma_feature_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5929   .text.enet_dma_feature_enable:0000000000000000 enet_dma_feature_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5948   .text.enet_dma_feature_enable:000000000000000c $d
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 251


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5953   .text.enet_dma_feature_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5960   .text.enet_dma_feature_disable:0000000000000000 enet_dma_feature_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5979   .text.enet_dma_feature_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5984   .text.enet_desc_select_normal_mode:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:5991   .text.enet_desc_select_normal_mode:0000000000000000 enet_desc_select_normal_mode
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6009   .text.enet_desc_select_normal_mode:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6014   .text.enet_ptp_normal_descriptors_chain_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6021   .text.enet_ptp_normal_descriptors_chain_init:0000000000000000 enet_ptp_normal_descriptors_chain_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6230   .text.enet_ptp_normal_descriptors_chain_init:00000000000000a8 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6243   .text.enet_ptp_normal_descriptors_ring_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6250   .text.enet_ptp_normal_descriptors_ring_init:0000000000000000 enet_ptp_normal_descriptors_ring_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6470   .text.enet_ptp_normal_descriptors_ring_init:00000000000000b8 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6484   .text.enet_ptpframe_receive_normal_mode:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6491   .text.enet_ptpframe_receive_normal_mode:0000000000000000 enet_ptpframe_receive_normal_mode
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6700   .text.enet_ptpframe_receive_normal_mode:00000000000000c8 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6708   .text.enet_ptpframe_transmit_normal_mode:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6715   .text.enet_ptpframe_transmit_normal_mode:0000000000000000 enet_ptpframe_transmit_normal_mode
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6947   .text.enet_ptpframe_transmit_normal_mode:00000000000000c8 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6954   .text.enet_wum_filter_register_pointer_reset:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6961   .text.enet_wum_filter_register_pointer_reset:0000000000000000 enet_wum_filter_register_pointer_reset
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6979   .text.enet_wum_filter_register_pointer_reset:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6984   .text.enet_wum_filter_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:6991   .text.enet_wum_filter_config:0000000000000000 enet_wum_filter_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7073   .text.enet_wum_filter_config:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7078   .text.enet_wum_feature_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7085   .text.enet_wum_feature_enable:0000000000000000 enet_wum_feature_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7104   .text.enet_wum_feature_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7109   .text.enet_wum_feature_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7116   .text.enet_wum_feature_disable:0000000000000000 enet_wum_feature_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7135   .text.enet_wum_feature_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7140   .text.enet_msc_counters_reset:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7147   .text.enet_msc_counters_reset:0000000000000000 enet_msc_counters_reset
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7165   .text.enet_msc_counters_reset:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7170   .text.enet_msc_feature_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7177   .text.enet_msc_feature_enable:0000000000000000 enet_msc_feature_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7196   .text.enet_msc_feature_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7201   .text.enet_msc_feature_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7208   .text.enet_msc_feature_disable:0000000000000000 enet_msc_feature_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7227   .text.enet_msc_feature_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7232   .text.enet_msc_counters_preset_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7239   .text.enet_msc_counters_preset_config:0000000000000000 enet_msc_counters_preset_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7265   .text.enet_msc_counters_preset_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7270   .text.enet_msc_counters_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7277   .text.enet_msc_counters_get:0000000000000000 enet_msc_counters_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7291   .text.enet_ptp_feature_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7298   .text.enet_ptp_feature_enable:0000000000000000 enet_ptp_feature_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7317   .text.enet_ptp_feature_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7322   .text.enet_ptp_feature_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7329   .text.enet_ptp_feature_disable:0000000000000000 enet_ptp_feature_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7348   .text.enet_ptp_feature_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7353   .text.enet_ptp_timestamp_function_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7360   .text.enet_ptp_timestamp_function_config:0000000000000000 enet_ptp_timestamp_function_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7610   .text.enet_ptp_timestamp_function_config:0000000000000108 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7616   .text.enet_ptp_subsecond_increment_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7623   .text.enet_ptp_subsecond_increment_config:0000000000000000 enet_ptp_subsecond_increment_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7644   .text.enet_ptp_subsecond_increment_config:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7649   .text.enet_ptp_timestamp_addend_config:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s 			page 252


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7656   .text.enet_ptp_timestamp_addend_config:0000000000000000 enet_ptp_timestamp_addend_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7673   .text.enet_ptp_timestamp_addend_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7678   .text.enet_ptp_timestamp_update_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7685   .text.enet_ptp_timestamp_update_config:0000000000000000 enet_ptp_timestamp_update_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7711   .text.enet_ptp_timestamp_update_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7716   .text.enet_ptp_expected_time_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7723   .text.enet_ptp_expected_time_config:0000000000000000 enet_ptp_expected_time_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7743   .text.enet_ptp_expected_time_config:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7748   .text.enet_ptp_system_time_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7755   .text.enet_ptp_system_time_get:0000000000000000 enet_ptp_system_time_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7789   .text.enet_ptp_system_time_get:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7794   .text.enet_ptp_pps_output_frequency_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7801   .text.enet_ptp_pps_output_frequency_config:0000000000000000 enet_ptp_pps_output_frequency_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7818   .text.enet_ptp_pps_output_frequency_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7823   .text.enet_initpara_reset:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7830   .text.enet_initpara_reset:0000000000000000 enet_initpara_reset
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7873   .text.enet_initpara_reset:0000000000000028 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7890   .bss.dma_current_ptp_rxdesc:0000000000000000 dma_current_ptp_rxdesc
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7897   .bss.dma_current_ptp_txdesc:0000000000000000 dma_current_ptp_txdesc
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7904   .bss.dma_current_rxdesc:0000000000000000 dma_current_rxdesc
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7911   .bss.dma_current_txdesc:0000000000000000 dma_current_txdesc
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7944   .bss.txdesc_tab:0000000000000000 txdesc_tab
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7931   .bss.rxdesc_tab:0000000000000000 rxdesc_tab
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7886   .bss.dma_current_ptp_rxdesc:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7893   .bss.dma_current_ptp_txdesc:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7900   .bss.dma_current_rxdesc:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7907   .bss.dma_current_txdesc:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7914   .bss.enet_initpara:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7918   .bss.enet_initpara:0000000000000000 enet_initpara
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7921   .bss.rx_buff:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7927   .bss.rxdesc_tab:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7934   .bss.tx_buff:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7940   .bss.txdesc_tab:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7947   .rodata.enet_reg_tab:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccMmhqrs.s:7951   .rodata.enet_reg_tab:0000000000000000 enet_reg_tab

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
