ngdbuild -p xc4085xl-09-pg559 -uc row_cols.ucf -dd .. c:\fndtn\active\projects\row_cols\row_cols.xnf row_cols.ngd
ngdbuild:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc4085xl-09-pg559 -uc row_cols.ucf -dd ..
c:\fndtn\active\projects\row_cols\row_cols.xnf row_cols.ngd 

Launcher: Executing xnf2ngd -p xc4000xl -u
"c:\fndtn\active\projects\row_cols\row_cols.xnf"
"C:\Fndtn\Active\Projects\ROW_COLS\xproj\ver1\row_cols.ngo"
xnf2ngd:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.
   using XNF gate model
   reading XNF file "c:/fndtn/active/projects/row_cols/row_cols.xnf" ...
   Writing NGO file "C:/Fndtn/Active/Projects/ROW_COLS/xproj/ver1/row_cols.ngo"
...
Reading NGO file "C:/Fndtn/Active/Projects/ROW_COLS/xproj/ver1/row_cols.ngo"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "row_cols.ucf" ...

Checking timing specifications ...

Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "row_cols.ngd" ...

Writing NGDBUILD log file "row_cols.bld"...

NGDBUILD done.

==================================================

map -p xc4085xl-09-pg559 -o map.ncd row_cols.ngd row_cols.pcf
map:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.
Reading NGD file "row_cols.ngd"...
Using target part "4085xlpg559-09".
MAP xc4000xl directives:
   Partname = "xc4085xl-09-pg559".
   Covermode = "area".
   Pack Unrelated Logic into CLBs targeting 100% of CLB resources.
Processing logical timing constraints...
Verifying F/HMAP validity based on pre-trimmed logic...
Removing unused logic...
Packing logic in CLBs...
   Running cover...
   Undirected packing...
Running physical design DRC...

Design Summary:
   Number of errors:        0
   Number of warnings:      1
   Number of CLBs:            290 out of  3136    9%
      CLB Flip Flops:       0
      CLB Latches:          0
      4 input LUTs:       512
      3 input LUTs:         0
   Number of bonded IOBs:     163 out of   448   36%
      IOB Flops:           96
      IOB Latches:          0
   Number of clock IOB pads:    1 out of    12    8%
   Number of BUFGLSs:           1 out of     8   12%
   Number of startup:           1 out of     1  100%
Total equivalent gate count for design: 5104
Additional JTAG gate count for IOBs:    7824
Writing design file "map.ncd"...

Removed Logic Summary:
   1 block(s) optimized away

Mapping completed.
See MAP report file "map.mrp" for details.

==================================================

par  -w -ol 2 -d 0 map.ncd row_cols.ncd row_cols.pcf
PAR: Xilinx Place And Route C.16.
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.



Constraints file: row_cols.pcf

Loading device database for application par from file "map.ncd".
   "row_cols" is an NCD, version 2.28, device xc4085xl, package pg559, speed
-09
Loading device for application par from file '4085xl.nph' in environment
C:/Fndtn.
Device speed data version:  C 1.1.2.2 PRELIMINARY.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs           162 out of 448    36%
      Flops:                          96
      Latches:                         0
   Number of Global Buffer IOBs        1 out of 8      12%
      Flops:                           0
      Latches:                         0

   Number of CLBs                    290 out of 3136    9%
      Total Latches:                   0 out of 6272    0%
      Total CLB Flops:                 0 out of 6272    0%
      4 input LUTs:                  512 out of 6272    8%
      3 input LUTs:                    0 out of 3136    0%

   Number of BUFGLSs                   1 out of 8      12%
   Number of STARTUPs                  1 out of 1     100%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

Starting initial Placement phase.  REAL time: 6 secs 
Finished initial Placement phase.  REAL time: 7 secs 

Writing design to file "row_cols.ncd".

Starting the Placer.  REAL time: 7 secs 
Placer score = 690196
Placer score = 568264
Placer score = 508224
Placer score = 483594
Placer score = 459274
Placer score = 439230
Placer score = 418740
Placer score = 397434
Placer score = 378324
Placer score = 375922
Placer score = 362660
Placer score = 354500
Placer score = 350482
Placer score = 341242
Placer score = 344152
Placer score = 324410
Placer score = 314058
Placer score = 316750
Placer score = 312332
Placer score = 302576
Placer score = 302128
Placer score = 294746
Placer score = 289586
Placer score = 279028
Placer score = 272882
Placer score = 265322
Placer score = 264332
Placer score = 258872
Placer score = 255692
Placer score = 252596
Placer score = 249326
Placer score = 246450
Placer score = 246684
Placer score = 240862
Placer score = 238130
Placer score = 240676
Placer score = 234974
Placer score = 231282
Placer score = 228430
Placer score = 224408
Placer score = 223568
Placer score = 222426
Placer score = 220900
Placer score = 219970
Placer score = 217210
Placer score = 215740
Placer score = 214118
Placer score = 210668
Placer score = 210546
Placer score = 210936
Placer score = 209796
Placer score = 209074
Placer score = 210510
Placer score = 207928
Placer score = 208346
Placer score = 206426
Placer score = 206246
Placer score = 205496
Placer score = 205346
Placer score = 206606
Placer score = 206548
Placer score = 206398
Placer score = 206488
Placer score = 205768
Placer score = 205558
Placer score = 205468
Placer score = 207268
Placer score = 209340
Placer score = 211320
Placer score = 212638
Placer score = 214378
Placer score = 215098
Placer score = 216448
Placer score = 216838
Placer score = 217678
Placer score = 218368
Placer score = 219238
Placer Completed.  REAL time: 39 secs 

Writing design to file "row_cols.ncd".

Starting Optimizing Placer.  REAL time: 39 secs 
Optimizing  
Swapped 0 comps.
Xilinx Placer [1]   219238   REAL time: 40 secs 

Finished Optimizing Placer.  REAL time: 40 secs 

Writing design to file "row_cols.ncd".

Total REAL time to Placer completion: 41 secs 
Total CPU time to Placer completion: 41 secs 

0 connection(s) routed; 1714 unrouted active, 48 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 42 secs 
Starting iterative routing. 
Routing active signals.
End of iteration 1 
1714 successful; 0 unrouted active,
   48 unrouted PWR/GND; (0) REAL time: 48 secs 
End of iteration 2 
1714 successful; 0 unrouted active,
   48 unrouted PWR/GND; (0) REAL time: 49 secs 
Constraints are met. 
Routing PWR/GND nets.
Power and ground nets completely routed. 
Writing design to file "row_cols.ncd".
Starting cleanup 
Improving routing.
End of cleanup iteration 1 
1762 successful; 0 unrouted; (0) REAL time: 1 mins 33 secs 
Writing design to file "row_cols.ncd".
Total REAL time: 1 mins 33 secs 
Total CPU  time: 1 mins 33 secs 
End of route.  1762 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 1 mins 34 secs 
Total CPU time to Router completion: 1 mins 34 secs 

Generating PAR statistics.
Writing design to file "row_cols.ncd".


All signals are completely routed.

Total REAL time to PAR completion: 1 mins 35 secs 
Total CPU time to PAR completion: 1 mins 35 secs 

PAR done.

==================================================

trce row_cols.ncd row_cols.pcf -e 3 -o row_cols.twr
Xilinx TRACE, Version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.


Loading device database for application trce from file "row_cols.ncd".
   "row_cols" is an NCD, version 2.28, device xc4085xl, package pg559, speed
-09
Loading device for application trce from file '4085xl.nph' in environment
C:/Fndtn.
--------------------------------------------------------------------------------
Xilinx TRACE, Version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.

Design file:              row_cols.ncd
Physical constraint file: row_cols.pcf
Device,speed:             xc4085xl,-09 (C 1.1.2.2 PRELIMINARY)
Report level:             error report
--------------------------------------------------------------------------------

WARNING:Timing - No timing constraints found, doing default enumeration.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 10016 paths, 740 nets, and 1714 connections (100.0% coverage)

Design statistics:
   Minimum period:  69.421ns (Maximum frequency:  14.405MHz)
   Maximum net delay:  30.696ns


Analysis completed Fri Feb 02 01:17:21 2001
--------------------------------------------------------------------------------

Total time: 7 secs 

==================================================

ngdanno row_cols.ncd map.ngm 
ngdanno:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.

Loading device database for application ngdanno from file "row_cols.ncd".
   "row_cols" is an NCD, version 2.28, device xc4085xl, package pg559, speed
-09
Loading device for application ngdanno from file '4085xl.nph' in environment
C:/Fndtn.
Reading .ngm file "map.ngm"...
Building NGA image...
Annotating NGA image...
Distributing delays...
WARNING:Anno:26 - NGDANNO found physical components for which 100 percent
   back-annotation is not possible.  (These components are listed below.)  Some
   reasons these components may not be fully back-annotatable include:
   

1. The logic was replicated during physical mapping.
   

2. MAP was directed to optimize the logic through use of the -oe or -os
   option, or the OPTIMIZE or OPT_EFFORT design attribute.
   

3. The component's configuration implies a more complex delay model than can
   be accurately represented in the original design logic.  An example of such a
   configuration is an XC4000-family CLB containing both carry logic and
   multiple flip-flops.
   

Simulation models for the following components will be constructed from the
   NCD netlist.  Signal names buried within these components will be lost.
   ADD6x16_N1007
   ADD6x16_N1037
   ADD6x16_N1067
   ADD6x16_N1097
   ADD6x16_N1162
   ADD6x16_N117
   ADD6x16_N1297
   ADD6x16_N1327
   ADD6x16_N1357
   ADD6x16_N1422
   ADD6x16_N1452
   ADD6x16_N147
   ADD6x16_N1517
   ADD6x16_N177
   ADD6x16_N27
   ADD6x16_N347
   ADD6x16_N377
   ADD6x16_N407
   ADD6x16_N437
   ADD6x16_N57
   ADD6x16_N572
   ADD6x16_N602
   ADD6x16_N632
   ADD6x16_N767
   ADD6x16_N797
   ADD6x16_N827
   ADD6x16_N857
   ADD6x16_N87
   ADD6x16_N887
   ADD6x16_N917
   ADD6x16_N947
   ADD6x16_N977
   SUMOFPROD<13>
   SUMOFPROD<15>
   SUMOFPROD<19>
   SUMOFPROD<1>
   SUMOFPROD<21>
   SUMOFPROD<25>
   SUMOFPROD<27>
   SUMOFPROD<31>
   SUMOFPROD<33>
   SUMOFPROD<37>
   SUMOFPROD<39>
   SUMOFPROD<3>
   SUMOFPROD<43>
   SUMOFPROD<45>
   SUMOFPROD<49>
   SUMOFPROD<51>
   SUMOFPROD<55>
   SUMOFPROD<57>
   SUMOFPROD<61>
   SUMOFPROD<63>
   SUMOFPROD<67>
   SUMOFPROD<69>
   SUMOFPROD<73>
   SUMOFPROD<75>
   SUMOFPROD<79>
   SUMOFPROD<7>
   SUMOFPROD<81>
   SUMOFPROD<85>
   SUMOFPROD<87>
   SUMOFPROD<91>
   SUMOFPROD<93>
   SUMOFPROD<9>
Writing .nga file "row_cols.nga"...
   390 logical models annotated
   64 physical models annotated

==================================================

ngd2edif -w -v fndtn row_cols.nga time_sim.edn
ngd2edif:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.
   writing only delay properties to EDIF file
   dedicated signals will be given global scope
   running NGD DRC ...
   writing  EDIF file to 'time_sim.edn' ...

==================================================

xcpy time_sim.edn c:\fndtn\active\projects\row_cols\time_sim.edn

==================================================

bitgen row_cols.ncd  -l -w -f bitgen.ut
BITGEN: Xilinx Bitstream Generator C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "row_cols.ncd".
   "row_cols" is an NCD, version 2.28, device xc4085xl, package pg559, speed
-09
Loading device for application Bitgen from file '4085xl.nph' in environment
C:/Fndtn.
Opened constraints file row_cols.pcf.

Fri Feb 02 01:18:06 2001

Running DRC.
DRC detected 0 errors and 0 warnings.
Saving ll file in "row_cols.ll".
Creating bit map...
Saving bit stream in "row_cols.bit".

==================================================

xcpy row_cols.bit c:\fndtn\active\projects\row_cols\row_cols.bit

==================================================

xcpy row_cols.ll c:\fndtn\active\projects\row_cols\row_cols.ll
