Version 3.2 HI-TECH Software Intermediate Code
"116 bibliotecas/SDCard.h
[v _sdc_disk_status `(uc ~T0 @X0 0 ef1`uc ]
"114
[v _sdc_disk_initialize `(uc ~T0 @X0 0 ef ]
"154 bibliotecas/diskio.c
[c E25 0 1 2 3 4 .. ]
[n E25 . RES_OK RES_ERROR RES_WRPRT RES_NOTRDY RES_PARERR  ]
"112 bibliotecas/SDCard.h
[v _sdc_disk_read `(E25 ~T0 @X0 0 ef3`*uc`ul`uc ]
"113
[v _sdc_disk_write `(E25 ~T0 @X0 0 ef3`*Cuc`ul`uc ]
[v F3955 `(v ~T0 @X0 1 tf1`ul ]
"161 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18.h
[v __delay `JF3955 ~T0 @X0 0 e ]
[p i __delay ]
"3150 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f4550.h
[s S133 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S133 . LATC0 LATC1 LATC2 . LATC6 LATC7 ]
"3158
[s S134 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S134 . LC0 LC1 LC2 . LC6 LC7 ]
"3149
[u S132 `S133 1 `S134 1 ]
[n S132 . . . ]
"3167
[v _LATCbits `VS132 ~T0 @X0 0 e@3979 ]
"3039
[s S130 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S130 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"3049
[s S131 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S131 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"3038
[u S129 `S130 1 `S131 1 ]
[n S129 . . . ]
"3060
[v _LATBbits `VS129 ~T0 @X0 0 e@3978 ]
"53 bibliotecas/SPI.h
[v _WriteSPI_ `(uc ~T0 @X0 0 ef1`uc ]
"107 bibliotecas/SDCard.h
[v _command `(v ~T0 @X0 0 ef3`uc`ul`uc ]
"106
[v _dummy_clocks `(v ~T0 @X0 0 ef1`uc ]
"104
[v _response `(uc ~T0 @X0 0 ef ]
"236 bibliotecas/display_lcd.h
[v _posicao_cursor_lcd `(v ~T0 @X0 0 ef2`uc`uc ]
"290
[v _escreve_frase_ram_lcd `(v ~T0 @X0 0 ef1`*uc ]
"261
[v _escreve_inteiro_lcd `(v ~T0 @X0 0 ef1`i ]
"105 bibliotecas/SDCard.h
[v _proceed `(v ~T0 @X0 0 ef ]
"754 bibliotecas/diskio.c
[c E98 0 1 2 3 4 5 6 7 8 9 10 11 12 13 .. ]
[n E98 . FR_OK FR_NOT_READY FR_NO_FILE FR_NO_PATH FR_INVALID_NAME FR_INVALID_DRIVE FR_DENIED FR_EXIST FR_RW_ERROR FR_WRITE_PROTECTED FR_NOT_ENABLED FR_NO_FILESYSTEM FR_INVALID_OBJECT FR_MKFS_ABORTED  ]
[; ;integer.h: 9: typedef struct{
[; ;integer.h: 10: unsigned int hora;
[; ;integer.h: 11: unsigned int min;
[; ;integer.h: 12: unsigned int seg;
[; ;integer.h: 13: unsigned char dia;
[; ;integer.h: 14: unsigned char mes;
[; ;integer.h: 15: unsigned char ano;
[; ;integer.h: 16: }fat_time;
[; ;integer.h: 20: typedef int INT;
[; ;integer.h: 21: typedef unsigned int UINT;
[; ;integer.h: 24: typedef signed char CHAR;
[; ;integer.h: 25: typedef unsigned char UCHAR;
[; ;integer.h: 26: typedef unsigned char BYTE;
[; ;integer.h: 29: typedef short SHORT;
[; ;integer.h: 30: typedef unsigned short USHORT;
[; ;integer.h: 31: typedef unsigned short WORD;
[; ;integer.h: 34: typedef long LONG;
[; ;integer.h: 35: typedef unsigned long ULONG;
[; ;integer.h: 36: typedef unsigned long DWORD;
[; ;integer.h: 39: typedef enum { FALSE = 0, TRUE } BOOL;
[; ;diskio.h: 14: typedef BYTE DSTATUS;
[; ;diskio.h: 17: typedef enum {
[; ;diskio.h: 18: RES_OK = 0,
[; ;diskio.h: 19: RES_ERROR,
[; ;diskio.h: 20: RES_WRPRT,
[; ;diskio.h: 21: RES_NOTRDY,
[; ;diskio.h: 22: RES_PARERR
[; ;diskio.h: 23: } DRESULT;
[; ;diskio.h: 29: DSTATUS disk_initialize (BYTE);
[; ;diskio.h: 30: DSTATUS disk_status (BYTE);
[; ;diskio.h: 31: DRESULT disk_read (BYTE, BYTE*, DWORD, BYTE);
[; ;diskio.h: 33: DRESULT disk_write (BYTE, const BYTE*, DWORD, BYTE);
[; ;diskio.h: 35: DRESULT disk_ioctl (BYTE, BYTE, void*);
[; ;diskio.h: 36: void disk_timerproc (void);
[; ;tff.h: 65: typedef DWORD CLUST;
[; ;tff.h: 74: typedef struct _FATFS {
[; ;tff.h: 75: WORD id;
[; ;tff.h: 76: WORD n_rootdir;
[; ;tff.h: 77: DWORD winsect;
[; ;tff.h: 78: DWORD fatbase;
[; ;tff.h: 79: DWORD dirbase;
[; ;tff.h: 80: DWORD database;
[; ;tff.h: 81: CLUST sects_fat;
[; ;tff.h: 82: CLUST max_clust;
[; ;tff.h: 84: CLUST last_clust;
[; ;tff.h: 85: CLUST free_clust;
[; ;tff.h: 92: BYTE fs_type;
[; ;tff.h: 93: BYTE csize;
[; ;tff.h: 94: BYTE n_fats;
[; ;tff.h: 95: BYTE winflag;
[; ;tff.h: 96: BYTE win[512];
[; ;tff.h: 97: } FATFS;
[; ;tff.h: 101: typedef struct _DIR {
[; ;tff.h: 102: WORD id;
[; ;tff.h: 103: WORD index;
[; ;tff.h: 104: FATFS* fs;
[; ;tff.h: 105: CLUST sclust;
[; ;tff.h: 106: CLUST clust;
[; ;tff.h: 107: DWORD sect;
[; ;tff.h: 108: } DIR_;
[; ;tff.h: 112: typedef struct _FIL {
[; ;tff.h: 113: WORD id;
[; ;tff.h: 114: BYTE flag;
[; ;tff.h: 115: BYTE csect;
[; ;tff.h: 116: FATFS* fs;
[; ;tff.h: 117: DWORD fptr;
[; ;tff.h: 118: DWORD fsize;
[; ;tff.h: 119: CLUST org_clust;
[; ;tff.h: 120: CLUST curr_clust;
[; ;tff.h: 121: DWORD curr_sect;
[; ;tff.h: 123: DWORD dir_sect;
[; ;tff.h: 124: BYTE* dir_ptr;
[; ;tff.h: 126: } FIL;
[; ;tff.h: 130: typedef struct _FILINFO {
[; ;tff.h: 131: DWORD fsize;
[; ;tff.h: 132: WORD fdate;
[; ;tff.h: 133: WORD ftime;
[; ;tff.h: 134: BYTE fattrib;
[; ;tff.h: 135: char fname[8+1+3+1];
[; ;tff.h: 136: } FILINFO;
[; ;tff.h: 141: typedef enum {
[; ;tff.h: 142: FR_OK = 0,
[; ;tff.h: 143: FR_NOT_READY,
[; ;tff.h: 144: FR_NO_FILE,
[; ;tff.h: 145: FR_NO_PATH,
[; ;tff.h: 146: FR_INVALID_NAME,
[; ;tff.h: 147: FR_INVALID_DRIVE,
[; ;tff.h: 148: FR_DENIED,
[; ;tff.h: 149: FR_EXIST,
[; ;tff.h: 150: FR_RW_ERROR,
[; ;tff.h: 151: FR_WRITE_PROTECTED,
[; ;tff.h: 152: FR_NOT_ENABLED,
[; ;tff.h: 153: FR_NO_FILESYSTEM,
[; ;tff.h: 154: FR_INVALID_OBJECT,
[; ;tff.h: 155: FR_MKFS_ABORTED
[; ;tff.h: 156: } FRESULT;
[; ;tff.h: 163: FRESULT f_mount (BYTE, FATFS*);
[; ;tff.h: 164: FRESULT f_open (FIL*, const char*, BYTE);
[; ;tff.h: 165: FRESULT f_read (FIL*, void*, UINT, UINT*);
[; ;tff.h: 166: FRESULT f_write (FIL*, const void*, UINT, UINT*);
[; ;tff.h: 167: FRESULT f_lseek (FIL*, DWORD);
[; ;tff.h: 168: FRESULT f_close (FIL*);
[; ;tff.h: 169: FRESULT f_opendir (DIR_*, const char*);
[; ;tff.h: 170: FRESULT f_readdir (DIR_*, FILINFO*);
[; ;tff.h: 171: FRESULT f_stat (const char*, FILINFO*);
[; ;tff.h: 172: FRESULT f_getfree (const char*, DWORD*, FATFS**);
[; ;tff.h: 173: FRESULT f_truncate (FIL*);
[; ;tff.h: 174: FRESULT f_sync (FIL*);
[; ;tff.h: 175: FRESULT f_unlink (const char*);
[; ;tff.h: 176: FRESULT f_mkdir (const char*);
[; ;tff.h: 177: FRESULT f_chmod (const char*, BYTE, BYTE);
[; ;tff.h: 178: FRESULT f_utime (const char*, const FILINFO*);
[; ;tff.h: 179: FRESULT f_rename (const char*, const char*);
[; ;tff.h: 180: FRESULT f_forward (FIL*, UINT(*)(const BYTE*,UINT), UINT, UINT*);
[; ;tff.h: 193: DWORD get_fattime (void);
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4550.h: 49: extern volatile unsigned char SPPDATA @ 0xF62;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f4550.h
[; ;pic18f4550.h: 51: asm("SPPDATA equ 0F62h");
[; <" SPPDATA equ 0F62h ;# ">
[; ;pic18f4550.h: 54: typedef union {
[; ;pic18f4550.h: 55: struct {
[; ;pic18f4550.h: 56: unsigned DATA :8;
[; ;pic18f4550.h: 57: };
[; ;pic18f4550.h: 58: } SPPDATAbits_t;
[; ;pic18f4550.h: 59: extern volatile SPPDATAbits_t SPPDATAbits @ 0xF62;
[; ;pic18f4550.h: 68: extern volatile unsigned char SPPCFG @ 0xF63;
"70
[; ;pic18f4550.h: 70: asm("SPPCFG equ 0F63h");
[; <" SPPCFG equ 0F63h ;# ">
[; ;pic18f4550.h: 73: typedef union {
[; ;pic18f4550.h: 74: struct {
[; ;pic18f4550.h: 75: unsigned WS :4;
[; ;pic18f4550.h: 76: unsigned CLK1EN :1;
[; ;pic18f4550.h: 77: unsigned CSEN :1;
[; ;pic18f4550.h: 78: unsigned CLKCFG :2;
[; ;pic18f4550.h: 79: };
[; ;pic18f4550.h: 80: struct {
[; ;pic18f4550.h: 81: unsigned WS0 :1;
[; ;pic18f4550.h: 82: unsigned WS1 :1;
[; ;pic18f4550.h: 83: unsigned WS2 :1;
[; ;pic18f4550.h: 84: unsigned WS3 :1;
[; ;pic18f4550.h: 85: unsigned :2;
[; ;pic18f4550.h: 86: unsigned CLKCFG0 :1;
[; ;pic18f4550.h: 87: unsigned CLKCFG1 :1;
[; ;pic18f4550.h: 88: };
[; ;pic18f4550.h: 89: } SPPCFGbits_t;
[; ;pic18f4550.h: 90: extern volatile SPPCFGbits_t SPPCFGbits @ 0xF63;
[; ;pic18f4550.h: 144: extern volatile unsigned char SPPEPS @ 0xF64;
"146
[; ;pic18f4550.h: 146: asm("SPPEPS equ 0F64h");
[; <" SPPEPS equ 0F64h ;# ">
[; ;pic18f4550.h: 149: typedef union {
[; ;pic18f4550.h: 150: struct {
[; ;pic18f4550.h: 151: unsigned ADDR :4;
[; ;pic18f4550.h: 152: unsigned SPPBUSY :1;
[; ;pic18f4550.h: 153: unsigned :1;
[; ;pic18f4550.h: 154: unsigned WRSPP :1;
[; ;pic18f4550.h: 155: unsigned RDSPP :1;
[; ;pic18f4550.h: 156: };
[; ;pic18f4550.h: 157: struct {
[; ;pic18f4550.h: 158: unsigned ADDR0 :1;
[; ;pic18f4550.h: 159: unsigned ADDR1 :1;
[; ;pic18f4550.h: 160: unsigned ADDR2 :1;
[; ;pic18f4550.h: 161: unsigned ADDR3 :1;
[; ;pic18f4550.h: 162: };
[; ;pic18f4550.h: 163: struct {
[; ;pic18f4550.h: 164: unsigned :4;
[; ;pic18f4550.h: 165: unsigned BUSY :1;
[; ;pic18f4550.h: 166: };
[; ;pic18f4550.h: 167: } SPPEPSbits_t;
[; ;pic18f4550.h: 168: extern volatile SPPEPSbits_t SPPEPSbits @ 0xF64;
[; ;pic18f4550.h: 217: extern volatile unsigned char SPPCON @ 0xF65;
"219
[; ;pic18f4550.h: 219: asm("SPPCON equ 0F65h");
[; <" SPPCON equ 0F65h ;# ">
[; ;pic18f4550.h: 222: typedef union {
[; ;pic18f4550.h: 223: struct {
[; ;pic18f4550.h: 224: unsigned SPPEN :1;
[; ;pic18f4550.h: 225: unsigned SPPOWN :1;
[; ;pic18f4550.h: 226: };
[; ;pic18f4550.h: 227: } SPPCONbits_t;
[; ;pic18f4550.h: 228: extern volatile SPPCONbits_t SPPCONbits @ 0xF65;
[; ;pic18f4550.h: 242: extern volatile unsigned short UFRM @ 0xF66;
"244
[; ;pic18f4550.h: 244: asm("UFRM equ 0F66h");
[; <" UFRM equ 0F66h ;# ">
[; ;pic18f4550.h: 248: extern volatile unsigned char UFRML @ 0xF66;
"250
[; ;pic18f4550.h: 250: asm("UFRML equ 0F66h");
[; <" UFRML equ 0F66h ;# ">
[; ;pic18f4550.h: 253: typedef union {
[; ;pic18f4550.h: 254: struct {
[; ;pic18f4550.h: 255: unsigned FRM :8;
[; ;pic18f4550.h: 256: };
[; ;pic18f4550.h: 257: struct {
[; ;pic18f4550.h: 258: unsigned FRM0 :1;
[; ;pic18f4550.h: 259: unsigned FRM1 :1;
[; ;pic18f4550.h: 260: unsigned FRM2 :1;
[; ;pic18f4550.h: 261: unsigned FRM3 :1;
[; ;pic18f4550.h: 262: unsigned FRM4 :1;
[; ;pic18f4550.h: 263: unsigned FRM5 :1;
[; ;pic18f4550.h: 264: unsigned FRM6 :1;
[; ;pic18f4550.h: 265: unsigned FRM7 :1;
[; ;pic18f4550.h: 266: };
[; ;pic18f4550.h: 267: struct {
[; ;pic18f4550.h: 268: unsigned FRML :8;
[; ;pic18f4550.h: 269: };
[; ;pic18f4550.h: 270: } UFRMLbits_t;
[; ;pic18f4550.h: 271: extern volatile UFRMLbits_t UFRMLbits @ 0xF66;
[; ;pic18f4550.h: 325: extern volatile unsigned char UFRMH @ 0xF67;
"327
[; ;pic18f4550.h: 327: asm("UFRMH equ 0F67h");
[; <" UFRMH equ 0F67h ;# ">
[; ;pic18f4550.h: 330: typedef union {
[; ;pic18f4550.h: 331: struct {
[; ;pic18f4550.h: 332: unsigned FRM :3;
[; ;pic18f4550.h: 333: };
[; ;pic18f4550.h: 334: struct {
[; ;pic18f4550.h: 335: unsigned FRM8 :1;
[; ;pic18f4550.h: 336: unsigned FRM9 :1;
[; ;pic18f4550.h: 337: unsigned FRM10 :1;
[; ;pic18f4550.h: 338: };
[; ;pic18f4550.h: 339: } UFRMHbits_t;
[; ;pic18f4550.h: 340: extern volatile UFRMHbits_t UFRMHbits @ 0xF67;
[; ;pic18f4550.h: 364: extern volatile unsigned char UIR @ 0xF68;
"366
[; ;pic18f4550.h: 366: asm("UIR equ 0F68h");
[; <" UIR equ 0F68h ;# ">
[; ;pic18f4550.h: 369: typedef union {
[; ;pic18f4550.h: 370: struct {
[; ;pic18f4550.h: 371: unsigned URSTIF :1;
[; ;pic18f4550.h: 372: unsigned UERRIF :1;
[; ;pic18f4550.h: 373: unsigned ACTVIF :1;
[; ;pic18f4550.h: 374: unsigned TRNIF :1;
[; ;pic18f4550.h: 375: unsigned IDLEIF :1;
[; ;pic18f4550.h: 376: unsigned STALLIF :1;
[; ;pic18f4550.h: 377: unsigned SOFIF :1;
[; ;pic18f4550.h: 378: };
[; ;pic18f4550.h: 379: } UIRbits_t;
[; ;pic18f4550.h: 380: extern volatile UIRbits_t UIRbits @ 0xF68;
[; ;pic18f4550.h: 419: extern volatile unsigned char UIE @ 0xF69;
"421
[; ;pic18f4550.h: 421: asm("UIE equ 0F69h");
[; <" UIE equ 0F69h ;# ">
[; ;pic18f4550.h: 424: typedef union {
[; ;pic18f4550.h: 425: struct {
[; ;pic18f4550.h: 426: unsigned URSTIE :1;
[; ;pic18f4550.h: 427: unsigned UERRIE :1;
[; ;pic18f4550.h: 428: unsigned ACTVIE :1;
[; ;pic18f4550.h: 429: unsigned TRNIE :1;
[; ;pic18f4550.h: 430: unsigned IDLEIE :1;
[; ;pic18f4550.h: 431: unsigned STALLIE :1;
[; ;pic18f4550.h: 432: unsigned SOFIE :1;
[; ;pic18f4550.h: 433: };
[; ;pic18f4550.h: 434: } UIEbits_t;
[; ;pic18f4550.h: 435: extern volatile UIEbits_t UIEbits @ 0xF69;
[; ;pic18f4550.h: 474: extern volatile unsigned char UEIR @ 0xF6A;
"476
[; ;pic18f4550.h: 476: asm("UEIR equ 0F6Ah");
[; <" UEIR equ 0F6Ah ;# ">
[; ;pic18f4550.h: 479: typedef union {
[; ;pic18f4550.h: 480: struct {
[; ;pic18f4550.h: 481: unsigned PIDEF :1;
[; ;pic18f4550.h: 482: unsigned CRC5EF :1;
[; ;pic18f4550.h: 483: unsigned CRC16EF :1;
[; ;pic18f4550.h: 484: unsigned DFN8EF :1;
[; ;pic18f4550.h: 485: unsigned BTOEF :1;
[; ;pic18f4550.h: 486: unsigned :2;
[; ;pic18f4550.h: 487: unsigned BTSEF :1;
[; ;pic18f4550.h: 488: };
[; ;pic18f4550.h: 489: } UEIRbits_t;
[; ;pic18f4550.h: 490: extern volatile UEIRbits_t UEIRbits @ 0xF6A;
[; ;pic18f4550.h: 524: extern volatile unsigned char UEIE @ 0xF6B;
"526
[; ;pic18f4550.h: 526: asm("UEIE equ 0F6Bh");
[; <" UEIE equ 0F6Bh ;# ">
[; ;pic18f4550.h: 529: typedef union {
[; ;pic18f4550.h: 530: struct {
[; ;pic18f4550.h: 531: unsigned PIDEE :1;
[; ;pic18f4550.h: 532: unsigned CRC5EE :1;
[; ;pic18f4550.h: 533: unsigned CRC16EE :1;
[; ;pic18f4550.h: 534: unsigned DFN8EE :1;
[; ;pic18f4550.h: 535: unsigned BTOEE :1;
[; ;pic18f4550.h: 536: unsigned :2;
[; ;pic18f4550.h: 537: unsigned BTSEE :1;
[; ;pic18f4550.h: 538: };
[; ;pic18f4550.h: 539: } UEIEbits_t;
[; ;pic18f4550.h: 540: extern volatile UEIEbits_t UEIEbits @ 0xF6B;
[; ;pic18f4550.h: 574: extern volatile unsigned char USTAT @ 0xF6C;
"576
[; ;pic18f4550.h: 576: asm("USTAT equ 0F6Ch");
[; <" USTAT equ 0F6Ch ;# ">
[; ;pic18f4550.h: 579: typedef union {
[; ;pic18f4550.h: 580: struct {
[; ;pic18f4550.h: 581: unsigned :1;
[; ;pic18f4550.h: 582: unsigned PPBI :1;
[; ;pic18f4550.h: 583: unsigned DIR :1;
[; ;pic18f4550.h: 584: unsigned ENDP :4;
[; ;pic18f4550.h: 585: };
[; ;pic18f4550.h: 586: struct {
[; ;pic18f4550.h: 587: unsigned :3;
[; ;pic18f4550.h: 588: unsigned ENDP0 :1;
[; ;pic18f4550.h: 589: unsigned ENDP1 :1;
[; ;pic18f4550.h: 590: unsigned ENDP2 :1;
[; ;pic18f4550.h: 591: unsigned ENDP3 :1;
[; ;pic18f4550.h: 592: };
[; ;pic18f4550.h: 593: } USTATbits_t;
[; ;pic18f4550.h: 594: extern volatile USTATbits_t USTATbits @ 0xF6C;
[; ;pic18f4550.h: 633: extern volatile unsigned char UCON @ 0xF6D;
"635
[; ;pic18f4550.h: 635: asm("UCON equ 0F6Dh");
[; <" UCON equ 0F6Dh ;# ">
[; ;pic18f4550.h: 638: typedef union {
[; ;pic18f4550.h: 639: struct {
[; ;pic18f4550.h: 640: unsigned :1;
[; ;pic18f4550.h: 641: unsigned SUSPND :1;
[; ;pic18f4550.h: 642: unsigned RESUME :1;
[; ;pic18f4550.h: 643: unsigned USBEN :1;
[; ;pic18f4550.h: 644: unsigned PKTDIS :1;
[; ;pic18f4550.h: 645: unsigned SE0 :1;
[; ;pic18f4550.h: 646: unsigned PPBRST :1;
[; ;pic18f4550.h: 647: };
[; ;pic18f4550.h: 648: } UCONbits_t;
[; ;pic18f4550.h: 649: extern volatile UCONbits_t UCONbits @ 0xF6D;
[; ;pic18f4550.h: 683: extern volatile unsigned char UADDR @ 0xF6E;
"685
[; ;pic18f4550.h: 685: asm("UADDR equ 0F6Eh");
[; <" UADDR equ 0F6Eh ;# ">
[; ;pic18f4550.h: 688: typedef union {
[; ;pic18f4550.h: 689: struct {
[; ;pic18f4550.h: 690: unsigned ADDR :7;
[; ;pic18f4550.h: 691: };
[; ;pic18f4550.h: 692: struct {
[; ;pic18f4550.h: 693: unsigned ADDR0 :1;
[; ;pic18f4550.h: 694: unsigned ADDR1 :1;
[; ;pic18f4550.h: 695: unsigned ADDR2 :1;
[; ;pic18f4550.h: 696: unsigned ADDR3 :1;
[; ;pic18f4550.h: 697: unsigned ADDR4 :1;
[; ;pic18f4550.h: 698: unsigned ADDR5 :1;
[; ;pic18f4550.h: 699: unsigned ADDR6 :1;
[; ;pic18f4550.h: 700: };
[; ;pic18f4550.h: 701: } UADDRbits_t;
[; ;pic18f4550.h: 702: extern volatile UADDRbits_t UADDRbits @ 0xF6E;
[; ;pic18f4550.h: 746: extern volatile unsigned char UCFG @ 0xF6F;
"748
[; ;pic18f4550.h: 748: asm("UCFG equ 0F6Fh");
[; <" UCFG equ 0F6Fh ;# ">
[; ;pic18f4550.h: 751: typedef union {
[; ;pic18f4550.h: 752: struct {
[; ;pic18f4550.h: 753: unsigned PPB :2;
[; ;pic18f4550.h: 754: unsigned FSEN :1;
[; ;pic18f4550.h: 755: unsigned UTRDIS :1;
[; ;pic18f4550.h: 756: unsigned UPUEN :1;
[; ;pic18f4550.h: 757: unsigned :1;
[; ;pic18f4550.h: 758: unsigned UOEMON :1;
[; ;pic18f4550.h: 759: unsigned UTEYE :1;
[; ;pic18f4550.h: 760: };
[; ;pic18f4550.h: 761: struct {
[; ;pic18f4550.h: 762: unsigned PPB0 :1;
[; ;pic18f4550.h: 763: unsigned PPB1 :1;
[; ;pic18f4550.h: 764: };
[; ;pic18f4550.h: 765: struct {
[; ;pic18f4550.h: 766: unsigned UPP0 :1;
[; ;pic18f4550.h: 767: unsigned UPP1 :1;
[; ;pic18f4550.h: 768: };
[; ;pic18f4550.h: 769: } UCFGbits_t;
[; ;pic18f4550.h: 770: extern volatile UCFGbits_t UCFGbits @ 0xF6F;
[; ;pic18f4550.h: 824: extern volatile unsigned char UEP0 @ 0xF70;
"826
[; ;pic18f4550.h: 826: asm("UEP0 equ 0F70h");
[; <" UEP0 equ 0F70h ;# ">
[; ;pic18f4550.h: 829: typedef union {
[; ;pic18f4550.h: 830: struct {
[; ;pic18f4550.h: 831: unsigned EPSTALL :1;
[; ;pic18f4550.h: 832: unsigned EPINEN :1;
[; ;pic18f4550.h: 833: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 834: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 835: unsigned EPHSHK :1;
[; ;pic18f4550.h: 836: };
[; ;pic18f4550.h: 837: struct {
[; ;pic18f4550.h: 838: unsigned EP0STALL :1;
[; ;pic18f4550.h: 839: unsigned EP0INEN :1;
[; ;pic18f4550.h: 840: unsigned EP0OUTEN :1;
[; ;pic18f4550.h: 841: unsigned EP0CONDIS :1;
[; ;pic18f4550.h: 842: unsigned EP0HSHK :1;
[; ;pic18f4550.h: 843: };
[; ;pic18f4550.h: 844: struct {
[; ;pic18f4550.h: 845: unsigned EPSTALL0 :1;
[; ;pic18f4550.h: 846: unsigned EPINEN0 :1;
[; ;pic18f4550.h: 847: unsigned EPOUTEN0 :1;
[; ;pic18f4550.h: 848: unsigned EPCONDIS0 :1;
[; ;pic18f4550.h: 849: unsigned EPHSHK0 :1;
[; ;pic18f4550.h: 850: };
[; ;pic18f4550.h: 851: } UEP0bits_t;
[; ;pic18f4550.h: 852: extern volatile UEP0bits_t UEP0bits @ 0xF70;
[; ;pic18f4550.h: 931: extern volatile unsigned char UEP1 @ 0xF71;
"933
[; ;pic18f4550.h: 933: asm("UEP1 equ 0F71h");
[; <" UEP1 equ 0F71h ;# ">
[; ;pic18f4550.h: 936: typedef union {
[; ;pic18f4550.h: 937: struct {
[; ;pic18f4550.h: 938: unsigned EPSTALL :1;
[; ;pic18f4550.h: 939: unsigned EPINEN :1;
[; ;pic18f4550.h: 940: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 941: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 942: unsigned EPHSHK :1;
[; ;pic18f4550.h: 943: };
[; ;pic18f4550.h: 944: struct {
[; ;pic18f4550.h: 945: unsigned EP1STALL :1;
[; ;pic18f4550.h: 946: unsigned EP1INEN :1;
[; ;pic18f4550.h: 947: unsigned EP1OUTEN :1;
[; ;pic18f4550.h: 948: unsigned EP1CONDIS :1;
[; ;pic18f4550.h: 949: unsigned EP1HSHK :1;
[; ;pic18f4550.h: 950: };
[; ;pic18f4550.h: 951: struct {
[; ;pic18f4550.h: 952: unsigned EPSTALL1 :1;
[; ;pic18f4550.h: 953: unsigned EPINEN1 :1;
[; ;pic18f4550.h: 954: unsigned EPOUTEN1 :1;
[; ;pic18f4550.h: 955: unsigned EPCONDIS1 :1;
[; ;pic18f4550.h: 956: unsigned EPHSHK1 :1;
[; ;pic18f4550.h: 957: };
[; ;pic18f4550.h: 958: } UEP1bits_t;
[; ;pic18f4550.h: 959: extern volatile UEP1bits_t UEP1bits @ 0xF71;
[; ;pic18f4550.h: 1038: extern volatile unsigned char UEP2 @ 0xF72;
"1040
[; ;pic18f4550.h: 1040: asm("UEP2 equ 0F72h");
[; <" UEP2 equ 0F72h ;# ">
[; ;pic18f4550.h: 1043: typedef union {
[; ;pic18f4550.h: 1044: struct {
[; ;pic18f4550.h: 1045: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1046: unsigned EPINEN :1;
[; ;pic18f4550.h: 1047: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1048: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1049: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1050: };
[; ;pic18f4550.h: 1051: struct {
[; ;pic18f4550.h: 1052: unsigned EP2STALL :1;
[; ;pic18f4550.h: 1053: unsigned EP2INEN :1;
[; ;pic18f4550.h: 1054: unsigned EP2OUTEN :1;
[; ;pic18f4550.h: 1055: unsigned EP2CONDIS :1;
[; ;pic18f4550.h: 1056: unsigned EP2HSHK :1;
[; ;pic18f4550.h: 1057: };
[; ;pic18f4550.h: 1058: struct {
[; ;pic18f4550.h: 1059: unsigned EPSTALL2 :1;
[; ;pic18f4550.h: 1060: unsigned EPINEN2 :1;
[; ;pic18f4550.h: 1061: unsigned EPOUTEN2 :1;
[; ;pic18f4550.h: 1062: unsigned EPCONDIS2 :1;
[; ;pic18f4550.h: 1063: unsigned EPHSHK2 :1;
[; ;pic18f4550.h: 1064: };
[; ;pic18f4550.h: 1065: } UEP2bits_t;
[; ;pic18f4550.h: 1066: extern volatile UEP2bits_t UEP2bits @ 0xF72;
[; ;pic18f4550.h: 1145: extern volatile unsigned char UEP3 @ 0xF73;
"1147
[; ;pic18f4550.h: 1147: asm("UEP3 equ 0F73h");
[; <" UEP3 equ 0F73h ;# ">
[; ;pic18f4550.h: 1150: typedef union {
[; ;pic18f4550.h: 1151: struct {
[; ;pic18f4550.h: 1152: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1153: unsigned EPINEN :1;
[; ;pic18f4550.h: 1154: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1155: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1156: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1157: };
[; ;pic18f4550.h: 1158: struct {
[; ;pic18f4550.h: 1159: unsigned EP3STALL :1;
[; ;pic18f4550.h: 1160: unsigned EP3INEN :1;
[; ;pic18f4550.h: 1161: unsigned EP3OUTEN :1;
[; ;pic18f4550.h: 1162: unsigned EP3CONDIS :1;
[; ;pic18f4550.h: 1163: unsigned EP3HSHK :1;
[; ;pic18f4550.h: 1164: };
[; ;pic18f4550.h: 1165: struct {
[; ;pic18f4550.h: 1166: unsigned EPSTALL3 :1;
[; ;pic18f4550.h: 1167: unsigned EPINEN3 :1;
[; ;pic18f4550.h: 1168: unsigned EPOUTEN3 :1;
[; ;pic18f4550.h: 1169: unsigned EPCONDIS3 :1;
[; ;pic18f4550.h: 1170: unsigned EPHSHK3 :1;
[; ;pic18f4550.h: 1171: };
[; ;pic18f4550.h: 1172: } UEP3bits_t;
[; ;pic18f4550.h: 1173: extern volatile UEP3bits_t UEP3bits @ 0xF73;
[; ;pic18f4550.h: 1252: extern volatile unsigned char UEP4 @ 0xF74;
"1254
[; ;pic18f4550.h: 1254: asm("UEP4 equ 0F74h");
[; <" UEP4 equ 0F74h ;# ">
[; ;pic18f4550.h: 1257: typedef union {
[; ;pic18f4550.h: 1258: struct {
[; ;pic18f4550.h: 1259: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1260: unsigned EPINEN :1;
[; ;pic18f4550.h: 1261: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1262: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1263: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1264: };
[; ;pic18f4550.h: 1265: struct {
[; ;pic18f4550.h: 1266: unsigned EP4STALL :1;
[; ;pic18f4550.h: 1267: unsigned EP4INEN :1;
[; ;pic18f4550.h: 1268: unsigned EP4OUTEN :1;
[; ;pic18f4550.h: 1269: unsigned EP4CONDIS :1;
[; ;pic18f4550.h: 1270: unsigned EP4HSHK :1;
[; ;pic18f4550.h: 1271: };
[; ;pic18f4550.h: 1272: struct {
[; ;pic18f4550.h: 1273: unsigned EPSTALL4 :1;
[; ;pic18f4550.h: 1274: unsigned EPINEN4 :1;
[; ;pic18f4550.h: 1275: unsigned EPOUTEN4 :1;
[; ;pic18f4550.h: 1276: unsigned EPCONDIS4 :1;
[; ;pic18f4550.h: 1277: unsigned EPHSHK4 :1;
[; ;pic18f4550.h: 1278: };
[; ;pic18f4550.h: 1279: } UEP4bits_t;
[; ;pic18f4550.h: 1280: extern volatile UEP4bits_t UEP4bits @ 0xF74;
[; ;pic18f4550.h: 1359: extern volatile unsigned char UEP5 @ 0xF75;
"1361
[; ;pic18f4550.h: 1361: asm("UEP5 equ 0F75h");
[; <" UEP5 equ 0F75h ;# ">
[; ;pic18f4550.h: 1364: typedef union {
[; ;pic18f4550.h: 1365: struct {
[; ;pic18f4550.h: 1366: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1367: unsigned EPINEN :1;
[; ;pic18f4550.h: 1368: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1369: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1370: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1371: };
[; ;pic18f4550.h: 1372: struct {
[; ;pic18f4550.h: 1373: unsigned EP5STALL :1;
[; ;pic18f4550.h: 1374: unsigned EP5INEN :1;
[; ;pic18f4550.h: 1375: unsigned EP5OUTEN :1;
[; ;pic18f4550.h: 1376: unsigned EP5CONDIS :1;
[; ;pic18f4550.h: 1377: unsigned EP5HSHK :1;
[; ;pic18f4550.h: 1378: };
[; ;pic18f4550.h: 1379: struct {
[; ;pic18f4550.h: 1380: unsigned EPSTALL5 :1;
[; ;pic18f4550.h: 1381: unsigned EPINEN5 :1;
[; ;pic18f4550.h: 1382: unsigned EPOUTEN5 :1;
[; ;pic18f4550.h: 1383: unsigned EPCONDIS5 :1;
[; ;pic18f4550.h: 1384: unsigned EPHSHK5 :1;
[; ;pic18f4550.h: 1385: };
[; ;pic18f4550.h: 1386: } UEP5bits_t;
[; ;pic18f4550.h: 1387: extern volatile UEP5bits_t UEP5bits @ 0xF75;
[; ;pic18f4550.h: 1466: extern volatile unsigned char UEP6 @ 0xF76;
"1468
[; ;pic18f4550.h: 1468: asm("UEP6 equ 0F76h");
[; <" UEP6 equ 0F76h ;# ">
[; ;pic18f4550.h: 1471: typedef union {
[; ;pic18f4550.h: 1472: struct {
[; ;pic18f4550.h: 1473: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1474: unsigned EPINEN :1;
[; ;pic18f4550.h: 1475: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1476: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1477: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1478: };
[; ;pic18f4550.h: 1479: struct {
[; ;pic18f4550.h: 1480: unsigned EP6STALL :1;
[; ;pic18f4550.h: 1481: unsigned EP6INEN :1;
[; ;pic18f4550.h: 1482: unsigned EP6OUTEN :1;
[; ;pic18f4550.h: 1483: unsigned EP6CONDIS :1;
[; ;pic18f4550.h: 1484: unsigned EP6HSHK :1;
[; ;pic18f4550.h: 1485: };
[; ;pic18f4550.h: 1486: struct {
[; ;pic18f4550.h: 1487: unsigned EPSTALL6 :1;
[; ;pic18f4550.h: 1488: unsigned EPINEN6 :1;
[; ;pic18f4550.h: 1489: unsigned EPOUTEN6 :1;
[; ;pic18f4550.h: 1490: unsigned EPCONDIS6 :1;
[; ;pic18f4550.h: 1491: unsigned EPHSHK6 :1;
[; ;pic18f4550.h: 1492: };
[; ;pic18f4550.h: 1493: } UEP6bits_t;
[; ;pic18f4550.h: 1494: extern volatile UEP6bits_t UEP6bits @ 0xF76;
[; ;pic18f4550.h: 1573: extern volatile unsigned char UEP7 @ 0xF77;
"1575
[; ;pic18f4550.h: 1575: asm("UEP7 equ 0F77h");
[; <" UEP7 equ 0F77h ;# ">
[; ;pic18f4550.h: 1578: typedef union {
[; ;pic18f4550.h: 1579: struct {
[; ;pic18f4550.h: 1580: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1581: unsigned EPINEN :1;
[; ;pic18f4550.h: 1582: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1583: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1584: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1585: };
[; ;pic18f4550.h: 1586: struct {
[; ;pic18f4550.h: 1587: unsigned EP7STALL :1;
[; ;pic18f4550.h: 1588: unsigned EP7INEN :1;
[; ;pic18f4550.h: 1589: unsigned EP7OUTEN :1;
[; ;pic18f4550.h: 1590: unsigned EP7CONDIS :1;
[; ;pic18f4550.h: 1591: unsigned EP7HSHK :1;
[; ;pic18f4550.h: 1592: };
[; ;pic18f4550.h: 1593: struct {
[; ;pic18f4550.h: 1594: unsigned EPSTALL7 :1;
[; ;pic18f4550.h: 1595: unsigned EPINEN7 :1;
[; ;pic18f4550.h: 1596: unsigned EPOUTEN7 :1;
[; ;pic18f4550.h: 1597: unsigned EPCONDIS7 :1;
[; ;pic18f4550.h: 1598: unsigned EPHSHK7 :1;
[; ;pic18f4550.h: 1599: };
[; ;pic18f4550.h: 1600: } UEP7bits_t;
[; ;pic18f4550.h: 1601: extern volatile UEP7bits_t UEP7bits @ 0xF77;
[; ;pic18f4550.h: 1680: extern volatile unsigned char UEP8 @ 0xF78;
"1682
[; ;pic18f4550.h: 1682: asm("UEP8 equ 0F78h");
[; <" UEP8 equ 0F78h ;# ">
[; ;pic18f4550.h: 1685: typedef union {
[; ;pic18f4550.h: 1686: struct {
[; ;pic18f4550.h: 1687: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1688: unsigned EPINEN :1;
[; ;pic18f4550.h: 1689: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1690: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1691: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1692: };
[; ;pic18f4550.h: 1693: struct {
[; ;pic18f4550.h: 1694: unsigned EPSTALL8 :1;
[; ;pic18f4550.h: 1695: unsigned EPINEN8 :1;
[; ;pic18f4550.h: 1696: unsigned EPOUTEN8 :1;
[; ;pic18f4550.h: 1697: unsigned EPCONDIS8 :1;
[; ;pic18f4550.h: 1698: unsigned EPHSHK8 :1;
[; ;pic18f4550.h: 1699: };
[; ;pic18f4550.h: 1700: } UEP8bits_t;
[; ;pic18f4550.h: 1701: extern volatile UEP8bits_t UEP8bits @ 0xF78;
[; ;pic18f4550.h: 1755: extern volatile unsigned char UEP9 @ 0xF79;
"1757
[; ;pic18f4550.h: 1757: asm("UEP9 equ 0F79h");
[; <" UEP9 equ 0F79h ;# ">
[; ;pic18f4550.h: 1760: typedef union {
[; ;pic18f4550.h: 1761: struct {
[; ;pic18f4550.h: 1762: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1763: unsigned EPINEN :1;
[; ;pic18f4550.h: 1764: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1765: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1766: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1767: };
[; ;pic18f4550.h: 1768: struct {
[; ;pic18f4550.h: 1769: unsigned EPSTALL9 :1;
[; ;pic18f4550.h: 1770: unsigned EPINEN9 :1;
[; ;pic18f4550.h: 1771: unsigned EPOUTEN9 :1;
[; ;pic18f4550.h: 1772: unsigned EPCONDIS9 :1;
[; ;pic18f4550.h: 1773: unsigned EPHSHK9 :1;
[; ;pic18f4550.h: 1774: };
[; ;pic18f4550.h: 1775: } UEP9bits_t;
[; ;pic18f4550.h: 1776: extern volatile UEP9bits_t UEP9bits @ 0xF79;
[; ;pic18f4550.h: 1830: extern volatile unsigned char UEP10 @ 0xF7A;
"1832
[; ;pic18f4550.h: 1832: asm("UEP10 equ 0F7Ah");
[; <" UEP10 equ 0F7Ah ;# ">
[; ;pic18f4550.h: 1835: typedef union {
[; ;pic18f4550.h: 1836: struct {
[; ;pic18f4550.h: 1837: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1838: unsigned EPINEN :1;
[; ;pic18f4550.h: 1839: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1840: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1841: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1842: };
[; ;pic18f4550.h: 1843: struct {
[; ;pic18f4550.h: 1844: unsigned EPSTALL10 :1;
[; ;pic18f4550.h: 1845: unsigned EPINEN10 :1;
[; ;pic18f4550.h: 1846: unsigned EPOUTEN10 :1;
[; ;pic18f4550.h: 1847: unsigned EPCONDIS10 :1;
[; ;pic18f4550.h: 1848: unsigned EPHSHK10 :1;
[; ;pic18f4550.h: 1849: };
[; ;pic18f4550.h: 1850: } UEP10bits_t;
[; ;pic18f4550.h: 1851: extern volatile UEP10bits_t UEP10bits @ 0xF7A;
[; ;pic18f4550.h: 1905: extern volatile unsigned char UEP11 @ 0xF7B;
"1907
[; ;pic18f4550.h: 1907: asm("UEP11 equ 0F7Bh");
[; <" UEP11 equ 0F7Bh ;# ">
[; ;pic18f4550.h: 1910: typedef union {
[; ;pic18f4550.h: 1911: struct {
[; ;pic18f4550.h: 1912: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1913: unsigned EPINEN :1;
[; ;pic18f4550.h: 1914: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1915: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1916: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1917: };
[; ;pic18f4550.h: 1918: struct {
[; ;pic18f4550.h: 1919: unsigned EPSTALL11 :1;
[; ;pic18f4550.h: 1920: unsigned EPINEN11 :1;
[; ;pic18f4550.h: 1921: unsigned EPOUTEN11 :1;
[; ;pic18f4550.h: 1922: unsigned EPCONDIS11 :1;
[; ;pic18f4550.h: 1923: unsigned EPHSHK11 :1;
[; ;pic18f4550.h: 1924: };
[; ;pic18f4550.h: 1925: } UEP11bits_t;
[; ;pic18f4550.h: 1926: extern volatile UEP11bits_t UEP11bits @ 0xF7B;
[; ;pic18f4550.h: 1980: extern volatile unsigned char UEP12 @ 0xF7C;
"1982
[; ;pic18f4550.h: 1982: asm("UEP12 equ 0F7Ch");
[; <" UEP12 equ 0F7Ch ;# ">
[; ;pic18f4550.h: 1985: typedef union {
[; ;pic18f4550.h: 1986: struct {
[; ;pic18f4550.h: 1987: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1988: unsigned EPINEN :1;
[; ;pic18f4550.h: 1989: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1990: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1991: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1992: };
[; ;pic18f4550.h: 1993: struct {
[; ;pic18f4550.h: 1994: unsigned EPSTALL12 :1;
[; ;pic18f4550.h: 1995: unsigned EPINEN12 :1;
[; ;pic18f4550.h: 1996: unsigned EPOUTEN12 :1;
[; ;pic18f4550.h: 1997: unsigned EPCONDIS12 :1;
[; ;pic18f4550.h: 1998: unsigned EPHSHK12 :1;
[; ;pic18f4550.h: 1999: };
[; ;pic18f4550.h: 2000: } UEP12bits_t;
[; ;pic18f4550.h: 2001: extern volatile UEP12bits_t UEP12bits @ 0xF7C;
[; ;pic18f4550.h: 2055: extern volatile unsigned char UEP13 @ 0xF7D;
"2057
[; ;pic18f4550.h: 2057: asm("UEP13 equ 0F7Dh");
[; <" UEP13 equ 0F7Dh ;# ">
[; ;pic18f4550.h: 2060: typedef union {
[; ;pic18f4550.h: 2061: struct {
[; ;pic18f4550.h: 2062: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2063: unsigned EPINEN :1;
[; ;pic18f4550.h: 2064: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2065: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2066: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2067: };
[; ;pic18f4550.h: 2068: struct {
[; ;pic18f4550.h: 2069: unsigned EPSTALL13 :1;
[; ;pic18f4550.h: 2070: unsigned EPINEN13 :1;
[; ;pic18f4550.h: 2071: unsigned EPOUTEN13 :1;
[; ;pic18f4550.h: 2072: unsigned EPCONDIS13 :1;
[; ;pic18f4550.h: 2073: unsigned EPHSHK13 :1;
[; ;pic18f4550.h: 2074: };
[; ;pic18f4550.h: 2075: } UEP13bits_t;
[; ;pic18f4550.h: 2076: extern volatile UEP13bits_t UEP13bits @ 0xF7D;
[; ;pic18f4550.h: 2130: extern volatile unsigned char UEP14 @ 0xF7E;
"2132
[; ;pic18f4550.h: 2132: asm("UEP14 equ 0F7Eh");
[; <" UEP14 equ 0F7Eh ;# ">
[; ;pic18f4550.h: 2135: typedef union {
[; ;pic18f4550.h: 2136: struct {
[; ;pic18f4550.h: 2137: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2138: unsigned EPINEN :1;
[; ;pic18f4550.h: 2139: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2140: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2141: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2142: };
[; ;pic18f4550.h: 2143: struct {
[; ;pic18f4550.h: 2144: unsigned EPSTALL14 :1;
[; ;pic18f4550.h: 2145: unsigned EPINEN14 :1;
[; ;pic18f4550.h: 2146: unsigned EPOUTEN14 :1;
[; ;pic18f4550.h: 2147: unsigned EPCONDIS14 :1;
[; ;pic18f4550.h: 2148: unsigned EPHSHK14 :1;
[; ;pic18f4550.h: 2149: };
[; ;pic18f4550.h: 2150: } UEP14bits_t;
[; ;pic18f4550.h: 2151: extern volatile UEP14bits_t UEP14bits @ 0xF7E;
[; ;pic18f4550.h: 2205: extern volatile unsigned char UEP15 @ 0xF7F;
"2207
[; ;pic18f4550.h: 2207: asm("UEP15 equ 0F7Fh");
[; <" UEP15 equ 0F7Fh ;# ">
[; ;pic18f4550.h: 2210: typedef union {
[; ;pic18f4550.h: 2211: struct {
[; ;pic18f4550.h: 2212: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2213: unsigned EPINEN :1;
[; ;pic18f4550.h: 2214: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2215: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2216: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2217: };
[; ;pic18f4550.h: 2218: struct {
[; ;pic18f4550.h: 2219: unsigned EPSTALL15 :1;
[; ;pic18f4550.h: 2220: unsigned EPINEN15 :1;
[; ;pic18f4550.h: 2221: unsigned EPOUTEN15 :1;
[; ;pic18f4550.h: 2222: unsigned EPCONDIS15 :1;
[; ;pic18f4550.h: 2223: unsigned EPHSHK15 :1;
[; ;pic18f4550.h: 2224: };
[; ;pic18f4550.h: 2225: } UEP15bits_t;
[; ;pic18f4550.h: 2226: extern volatile UEP15bits_t UEP15bits @ 0xF7F;
[; ;pic18f4550.h: 2280: extern volatile unsigned char PORTA @ 0xF80;
"2282
[; ;pic18f4550.h: 2282: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4550.h: 2285: typedef union {
[; ;pic18f4550.h: 2286: struct {
[; ;pic18f4550.h: 2287: unsigned RA0 :1;
[; ;pic18f4550.h: 2288: unsigned RA1 :1;
[; ;pic18f4550.h: 2289: unsigned RA2 :1;
[; ;pic18f4550.h: 2290: unsigned RA3 :1;
[; ;pic18f4550.h: 2291: unsigned RA4 :1;
[; ;pic18f4550.h: 2292: unsigned RA5 :1;
[; ;pic18f4550.h: 2293: unsigned RA6 :1;
[; ;pic18f4550.h: 2294: };
[; ;pic18f4550.h: 2295: struct {
[; ;pic18f4550.h: 2296: unsigned AN0 :1;
[; ;pic18f4550.h: 2297: unsigned AN1 :1;
[; ;pic18f4550.h: 2298: unsigned AN2 :1;
[; ;pic18f4550.h: 2299: unsigned AN3 :1;
[; ;pic18f4550.h: 2300: unsigned T0CKI :1;
[; ;pic18f4550.h: 2301: unsigned AN4 :1;
[; ;pic18f4550.h: 2302: unsigned OSC2 :1;
[; ;pic18f4550.h: 2303: };
[; ;pic18f4550.h: 2304: struct {
[; ;pic18f4550.h: 2305: unsigned :2;
[; ;pic18f4550.h: 2306: unsigned VREFM :1;
[; ;pic18f4550.h: 2307: unsigned VREFP :1;
[; ;pic18f4550.h: 2308: unsigned :1;
[; ;pic18f4550.h: 2309: unsigned LVDIN :1;
[; ;pic18f4550.h: 2310: };
[; ;pic18f4550.h: 2311: struct {
[; ;pic18f4550.h: 2312: unsigned :5;
[; ;pic18f4550.h: 2313: unsigned HLVDIN :1;
[; ;pic18f4550.h: 2314: };
[; ;pic18f4550.h: 2315: struct {
[; ;pic18f4550.h: 2316: unsigned ULPWUIN :1;
[; ;pic18f4550.h: 2317: };
[; ;pic18f4550.h: 2318: } PORTAbits_t;
[; ;pic18f4550.h: 2319: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4550.h: 2418: extern volatile unsigned char PORTB @ 0xF81;
"2420
[; ;pic18f4550.h: 2420: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4550.h: 2423: typedef union {
[; ;pic18f4550.h: 2424: struct {
[; ;pic18f4550.h: 2425: unsigned RB0 :1;
[; ;pic18f4550.h: 2426: unsigned RB1 :1;
[; ;pic18f4550.h: 2427: unsigned RB2 :1;
[; ;pic18f4550.h: 2428: unsigned RB3 :1;
[; ;pic18f4550.h: 2429: unsigned RB4 :1;
[; ;pic18f4550.h: 2430: unsigned RB5 :1;
[; ;pic18f4550.h: 2431: unsigned RB6 :1;
[; ;pic18f4550.h: 2432: unsigned RB7 :1;
[; ;pic18f4550.h: 2433: };
[; ;pic18f4550.h: 2434: struct {
[; ;pic18f4550.h: 2435: unsigned INT0 :1;
[; ;pic18f4550.h: 2436: unsigned INT1 :1;
[; ;pic18f4550.h: 2437: unsigned INT2 :1;
[; ;pic18f4550.h: 2438: unsigned :2;
[; ;pic18f4550.h: 2439: unsigned PGM :1;
[; ;pic18f4550.h: 2440: unsigned PGC :1;
[; ;pic18f4550.h: 2441: unsigned PGD :1;
[; ;pic18f4550.h: 2442: };
[; ;pic18f4550.h: 2443: struct {
[; ;pic18f4550.h: 2444: unsigned :3;
[; ;pic18f4550.h: 2445: unsigned CCP2_PA2 :1;
[; ;pic18f4550.h: 2446: };
[; ;pic18f4550.h: 2447: } PORTBbits_t;
[; ;pic18f4550.h: 2448: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4550.h: 2527: extern volatile unsigned char PORTC @ 0xF82;
"2529
[; ;pic18f4550.h: 2529: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4550.h: 2532: typedef union {
[; ;pic18f4550.h: 2533: struct {
[; ;pic18f4550.h: 2534: unsigned RC0 :1;
[; ;pic18f4550.h: 2535: unsigned RC1 :1;
[; ;pic18f4550.h: 2536: unsigned RC2 :1;
[; ;pic18f4550.h: 2537: unsigned :1;
[; ;pic18f4550.h: 2538: unsigned RC4 :1;
[; ;pic18f4550.h: 2539: unsigned RC5 :1;
[; ;pic18f4550.h: 2540: unsigned RC6 :1;
[; ;pic18f4550.h: 2541: unsigned RC7 :1;
[; ;pic18f4550.h: 2542: };
[; ;pic18f4550.h: 2543: struct {
[; ;pic18f4550.h: 2544: unsigned T1OSO :1;
[; ;pic18f4550.h: 2545: unsigned T1OSI :1;
[; ;pic18f4550.h: 2546: unsigned CCP1 :1;
[; ;pic18f4550.h: 2547: unsigned :3;
[; ;pic18f4550.h: 2548: unsigned TX :1;
[; ;pic18f4550.h: 2549: unsigned RX :1;
[; ;pic18f4550.h: 2550: };
[; ;pic18f4550.h: 2551: struct {
[; ;pic18f4550.h: 2552: unsigned T13CKI :1;
[; ;pic18f4550.h: 2553: unsigned :1;
[; ;pic18f4550.h: 2554: unsigned P1A :1;
[; ;pic18f4550.h: 2555: unsigned :3;
[; ;pic18f4550.h: 2556: unsigned CK :1;
[; ;pic18f4550.h: 2557: unsigned DT :1;
[; ;pic18f4550.h: 2558: };
[; ;pic18f4550.h: 2559: struct {
[; ;pic18f4550.h: 2560: unsigned :1;
[; ;pic18f4550.h: 2561: unsigned CCP2 :1;
[; ;pic18f4550.h: 2562: unsigned PA1 :1;
[; ;pic18f4550.h: 2563: };
[; ;pic18f4550.h: 2564: struct {
[; ;pic18f4550.h: 2565: unsigned :1;
[; ;pic18f4550.h: 2566: unsigned PA2 :1;
[; ;pic18f4550.h: 2567: };
[; ;pic18f4550.h: 2568: } PORTCbits_t;
[; ;pic18f4550.h: 2569: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4550.h: 2668: extern volatile unsigned char PORTD @ 0xF83;
"2670
[; ;pic18f4550.h: 2670: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4550.h: 2673: typedef union {
[; ;pic18f4550.h: 2674: struct {
[; ;pic18f4550.h: 2675: unsigned RD0 :1;
[; ;pic18f4550.h: 2676: unsigned RD1 :1;
[; ;pic18f4550.h: 2677: unsigned RD2 :1;
[; ;pic18f4550.h: 2678: unsigned RD3 :1;
[; ;pic18f4550.h: 2679: unsigned RD4 :1;
[; ;pic18f4550.h: 2680: unsigned RD5 :1;
[; ;pic18f4550.h: 2681: unsigned RD6 :1;
[; ;pic18f4550.h: 2682: unsigned RD7 :1;
[; ;pic18f4550.h: 2683: };
[; ;pic18f4550.h: 2684: struct {
[; ;pic18f4550.h: 2685: unsigned SPP0 :1;
[; ;pic18f4550.h: 2686: unsigned SPP1 :1;
[; ;pic18f4550.h: 2687: unsigned SPP2 :1;
[; ;pic18f4550.h: 2688: unsigned SPP3 :1;
[; ;pic18f4550.h: 2689: unsigned SPP4 :1;
[; ;pic18f4550.h: 2690: unsigned SPP5 :1;
[; ;pic18f4550.h: 2691: unsigned SPP6 :1;
[; ;pic18f4550.h: 2692: unsigned SPP7 :1;
[; ;pic18f4550.h: 2693: };
[; ;pic18f4550.h: 2694: struct {
[; ;pic18f4550.h: 2695: unsigned :7;
[; ;pic18f4550.h: 2696: unsigned SS2 :1;
[; ;pic18f4550.h: 2697: };
[; ;pic18f4550.h: 2698: } PORTDbits_t;
[; ;pic18f4550.h: 2699: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4550.h: 2788: extern volatile unsigned char PORTE @ 0xF84;
"2790
[; ;pic18f4550.h: 2790: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4550.h: 2793: typedef union {
[; ;pic18f4550.h: 2794: struct {
[; ;pic18f4550.h: 2795: unsigned RE0 :1;
[; ;pic18f4550.h: 2796: unsigned RE1 :1;
[; ;pic18f4550.h: 2797: unsigned RE2 :1;
[; ;pic18f4550.h: 2798: unsigned RE3 :1;
[; ;pic18f4550.h: 2799: unsigned :3;
[; ;pic18f4550.h: 2800: unsigned RDPU :1;
[; ;pic18f4550.h: 2801: };
[; ;pic18f4550.h: 2802: struct {
[; ;pic18f4550.h: 2803: unsigned CK1SPP :1;
[; ;pic18f4550.h: 2804: unsigned CK2SPP :1;
[; ;pic18f4550.h: 2805: unsigned OESPP :1;
[; ;pic18f4550.h: 2806: };
[; ;pic18f4550.h: 2807: struct {
[; ;pic18f4550.h: 2808: unsigned PD2 :1;
[; ;pic18f4550.h: 2809: unsigned PC2 :1;
[; ;pic18f4550.h: 2810: unsigned CCP10 :1;
[; ;pic18f4550.h: 2811: unsigned CCP9E :1;
[; ;pic18f4550.h: 2812: unsigned :3;
[; ;pic18f4550.h: 2813: unsigned CCP2E :1;
[; ;pic18f4550.h: 2814: };
[; ;pic18f4550.h: 2815: struct {
[; ;pic18f4550.h: 2816: unsigned RDE :1;
[; ;pic18f4550.h: 2817: unsigned WRE :1;
[; ;pic18f4550.h: 2818: unsigned CS :1;
[; ;pic18f4550.h: 2819: unsigned PC3E :1;
[; ;pic18f4550.h: 2820: unsigned :3;
[; ;pic18f4550.h: 2821: unsigned PA2E :1;
[; ;pic18f4550.h: 2822: };
[; ;pic18f4550.h: 2823: struct {
[; ;pic18f4550.h: 2824: unsigned :2;
[; ;pic18f4550.h: 2825: unsigned PB2 :1;
[; ;pic18f4550.h: 2826: unsigned :4;
[; ;pic18f4550.h: 2827: unsigned RE7 :1;
[; ;pic18f4550.h: 2828: };
[; ;pic18f4550.h: 2829: } PORTEbits_t;
[; ;pic18f4550.h: 2830: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4550.h: 2934: extern volatile unsigned char LATA @ 0xF89;
"2936
[; ;pic18f4550.h: 2936: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4550.h: 2939: typedef union {
[; ;pic18f4550.h: 2940: struct {
[; ;pic18f4550.h: 2941: unsigned LATA0 :1;
[; ;pic18f4550.h: 2942: unsigned LATA1 :1;
[; ;pic18f4550.h: 2943: unsigned LATA2 :1;
[; ;pic18f4550.h: 2944: unsigned LATA3 :1;
[; ;pic18f4550.h: 2945: unsigned LATA4 :1;
[; ;pic18f4550.h: 2946: unsigned LATA5 :1;
[; ;pic18f4550.h: 2947: unsigned LATA6 :1;
[; ;pic18f4550.h: 2948: };
[; ;pic18f4550.h: 2949: struct {
[; ;pic18f4550.h: 2950: unsigned LA0 :1;
[; ;pic18f4550.h: 2951: unsigned LA1 :1;
[; ;pic18f4550.h: 2952: unsigned LA2 :1;
[; ;pic18f4550.h: 2953: unsigned LA3 :1;
[; ;pic18f4550.h: 2954: unsigned LA4 :1;
[; ;pic18f4550.h: 2955: unsigned LA5 :1;
[; ;pic18f4550.h: 2956: unsigned LA6 :1;
[; ;pic18f4550.h: 2957: };
[; ;pic18f4550.h: 2958: } LATAbits_t;
[; ;pic18f4550.h: 2959: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4550.h: 3033: extern volatile unsigned char LATB @ 0xF8A;
"3035
[; ;pic18f4550.h: 3035: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4550.h: 3038: typedef union {
[; ;pic18f4550.h: 3039: struct {
[; ;pic18f4550.h: 3040: unsigned LATB0 :1;
[; ;pic18f4550.h: 3041: unsigned LATB1 :1;
[; ;pic18f4550.h: 3042: unsigned LATB2 :1;
[; ;pic18f4550.h: 3043: unsigned LATB3 :1;
[; ;pic18f4550.h: 3044: unsigned LATB4 :1;
[; ;pic18f4550.h: 3045: unsigned LATB5 :1;
[; ;pic18f4550.h: 3046: unsigned LATB6 :1;
[; ;pic18f4550.h: 3047: unsigned LATB7 :1;
[; ;pic18f4550.h: 3048: };
[; ;pic18f4550.h: 3049: struct {
[; ;pic18f4550.h: 3050: unsigned LB0 :1;
[; ;pic18f4550.h: 3051: unsigned LB1 :1;
[; ;pic18f4550.h: 3052: unsigned LB2 :1;
[; ;pic18f4550.h: 3053: unsigned LB3 :1;
[; ;pic18f4550.h: 3054: unsigned LB4 :1;
[; ;pic18f4550.h: 3055: unsigned LB5 :1;
[; ;pic18f4550.h: 3056: unsigned LB6 :1;
[; ;pic18f4550.h: 3057: unsigned LB7 :1;
[; ;pic18f4550.h: 3058: };
[; ;pic18f4550.h: 3059: } LATBbits_t;
[; ;pic18f4550.h: 3060: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4550.h: 3144: extern volatile unsigned char LATC @ 0xF8B;
"3146
[; ;pic18f4550.h: 3146: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4550.h: 3149: typedef union {
[; ;pic18f4550.h: 3150: struct {
[; ;pic18f4550.h: 3151: unsigned LATC0 :1;
[; ;pic18f4550.h: 3152: unsigned LATC1 :1;
[; ;pic18f4550.h: 3153: unsigned LATC2 :1;
[; ;pic18f4550.h: 3154: unsigned :3;
[; ;pic18f4550.h: 3155: unsigned LATC6 :1;
[; ;pic18f4550.h: 3156: unsigned LATC7 :1;
[; ;pic18f4550.h: 3157: };
[; ;pic18f4550.h: 3158: struct {
[; ;pic18f4550.h: 3159: unsigned LC0 :1;
[; ;pic18f4550.h: 3160: unsigned LC1 :1;
[; ;pic18f4550.h: 3161: unsigned LC2 :1;
[; ;pic18f4550.h: 3162: unsigned :3;
[; ;pic18f4550.h: 3163: unsigned LC6 :1;
[; ;pic18f4550.h: 3164: unsigned LC7 :1;
[; ;pic18f4550.h: 3165: };
[; ;pic18f4550.h: 3166: } LATCbits_t;
[; ;pic18f4550.h: 3167: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4550.h: 3221: extern volatile unsigned char LATD @ 0xF8C;
"3223
[; ;pic18f4550.h: 3223: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4550.h: 3226: typedef union {
[; ;pic18f4550.h: 3227: struct {
[; ;pic18f4550.h: 3228: unsigned LATD0 :1;
[; ;pic18f4550.h: 3229: unsigned LATD1 :1;
[; ;pic18f4550.h: 3230: unsigned LATD2 :1;
[; ;pic18f4550.h: 3231: unsigned LATD3 :1;
[; ;pic18f4550.h: 3232: unsigned LATD4 :1;
[; ;pic18f4550.h: 3233: unsigned LATD5 :1;
[; ;pic18f4550.h: 3234: unsigned LATD6 :1;
[; ;pic18f4550.h: 3235: unsigned LATD7 :1;
[; ;pic18f4550.h: 3236: };
[; ;pic18f4550.h: 3237: struct {
[; ;pic18f4550.h: 3238: unsigned LD0 :1;
[; ;pic18f4550.h: 3239: unsigned LD1 :1;
[; ;pic18f4550.h: 3240: unsigned LD2 :1;
[; ;pic18f4550.h: 3241: unsigned LD3 :1;
[; ;pic18f4550.h: 3242: unsigned LD4 :1;
[; ;pic18f4550.h: 3243: unsigned LD5 :1;
[; ;pic18f4550.h: 3244: unsigned LD6 :1;
[; ;pic18f4550.h: 3245: unsigned LD7 :1;
[; ;pic18f4550.h: 3246: };
[; ;pic18f4550.h: 3247: } LATDbits_t;
[; ;pic18f4550.h: 3248: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4550.h: 3332: extern volatile unsigned char LATE @ 0xF8D;
"3334
[; ;pic18f4550.h: 3334: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4550.h: 3337: typedef union {
[; ;pic18f4550.h: 3338: struct {
[; ;pic18f4550.h: 3339: unsigned LATE0 :1;
[; ;pic18f4550.h: 3340: unsigned LATE1 :1;
[; ;pic18f4550.h: 3341: unsigned LATE2 :1;
[; ;pic18f4550.h: 3342: };
[; ;pic18f4550.h: 3343: struct {
[; ;pic18f4550.h: 3344: unsigned LE0 :1;
[; ;pic18f4550.h: 3345: unsigned LE1 :1;
[; ;pic18f4550.h: 3346: unsigned LE2 :1;
[; ;pic18f4550.h: 3347: };
[; ;pic18f4550.h: 3348: } LATEbits_t;
[; ;pic18f4550.h: 3349: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4550.h: 3383: extern volatile unsigned char TRISA @ 0xF92;
"3385
[; ;pic18f4550.h: 3385: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4550.h: 3388: extern volatile unsigned char DDRA @ 0xF92;
"3390
[; ;pic18f4550.h: 3390: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4550.h: 3393: typedef union {
[; ;pic18f4550.h: 3394: struct {
[; ;pic18f4550.h: 3395: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3396: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3397: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3398: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3399: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3400: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3401: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3402: };
[; ;pic18f4550.h: 3403: struct {
[; ;pic18f4550.h: 3404: unsigned RA0 :1;
[; ;pic18f4550.h: 3405: unsigned RA1 :1;
[; ;pic18f4550.h: 3406: unsigned RA2 :1;
[; ;pic18f4550.h: 3407: unsigned RA3 :1;
[; ;pic18f4550.h: 3408: unsigned RA4 :1;
[; ;pic18f4550.h: 3409: unsigned RA5 :1;
[; ;pic18f4550.h: 3410: unsigned RA6 :1;
[; ;pic18f4550.h: 3411: };
[; ;pic18f4550.h: 3412: } TRISAbits_t;
[; ;pic18f4550.h: 3413: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4550.h: 3486: typedef union {
[; ;pic18f4550.h: 3487: struct {
[; ;pic18f4550.h: 3488: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3489: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3490: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3491: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3492: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3493: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3494: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3495: };
[; ;pic18f4550.h: 3496: struct {
[; ;pic18f4550.h: 3497: unsigned RA0 :1;
[; ;pic18f4550.h: 3498: unsigned RA1 :1;
[; ;pic18f4550.h: 3499: unsigned RA2 :1;
[; ;pic18f4550.h: 3500: unsigned RA3 :1;
[; ;pic18f4550.h: 3501: unsigned RA4 :1;
[; ;pic18f4550.h: 3502: unsigned RA5 :1;
[; ;pic18f4550.h: 3503: unsigned RA6 :1;
[; ;pic18f4550.h: 3504: };
[; ;pic18f4550.h: 3505: } DDRAbits_t;
[; ;pic18f4550.h: 3506: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4550.h: 3580: extern volatile unsigned char TRISB @ 0xF93;
"3582
[; ;pic18f4550.h: 3582: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4550.h: 3585: extern volatile unsigned char DDRB @ 0xF93;
"3587
[; ;pic18f4550.h: 3587: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4550.h: 3590: typedef union {
[; ;pic18f4550.h: 3591: struct {
[; ;pic18f4550.h: 3592: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3593: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3594: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3595: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3596: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3597: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3598: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3599: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3600: };
[; ;pic18f4550.h: 3601: struct {
[; ;pic18f4550.h: 3602: unsigned RB0 :1;
[; ;pic18f4550.h: 3603: unsigned RB1 :1;
[; ;pic18f4550.h: 3604: unsigned RB2 :1;
[; ;pic18f4550.h: 3605: unsigned RB3 :1;
[; ;pic18f4550.h: 3606: unsigned RB4 :1;
[; ;pic18f4550.h: 3607: unsigned RB5 :1;
[; ;pic18f4550.h: 3608: unsigned RB6 :1;
[; ;pic18f4550.h: 3609: unsigned RB7 :1;
[; ;pic18f4550.h: 3610: };
[; ;pic18f4550.h: 3611: } TRISBbits_t;
[; ;pic18f4550.h: 3612: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4550.h: 3695: typedef union {
[; ;pic18f4550.h: 3696: struct {
[; ;pic18f4550.h: 3697: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3698: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3699: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3700: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3701: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3702: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3703: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3704: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3705: };
[; ;pic18f4550.h: 3706: struct {
[; ;pic18f4550.h: 3707: unsigned RB0 :1;
[; ;pic18f4550.h: 3708: unsigned RB1 :1;
[; ;pic18f4550.h: 3709: unsigned RB2 :1;
[; ;pic18f4550.h: 3710: unsigned RB3 :1;
[; ;pic18f4550.h: 3711: unsigned RB4 :1;
[; ;pic18f4550.h: 3712: unsigned RB5 :1;
[; ;pic18f4550.h: 3713: unsigned RB6 :1;
[; ;pic18f4550.h: 3714: unsigned RB7 :1;
[; ;pic18f4550.h: 3715: };
[; ;pic18f4550.h: 3716: } DDRBbits_t;
[; ;pic18f4550.h: 3717: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4550.h: 3801: extern volatile unsigned char TRISC @ 0xF94;
"3803
[; ;pic18f4550.h: 3803: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4550.h: 3806: extern volatile unsigned char DDRC @ 0xF94;
"3808
[; ;pic18f4550.h: 3808: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4550.h: 3811: typedef union {
[; ;pic18f4550.h: 3812: struct {
[; ;pic18f4550.h: 3813: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3814: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3815: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3816: unsigned :3;
[; ;pic18f4550.h: 3817: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3818: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3819: };
[; ;pic18f4550.h: 3820: struct {
[; ;pic18f4550.h: 3821: unsigned RC0 :1;
[; ;pic18f4550.h: 3822: unsigned RC1 :1;
[; ;pic18f4550.h: 3823: unsigned RC2 :1;
[; ;pic18f4550.h: 3824: unsigned :3;
[; ;pic18f4550.h: 3825: unsigned RC6 :1;
[; ;pic18f4550.h: 3826: unsigned RC7 :1;
[; ;pic18f4550.h: 3827: };
[; ;pic18f4550.h: 3828: } TRISCbits_t;
[; ;pic18f4550.h: 3829: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4550.h: 3882: typedef union {
[; ;pic18f4550.h: 3883: struct {
[; ;pic18f4550.h: 3884: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3885: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3886: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3887: unsigned :3;
[; ;pic18f4550.h: 3888: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3889: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3890: };
[; ;pic18f4550.h: 3891: struct {
[; ;pic18f4550.h: 3892: unsigned RC0 :1;
[; ;pic18f4550.h: 3893: unsigned RC1 :1;
[; ;pic18f4550.h: 3894: unsigned RC2 :1;
[; ;pic18f4550.h: 3895: unsigned :3;
[; ;pic18f4550.h: 3896: unsigned RC6 :1;
[; ;pic18f4550.h: 3897: unsigned RC7 :1;
[; ;pic18f4550.h: 3898: };
[; ;pic18f4550.h: 3899: } DDRCbits_t;
[; ;pic18f4550.h: 3900: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4550.h: 3954: extern volatile unsigned char TRISD @ 0xF95;
"3956
[; ;pic18f4550.h: 3956: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4550.h: 3959: extern volatile unsigned char DDRD @ 0xF95;
"3961
[; ;pic18f4550.h: 3961: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4550.h: 3964: typedef union {
[; ;pic18f4550.h: 3965: struct {
[; ;pic18f4550.h: 3966: unsigned TRISD0 :1;
[; ;pic18f4550.h: 3967: unsigned TRISD1 :1;
[; ;pic18f4550.h: 3968: unsigned TRISD2 :1;
[; ;pic18f4550.h: 3969: unsigned TRISD3 :1;
[; ;pic18f4550.h: 3970: unsigned TRISD4 :1;
[; ;pic18f4550.h: 3971: unsigned TRISD5 :1;
[; ;pic18f4550.h: 3972: unsigned TRISD6 :1;
[; ;pic18f4550.h: 3973: unsigned TRISD7 :1;
[; ;pic18f4550.h: 3974: };
[; ;pic18f4550.h: 3975: struct {
[; ;pic18f4550.h: 3976: unsigned RD0 :1;
[; ;pic18f4550.h: 3977: unsigned RD1 :1;
[; ;pic18f4550.h: 3978: unsigned RD2 :1;
[; ;pic18f4550.h: 3979: unsigned RD3 :1;
[; ;pic18f4550.h: 3980: unsigned RD4 :1;
[; ;pic18f4550.h: 3981: unsigned RD5 :1;
[; ;pic18f4550.h: 3982: unsigned RD6 :1;
[; ;pic18f4550.h: 3983: unsigned RD7 :1;
[; ;pic18f4550.h: 3984: };
[; ;pic18f4550.h: 3985: } TRISDbits_t;
[; ;pic18f4550.h: 3986: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4550.h: 4069: typedef union {
[; ;pic18f4550.h: 4070: struct {
[; ;pic18f4550.h: 4071: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4072: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4073: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4074: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4075: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4076: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4077: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4078: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4079: };
[; ;pic18f4550.h: 4080: struct {
[; ;pic18f4550.h: 4081: unsigned RD0 :1;
[; ;pic18f4550.h: 4082: unsigned RD1 :1;
[; ;pic18f4550.h: 4083: unsigned RD2 :1;
[; ;pic18f4550.h: 4084: unsigned RD3 :1;
[; ;pic18f4550.h: 4085: unsigned RD4 :1;
[; ;pic18f4550.h: 4086: unsigned RD5 :1;
[; ;pic18f4550.h: 4087: unsigned RD6 :1;
[; ;pic18f4550.h: 4088: unsigned RD7 :1;
[; ;pic18f4550.h: 4089: };
[; ;pic18f4550.h: 4090: } DDRDbits_t;
[; ;pic18f4550.h: 4091: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4550.h: 4175: extern volatile unsigned char TRISE @ 0xF96;
"4177
[; ;pic18f4550.h: 4177: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4550.h: 4180: extern volatile unsigned char DDRE @ 0xF96;
"4182
[; ;pic18f4550.h: 4182: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4550.h: 4185: typedef union {
[; ;pic18f4550.h: 4186: struct {
[; ;pic18f4550.h: 4187: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4188: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4189: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4190: };
[; ;pic18f4550.h: 4191: struct {
[; ;pic18f4550.h: 4192: unsigned RE0 :1;
[; ;pic18f4550.h: 4193: unsigned RE1 :1;
[; ;pic18f4550.h: 4194: unsigned RE2 :1;
[; ;pic18f4550.h: 4195: };
[; ;pic18f4550.h: 4196: } TRISEbits_t;
[; ;pic18f4550.h: 4197: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4550.h: 4230: typedef union {
[; ;pic18f4550.h: 4231: struct {
[; ;pic18f4550.h: 4232: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4233: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4234: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4235: };
[; ;pic18f4550.h: 4236: struct {
[; ;pic18f4550.h: 4237: unsigned RE0 :1;
[; ;pic18f4550.h: 4238: unsigned RE1 :1;
[; ;pic18f4550.h: 4239: unsigned RE2 :1;
[; ;pic18f4550.h: 4240: };
[; ;pic18f4550.h: 4241: } DDREbits_t;
[; ;pic18f4550.h: 4242: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4550.h: 4276: extern volatile unsigned char OSCTUNE @ 0xF9B;
"4278
[; ;pic18f4550.h: 4278: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4550.h: 4281: typedef union {
[; ;pic18f4550.h: 4282: struct {
[; ;pic18f4550.h: 4283: unsigned TUN :5;
[; ;pic18f4550.h: 4284: unsigned :2;
[; ;pic18f4550.h: 4285: unsigned INTSRC :1;
[; ;pic18f4550.h: 4286: };
[; ;pic18f4550.h: 4287: struct {
[; ;pic18f4550.h: 4288: unsigned TUN0 :1;
[; ;pic18f4550.h: 4289: unsigned TUN1 :1;
[; ;pic18f4550.h: 4290: unsigned TUN2 :1;
[; ;pic18f4550.h: 4291: unsigned TUN3 :1;
[; ;pic18f4550.h: 4292: unsigned TUN4 :1;
[; ;pic18f4550.h: 4293: };
[; ;pic18f4550.h: 4294: } OSCTUNEbits_t;
[; ;pic18f4550.h: 4295: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4550.h: 4334: extern volatile unsigned char PIE1 @ 0xF9D;
"4336
[; ;pic18f4550.h: 4336: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4550.h: 4339: typedef union {
[; ;pic18f4550.h: 4340: struct {
[; ;pic18f4550.h: 4341: unsigned TMR1IE :1;
[; ;pic18f4550.h: 4342: unsigned TMR2IE :1;
[; ;pic18f4550.h: 4343: unsigned CCP1IE :1;
[; ;pic18f4550.h: 4344: unsigned SSPIE :1;
[; ;pic18f4550.h: 4345: unsigned TXIE :1;
[; ;pic18f4550.h: 4346: unsigned RCIE :1;
[; ;pic18f4550.h: 4347: unsigned ADIE :1;
[; ;pic18f4550.h: 4348: unsigned SPPIE :1;
[; ;pic18f4550.h: 4349: };
[; ;pic18f4550.h: 4350: struct {
[; ;pic18f4550.h: 4351: unsigned :4;
[; ;pic18f4550.h: 4352: unsigned TX1IE :1;
[; ;pic18f4550.h: 4353: unsigned RC1IE :1;
[; ;pic18f4550.h: 4354: unsigned :1;
[; ;pic18f4550.h: 4355: unsigned PSPIE :1;
[; ;pic18f4550.h: 4356: };
[; ;pic18f4550.h: 4357: } PIE1bits_t;
[; ;pic18f4550.h: 4358: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4550.h: 4417: extern volatile unsigned char PIR1 @ 0xF9E;
"4419
[; ;pic18f4550.h: 4419: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4550.h: 4422: typedef union {
[; ;pic18f4550.h: 4423: struct {
[; ;pic18f4550.h: 4424: unsigned TMR1IF :1;
[; ;pic18f4550.h: 4425: unsigned TMR2IF :1;
[; ;pic18f4550.h: 4426: unsigned CCP1IF :1;
[; ;pic18f4550.h: 4427: unsigned SSPIF :1;
[; ;pic18f4550.h: 4428: unsigned TXIF :1;
[; ;pic18f4550.h: 4429: unsigned RCIF :1;
[; ;pic18f4550.h: 4430: unsigned ADIF :1;
[; ;pic18f4550.h: 4431: unsigned SPPIF :1;
[; ;pic18f4550.h: 4432: };
[; ;pic18f4550.h: 4433: struct {
[; ;pic18f4550.h: 4434: unsigned :4;
[; ;pic18f4550.h: 4435: unsigned TX1IF :1;
[; ;pic18f4550.h: 4436: unsigned RC1IF :1;
[; ;pic18f4550.h: 4437: unsigned :1;
[; ;pic18f4550.h: 4438: unsigned PSPIF :1;
[; ;pic18f4550.h: 4439: };
[; ;pic18f4550.h: 4440: } PIR1bits_t;
[; ;pic18f4550.h: 4441: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4550.h: 4500: extern volatile unsigned char IPR1 @ 0xF9F;
"4502
[; ;pic18f4550.h: 4502: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4550.h: 4505: typedef union {
[; ;pic18f4550.h: 4506: struct {
[; ;pic18f4550.h: 4507: unsigned TMR1IP :1;
[; ;pic18f4550.h: 4508: unsigned TMR2IP :1;
[; ;pic18f4550.h: 4509: unsigned CCP1IP :1;
[; ;pic18f4550.h: 4510: unsigned SSPIP :1;
[; ;pic18f4550.h: 4511: unsigned TXIP :1;
[; ;pic18f4550.h: 4512: unsigned RCIP :1;
[; ;pic18f4550.h: 4513: unsigned ADIP :1;
[; ;pic18f4550.h: 4514: unsigned SPPIP :1;
[; ;pic18f4550.h: 4515: };
[; ;pic18f4550.h: 4516: struct {
[; ;pic18f4550.h: 4517: unsigned :4;
[; ;pic18f4550.h: 4518: unsigned TX1IP :1;
[; ;pic18f4550.h: 4519: unsigned RC1IP :1;
[; ;pic18f4550.h: 4520: unsigned :1;
[; ;pic18f4550.h: 4521: unsigned PSPIP :1;
[; ;pic18f4550.h: 4522: };
[; ;pic18f4550.h: 4523: } IPR1bits_t;
[; ;pic18f4550.h: 4524: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4550.h: 4583: extern volatile unsigned char PIE2 @ 0xFA0;
"4585
[; ;pic18f4550.h: 4585: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4550.h: 4588: typedef union {
[; ;pic18f4550.h: 4589: struct {
[; ;pic18f4550.h: 4590: unsigned CCP2IE :1;
[; ;pic18f4550.h: 4591: unsigned TMR3IE :1;
[; ;pic18f4550.h: 4592: unsigned HLVDIE :1;
[; ;pic18f4550.h: 4593: unsigned BCLIE :1;
[; ;pic18f4550.h: 4594: unsigned EEIE :1;
[; ;pic18f4550.h: 4595: unsigned USBIE :1;
[; ;pic18f4550.h: 4596: unsigned CMIE :1;
[; ;pic18f4550.h: 4597: unsigned OSCFIE :1;
[; ;pic18f4550.h: 4598: };
[; ;pic18f4550.h: 4599: struct {
[; ;pic18f4550.h: 4600: unsigned :2;
[; ;pic18f4550.h: 4601: unsigned LVDIE :1;
[; ;pic18f4550.h: 4602: };
[; ;pic18f4550.h: 4603: } PIE2bits_t;
[; ;pic18f4550.h: 4604: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4550.h: 4653: extern volatile unsigned char PIR2 @ 0xFA1;
"4655
[; ;pic18f4550.h: 4655: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4550.h: 4658: typedef union {
[; ;pic18f4550.h: 4659: struct {
[; ;pic18f4550.h: 4660: unsigned CCP2IF :1;
[; ;pic18f4550.h: 4661: unsigned TMR3IF :1;
[; ;pic18f4550.h: 4662: unsigned HLVDIF :1;
[; ;pic18f4550.h: 4663: unsigned BCLIF :1;
[; ;pic18f4550.h: 4664: unsigned EEIF :1;
[; ;pic18f4550.h: 4665: unsigned USBIF :1;
[; ;pic18f4550.h: 4666: unsigned CMIF :1;
[; ;pic18f4550.h: 4667: unsigned OSCFIF :1;
[; ;pic18f4550.h: 4668: };
[; ;pic18f4550.h: 4669: struct {
[; ;pic18f4550.h: 4670: unsigned :2;
[; ;pic18f4550.h: 4671: unsigned LVDIF :1;
[; ;pic18f4550.h: 4672: };
[; ;pic18f4550.h: 4673: } PIR2bits_t;
[; ;pic18f4550.h: 4674: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4550.h: 4723: extern volatile unsigned char IPR2 @ 0xFA2;
"4725
[; ;pic18f4550.h: 4725: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4550.h: 4728: typedef union {
[; ;pic18f4550.h: 4729: struct {
[; ;pic18f4550.h: 4730: unsigned CCP2IP :1;
[; ;pic18f4550.h: 4731: unsigned TMR3IP :1;
[; ;pic18f4550.h: 4732: unsigned HLVDIP :1;
[; ;pic18f4550.h: 4733: unsigned BCLIP :1;
[; ;pic18f4550.h: 4734: unsigned EEIP :1;
[; ;pic18f4550.h: 4735: unsigned USBIP :1;
[; ;pic18f4550.h: 4736: unsigned CMIP :1;
[; ;pic18f4550.h: 4737: unsigned OSCFIP :1;
[; ;pic18f4550.h: 4738: };
[; ;pic18f4550.h: 4739: struct {
[; ;pic18f4550.h: 4740: unsigned :2;
[; ;pic18f4550.h: 4741: unsigned LVDIP :1;
[; ;pic18f4550.h: 4742: };
[; ;pic18f4550.h: 4743: } IPR2bits_t;
[; ;pic18f4550.h: 4744: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4550.h: 4793: extern volatile unsigned char EECON1 @ 0xFA6;
"4795
[; ;pic18f4550.h: 4795: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4550.h: 4798: typedef union {
[; ;pic18f4550.h: 4799: struct {
[; ;pic18f4550.h: 4800: unsigned RD :1;
[; ;pic18f4550.h: 4801: unsigned WR :1;
[; ;pic18f4550.h: 4802: unsigned WREN :1;
[; ;pic18f4550.h: 4803: unsigned WRERR :1;
[; ;pic18f4550.h: 4804: unsigned FREE :1;
[; ;pic18f4550.h: 4805: unsigned :1;
[; ;pic18f4550.h: 4806: unsigned CFGS :1;
[; ;pic18f4550.h: 4807: unsigned EEPGD :1;
[; ;pic18f4550.h: 4808: };
[; ;pic18f4550.h: 4809: struct {
[; ;pic18f4550.h: 4810: unsigned :6;
[; ;pic18f4550.h: 4811: unsigned EEFS :1;
[; ;pic18f4550.h: 4812: };
[; ;pic18f4550.h: 4813: } EECON1bits_t;
[; ;pic18f4550.h: 4814: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4550.h: 4858: extern volatile unsigned char EECON2 @ 0xFA7;
"4860
[; ;pic18f4550.h: 4860: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4550.h: 4864: extern volatile unsigned char EEDATA @ 0xFA8;
"4866
[; ;pic18f4550.h: 4866: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4550.h: 4870: extern volatile unsigned char EEADR @ 0xFA9;
"4872
[; ;pic18f4550.h: 4872: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4550.h: 4876: extern volatile unsigned char RCSTA @ 0xFAB;
"4878
[; ;pic18f4550.h: 4878: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4550.h: 4881: extern volatile unsigned char RCSTA1 @ 0xFAB;
"4883
[; ;pic18f4550.h: 4883: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4550.h: 4886: typedef union {
[; ;pic18f4550.h: 4887: struct {
[; ;pic18f4550.h: 4888: unsigned RX9D :1;
[; ;pic18f4550.h: 4889: unsigned OERR :1;
[; ;pic18f4550.h: 4890: unsigned FERR :1;
[; ;pic18f4550.h: 4891: unsigned ADDEN :1;
[; ;pic18f4550.h: 4892: unsigned CREN :1;
[; ;pic18f4550.h: 4893: unsigned SREN :1;
[; ;pic18f4550.h: 4894: unsigned RX9 :1;
[; ;pic18f4550.h: 4895: unsigned SPEN :1;
[; ;pic18f4550.h: 4896: };
[; ;pic18f4550.h: 4897: struct {
[; ;pic18f4550.h: 4898: unsigned :3;
[; ;pic18f4550.h: 4899: unsigned ADEN :1;
[; ;pic18f4550.h: 4900: };
[; ;pic18f4550.h: 4901: struct {
[; ;pic18f4550.h: 4902: unsigned :5;
[; ;pic18f4550.h: 4903: unsigned SRENA :1;
[; ;pic18f4550.h: 4904: };
[; ;pic18f4550.h: 4905: struct {
[; ;pic18f4550.h: 4906: unsigned :6;
[; ;pic18f4550.h: 4907: unsigned RC8_9 :1;
[; ;pic18f4550.h: 4908: };
[; ;pic18f4550.h: 4909: struct {
[; ;pic18f4550.h: 4910: unsigned :6;
[; ;pic18f4550.h: 4911: unsigned RC9 :1;
[; ;pic18f4550.h: 4912: };
[; ;pic18f4550.h: 4913: struct {
[; ;pic18f4550.h: 4914: unsigned RCD8 :1;
[; ;pic18f4550.h: 4915: };
[; ;pic18f4550.h: 4916: } RCSTAbits_t;
[; ;pic18f4550.h: 4917: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4550.h: 4985: typedef union {
[; ;pic18f4550.h: 4986: struct {
[; ;pic18f4550.h: 4987: unsigned RX9D :1;
[; ;pic18f4550.h: 4988: unsigned OERR :1;
[; ;pic18f4550.h: 4989: unsigned FERR :1;
[; ;pic18f4550.h: 4990: unsigned ADDEN :1;
[; ;pic18f4550.h: 4991: unsigned CREN :1;
[; ;pic18f4550.h: 4992: unsigned SREN :1;
[; ;pic18f4550.h: 4993: unsigned RX9 :1;
[; ;pic18f4550.h: 4994: unsigned SPEN :1;
[; ;pic18f4550.h: 4995: };
[; ;pic18f4550.h: 4996: struct {
[; ;pic18f4550.h: 4997: unsigned :3;
[; ;pic18f4550.h: 4998: unsigned ADEN :1;
[; ;pic18f4550.h: 4999: };
[; ;pic18f4550.h: 5000: struct {
[; ;pic18f4550.h: 5001: unsigned :5;
[; ;pic18f4550.h: 5002: unsigned SRENA :1;
[; ;pic18f4550.h: 5003: };
[; ;pic18f4550.h: 5004: struct {
[; ;pic18f4550.h: 5005: unsigned :6;
[; ;pic18f4550.h: 5006: unsigned RC8_9 :1;
[; ;pic18f4550.h: 5007: };
[; ;pic18f4550.h: 5008: struct {
[; ;pic18f4550.h: 5009: unsigned :6;
[; ;pic18f4550.h: 5010: unsigned RC9 :1;
[; ;pic18f4550.h: 5011: };
[; ;pic18f4550.h: 5012: struct {
[; ;pic18f4550.h: 5013: unsigned RCD8 :1;
[; ;pic18f4550.h: 5014: };
[; ;pic18f4550.h: 5015: } RCSTA1bits_t;
[; ;pic18f4550.h: 5016: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4550.h: 5085: extern volatile unsigned char TXSTA @ 0xFAC;
"5087
[; ;pic18f4550.h: 5087: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4550.h: 5090: extern volatile unsigned char TXSTA1 @ 0xFAC;
"5092
[; ;pic18f4550.h: 5092: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4550.h: 5095: typedef union {
[; ;pic18f4550.h: 5096: struct {
[; ;pic18f4550.h: 5097: unsigned TX9D :1;
[; ;pic18f4550.h: 5098: unsigned TRMT :1;
[; ;pic18f4550.h: 5099: unsigned BRGH :1;
[; ;pic18f4550.h: 5100: unsigned SENDB :1;
[; ;pic18f4550.h: 5101: unsigned SYNC :1;
[; ;pic18f4550.h: 5102: unsigned TXEN :1;
[; ;pic18f4550.h: 5103: unsigned TX9 :1;
[; ;pic18f4550.h: 5104: unsigned CSRC :1;
[; ;pic18f4550.h: 5105: };
[; ;pic18f4550.h: 5106: struct {
[; ;pic18f4550.h: 5107: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5108: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5109: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5110: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5111: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5112: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5113: unsigned TX91 :1;
[; ;pic18f4550.h: 5114: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5115: };
[; ;pic18f4550.h: 5116: struct {
[; ;pic18f4550.h: 5117: unsigned :6;
[; ;pic18f4550.h: 5118: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5119: };
[; ;pic18f4550.h: 5120: struct {
[; ;pic18f4550.h: 5121: unsigned TXD8 :1;
[; ;pic18f4550.h: 5122: };
[; ;pic18f4550.h: 5123: } TXSTAbits_t;
[; ;pic18f4550.h: 5124: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4550.h: 5217: typedef union {
[; ;pic18f4550.h: 5218: struct {
[; ;pic18f4550.h: 5219: unsigned TX9D :1;
[; ;pic18f4550.h: 5220: unsigned TRMT :1;
[; ;pic18f4550.h: 5221: unsigned BRGH :1;
[; ;pic18f4550.h: 5222: unsigned SENDB :1;
[; ;pic18f4550.h: 5223: unsigned SYNC :1;
[; ;pic18f4550.h: 5224: unsigned TXEN :1;
[; ;pic18f4550.h: 5225: unsigned TX9 :1;
[; ;pic18f4550.h: 5226: unsigned CSRC :1;
[; ;pic18f4550.h: 5227: };
[; ;pic18f4550.h: 5228: struct {
[; ;pic18f4550.h: 5229: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5230: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5231: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5232: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5233: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5234: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5235: unsigned TX91 :1;
[; ;pic18f4550.h: 5236: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5237: };
[; ;pic18f4550.h: 5238: struct {
[; ;pic18f4550.h: 5239: unsigned :6;
[; ;pic18f4550.h: 5240: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5241: };
[; ;pic18f4550.h: 5242: struct {
[; ;pic18f4550.h: 5243: unsigned TXD8 :1;
[; ;pic18f4550.h: 5244: };
[; ;pic18f4550.h: 5245: } TXSTA1bits_t;
[; ;pic18f4550.h: 5246: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4550.h: 5340: extern volatile unsigned char TXREG @ 0xFAD;
"5342
[; ;pic18f4550.h: 5342: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4550.h: 5345: extern volatile unsigned char TXREG1 @ 0xFAD;
"5347
[; ;pic18f4550.h: 5347: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4550.h: 5351: extern volatile unsigned char RCREG @ 0xFAE;
"5353
[; ;pic18f4550.h: 5353: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4550.h: 5356: extern volatile unsigned char RCREG1 @ 0xFAE;
"5358
[; ;pic18f4550.h: 5358: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4550.h: 5362: extern volatile unsigned char SPBRG @ 0xFAF;
"5364
[; ;pic18f4550.h: 5364: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4550.h: 5367: extern volatile unsigned char SPBRG1 @ 0xFAF;
"5369
[; ;pic18f4550.h: 5369: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4550.h: 5373: extern volatile unsigned char SPBRGH @ 0xFB0;
"5375
[; ;pic18f4550.h: 5375: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4550.h: 5379: extern volatile unsigned char T3CON @ 0xFB1;
"5381
[; ;pic18f4550.h: 5381: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4550.h: 5384: typedef union {
[; ;pic18f4550.h: 5385: struct {
[; ;pic18f4550.h: 5386: unsigned :2;
[; ;pic18f4550.h: 5387: unsigned NOT_T3SYNC :1;
[; ;pic18f4550.h: 5388: };
[; ;pic18f4550.h: 5389: struct {
[; ;pic18f4550.h: 5390: unsigned TMR3ON :1;
[; ;pic18f4550.h: 5391: unsigned TMR3CS :1;
[; ;pic18f4550.h: 5392: unsigned nT3SYNC :1;
[; ;pic18f4550.h: 5393: unsigned T3CCP1 :1;
[; ;pic18f4550.h: 5394: unsigned T3CKPS :2;
[; ;pic18f4550.h: 5395: unsigned T3CCP2 :1;
[; ;pic18f4550.h: 5396: unsigned RD16 :1;
[; ;pic18f4550.h: 5397: };
[; ;pic18f4550.h: 5398: struct {
[; ;pic18f4550.h: 5399: unsigned :2;
[; ;pic18f4550.h: 5400: unsigned T3SYNC :1;
[; ;pic18f4550.h: 5401: unsigned :1;
[; ;pic18f4550.h: 5402: unsigned T3CKPS0 :1;
[; ;pic18f4550.h: 5403: unsigned T3CKPS1 :1;
[; ;pic18f4550.h: 5404: };
[; ;pic18f4550.h: 5405: struct {
[; ;pic18f4550.h: 5406: unsigned :2;
[; ;pic18f4550.h: 5407: unsigned T3NSYNC :1;
[; ;pic18f4550.h: 5408: };
[; ;pic18f4550.h: 5409: struct {
[; ;pic18f4550.h: 5410: unsigned :3;
[; ;pic18f4550.h: 5411: unsigned SOSCEN3 :1;
[; ;pic18f4550.h: 5412: unsigned :3;
[; ;pic18f4550.h: 5413: unsigned RD163 :1;
[; ;pic18f4550.h: 5414: };
[; ;pic18f4550.h: 5415: struct {
[; ;pic18f4550.h: 5416: unsigned :7;
[; ;pic18f4550.h: 5417: unsigned T3RD16 :1;
[; ;pic18f4550.h: 5418: };
[; ;pic18f4550.h: 5419: } T3CONbits_t;
[; ;pic18f4550.h: 5420: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4550.h: 5499: extern volatile unsigned short TMR3 @ 0xFB2;
"5501
[; ;pic18f4550.h: 5501: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4550.h: 5505: extern volatile unsigned char TMR3L @ 0xFB2;
"5507
[; ;pic18f4550.h: 5507: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4550.h: 5511: extern volatile unsigned char TMR3H @ 0xFB3;
"5513
[; ;pic18f4550.h: 5513: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4550.h: 5517: extern volatile unsigned char CMCON @ 0xFB4;
"5519
[; ;pic18f4550.h: 5519: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4550.h: 5522: typedef union {
[; ;pic18f4550.h: 5523: struct {
[; ;pic18f4550.h: 5524: unsigned CM :3;
[; ;pic18f4550.h: 5525: unsigned CIS :1;
[; ;pic18f4550.h: 5526: unsigned C1INV :1;
[; ;pic18f4550.h: 5527: unsigned C2INV :1;
[; ;pic18f4550.h: 5528: unsigned C1OUT :1;
[; ;pic18f4550.h: 5529: unsigned C2OUT :1;
[; ;pic18f4550.h: 5530: };
[; ;pic18f4550.h: 5531: struct {
[; ;pic18f4550.h: 5532: unsigned CM0 :1;
[; ;pic18f4550.h: 5533: unsigned CM1 :1;
[; ;pic18f4550.h: 5534: unsigned CM2 :1;
[; ;pic18f4550.h: 5535: };
[; ;pic18f4550.h: 5536: struct {
[; ;pic18f4550.h: 5537: unsigned CMEN0 :1;
[; ;pic18f4550.h: 5538: unsigned CMEN1 :1;
[; ;pic18f4550.h: 5539: unsigned CMEN2 :1;
[; ;pic18f4550.h: 5540: };
[; ;pic18f4550.h: 5541: } CMCONbits_t;
[; ;pic18f4550.h: 5542: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4550.h: 5606: extern volatile unsigned char CVRCON @ 0xFB5;
"5608
[; ;pic18f4550.h: 5608: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4550.h: 5611: typedef union {
[; ;pic18f4550.h: 5612: struct {
[; ;pic18f4550.h: 5613: unsigned CVR :4;
[; ;pic18f4550.h: 5614: unsigned CVRSS :1;
[; ;pic18f4550.h: 5615: unsigned CVRR :1;
[; ;pic18f4550.h: 5616: unsigned CVROE :1;
[; ;pic18f4550.h: 5617: unsigned CVREN :1;
[; ;pic18f4550.h: 5618: };
[; ;pic18f4550.h: 5619: struct {
[; ;pic18f4550.h: 5620: unsigned CVR0 :1;
[; ;pic18f4550.h: 5621: unsigned CVR1 :1;
[; ;pic18f4550.h: 5622: unsigned CVR2 :1;
[; ;pic18f4550.h: 5623: unsigned CVR3 :1;
[; ;pic18f4550.h: 5624: unsigned CVREF :1;
[; ;pic18f4550.h: 5625: };
[; ;pic18f4550.h: 5626: struct {
[; ;pic18f4550.h: 5627: unsigned :6;
[; ;pic18f4550.h: 5628: unsigned CVROEN :1;
[; ;pic18f4550.h: 5629: };
[; ;pic18f4550.h: 5630: } CVRCONbits_t;
[; ;pic18f4550.h: 5631: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4550.h: 5690: extern volatile unsigned char ECCP1AS @ 0xFB6;
"5692
[; ;pic18f4550.h: 5692: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 5695: extern volatile unsigned char CCP1AS @ 0xFB6;
"5697
[; ;pic18f4550.h: 5697: asm("CCP1AS equ 0FB6h");
[; <" CCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 5700: typedef union {
[; ;pic18f4550.h: 5701: struct {
[; ;pic18f4550.h: 5702: unsigned PSSBD :2;
[; ;pic18f4550.h: 5703: unsigned PSSAC :2;
[; ;pic18f4550.h: 5704: unsigned ECCPAS :3;
[; ;pic18f4550.h: 5705: unsigned ECCPASE :1;
[; ;pic18f4550.h: 5706: };
[; ;pic18f4550.h: 5707: struct {
[; ;pic18f4550.h: 5708: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 5709: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 5710: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 5711: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 5712: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 5713: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 5714: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 5715: };
[; ;pic18f4550.h: 5716: } ECCP1ASbits_t;
[; ;pic18f4550.h: 5717: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 5775: typedef union {
[; ;pic18f4550.h: 5776: struct {
[; ;pic18f4550.h: 5777: unsigned PSSBD :2;
[; ;pic18f4550.h: 5778: unsigned PSSAC :2;
[; ;pic18f4550.h: 5779: unsigned ECCPAS :3;
[; ;pic18f4550.h: 5780: unsigned ECCPASE :1;
[; ;pic18f4550.h: 5781: };
[; ;pic18f4550.h: 5782: struct {
[; ;pic18f4550.h: 5783: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 5784: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 5785: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 5786: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 5787: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 5788: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 5789: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 5790: };
[; ;pic18f4550.h: 5791: } CCP1ASbits_t;
[; ;pic18f4550.h: 5792: extern volatile CCP1ASbits_t CCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 5851: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"5853
[; ;pic18f4550.h: 5853: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 5856: extern volatile unsigned char CCP1DEL @ 0xFB7;
"5858
[; ;pic18f4550.h: 5858: asm("CCP1DEL equ 0FB7h");
[; <" CCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 5861: typedef union {
[; ;pic18f4550.h: 5862: struct {
[; ;pic18f4550.h: 5863: unsigned PDC :7;
[; ;pic18f4550.h: 5864: unsigned PRSEN :1;
[; ;pic18f4550.h: 5865: };
[; ;pic18f4550.h: 5866: struct {
[; ;pic18f4550.h: 5867: unsigned PDC0 :1;
[; ;pic18f4550.h: 5868: unsigned PDC1 :1;
[; ;pic18f4550.h: 5869: unsigned PDC2 :1;
[; ;pic18f4550.h: 5870: unsigned PDC3 :1;
[; ;pic18f4550.h: 5871: unsigned PDC4 :1;
[; ;pic18f4550.h: 5872: unsigned PDC5 :1;
[; ;pic18f4550.h: 5873: unsigned PDC6 :1;
[; ;pic18f4550.h: 5874: };
[; ;pic18f4550.h: 5875: } ECCP1DELbits_t;
[; ;pic18f4550.h: 5876: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 5924: typedef union {
[; ;pic18f4550.h: 5925: struct {
[; ;pic18f4550.h: 5926: unsigned PDC :7;
[; ;pic18f4550.h: 5927: unsigned PRSEN :1;
[; ;pic18f4550.h: 5928: };
[; ;pic18f4550.h: 5929: struct {
[; ;pic18f4550.h: 5930: unsigned PDC0 :1;
[; ;pic18f4550.h: 5931: unsigned PDC1 :1;
[; ;pic18f4550.h: 5932: unsigned PDC2 :1;
[; ;pic18f4550.h: 5933: unsigned PDC3 :1;
[; ;pic18f4550.h: 5934: unsigned PDC4 :1;
[; ;pic18f4550.h: 5935: unsigned PDC5 :1;
[; ;pic18f4550.h: 5936: unsigned PDC6 :1;
[; ;pic18f4550.h: 5937: };
[; ;pic18f4550.h: 5938: } CCP1DELbits_t;
[; ;pic18f4550.h: 5939: extern volatile CCP1DELbits_t CCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 5988: extern volatile unsigned char BAUDCON @ 0xFB8;
"5990
[; ;pic18f4550.h: 5990: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4550.h: 5993: extern volatile unsigned char BAUDCTL @ 0xFB8;
"5995
[; ;pic18f4550.h: 5995: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4550.h: 5998: typedef union {
[; ;pic18f4550.h: 5999: struct {
[; ;pic18f4550.h: 6000: unsigned ABDEN :1;
[; ;pic18f4550.h: 6001: unsigned WUE :1;
[; ;pic18f4550.h: 6002: unsigned :1;
[; ;pic18f4550.h: 6003: unsigned BRG16 :1;
[; ;pic18f4550.h: 6004: unsigned TXCKP :1;
[; ;pic18f4550.h: 6005: unsigned RXDTP :1;
[; ;pic18f4550.h: 6006: unsigned RCIDL :1;
[; ;pic18f4550.h: 6007: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6008: };
[; ;pic18f4550.h: 6009: struct {
[; ;pic18f4550.h: 6010: unsigned :4;
[; ;pic18f4550.h: 6011: unsigned SCKP :1;
[; ;pic18f4550.h: 6012: unsigned :1;
[; ;pic18f4550.h: 6013: unsigned RCMT :1;
[; ;pic18f4550.h: 6014: };
[; ;pic18f4550.h: 6015: struct {
[; ;pic18f4550.h: 6016: unsigned :5;
[; ;pic18f4550.h: 6017: unsigned RXCKP :1;
[; ;pic18f4550.h: 6018: };
[; ;pic18f4550.h: 6019: struct {
[; ;pic18f4550.h: 6020: unsigned :1;
[; ;pic18f4550.h: 6021: unsigned W4E :1;
[; ;pic18f4550.h: 6022: };
[; ;pic18f4550.h: 6023: } BAUDCONbits_t;
[; ;pic18f4550.h: 6024: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4550.h: 6082: typedef union {
[; ;pic18f4550.h: 6083: struct {
[; ;pic18f4550.h: 6084: unsigned ABDEN :1;
[; ;pic18f4550.h: 6085: unsigned WUE :1;
[; ;pic18f4550.h: 6086: unsigned :1;
[; ;pic18f4550.h: 6087: unsigned BRG16 :1;
[; ;pic18f4550.h: 6088: unsigned TXCKP :1;
[; ;pic18f4550.h: 6089: unsigned RXDTP :1;
[; ;pic18f4550.h: 6090: unsigned RCIDL :1;
[; ;pic18f4550.h: 6091: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6092: };
[; ;pic18f4550.h: 6093: struct {
[; ;pic18f4550.h: 6094: unsigned :4;
[; ;pic18f4550.h: 6095: unsigned SCKP :1;
[; ;pic18f4550.h: 6096: unsigned :1;
[; ;pic18f4550.h: 6097: unsigned RCMT :1;
[; ;pic18f4550.h: 6098: };
[; ;pic18f4550.h: 6099: struct {
[; ;pic18f4550.h: 6100: unsigned :5;
[; ;pic18f4550.h: 6101: unsigned RXCKP :1;
[; ;pic18f4550.h: 6102: };
[; ;pic18f4550.h: 6103: struct {
[; ;pic18f4550.h: 6104: unsigned :1;
[; ;pic18f4550.h: 6105: unsigned W4E :1;
[; ;pic18f4550.h: 6106: };
[; ;pic18f4550.h: 6107: } BAUDCTLbits_t;
[; ;pic18f4550.h: 6108: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4550.h: 6167: extern volatile unsigned char CCP2CON @ 0xFBA;
"6169
[; ;pic18f4550.h: 6169: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4550.h: 6172: typedef union {
[; ;pic18f4550.h: 6173: struct {
[; ;pic18f4550.h: 6174: unsigned CCP2M :4;
[; ;pic18f4550.h: 6175: unsigned DC2B :2;
[; ;pic18f4550.h: 6176: };
[; ;pic18f4550.h: 6177: struct {
[; ;pic18f4550.h: 6178: unsigned CCP2M0 :1;
[; ;pic18f4550.h: 6179: unsigned CCP2M1 :1;
[; ;pic18f4550.h: 6180: unsigned CCP2M2 :1;
[; ;pic18f4550.h: 6181: unsigned CCP2M3 :1;
[; ;pic18f4550.h: 6182: unsigned DC2B0 :1;
[; ;pic18f4550.h: 6183: unsigned DC2B1 :1;
[; ;pic18f4550.h: 6184: };
[; ;pic18f4550.h: 6185: } CCP2CONbits_t;
[; ;pic18f4550.h: 6186: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4550.h: 6230: extern volatile unsigned short CCPR2 @ 0xFBB;
"6232
[; ;pic18f4550.h: 6232: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4550.h: 6236: extern volatile unsigned char CCPR2L @ 0xFBB;
"6238
[; ;pic18f4550.h: 6238: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4550.h: 6242: extern volatile unsigned char CCPR2H @ 0xFBC;
"6244
[; ;pic18f4550.h: 6244: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4550.h: 6248: extern volatile unsigned char CCP1CON @ 0xFBD;
"6250
[; ;pic18f4550.h: 6250: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6253: extern volatile unsigned char ECCP1CON @ 0xFBD;
"6255
[; ;pic18f4550.h: 6255: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6258: typedef union {
[; ;pic18f4550.h: 6259: struct {
[; ;pic18f4550.h: 6260: unsigned CCP1M :4;
[; ;pic18f4550.h: 6261: unsigned DC1B :2;
[; ;pic18f4550.h: 6262: unsigned P1M :2;
[; ;pic18f4550.h: 6263: };
[; ;pic18f4550.h: 6264: struct {
[; ;pic18f4550.h: 6265: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6266: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6267: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6268: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6269: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6270: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6271: unsigned P1M0 :1;
[; ;pic18f4550.h: 6272: unsigned P1M1 :1;
[; ;pic18f4550.h: 6273: };
[; ;pic18f4550.h: 6274: } CCP1CONbits_t;
[; ;pic18f4550.h: 6275: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6333: typedef union {
[; ;pic18f4550.h: 6334: struct {
[; ;pic18f4550.h: 6335: unsigned CCP1M :4;
[; ;pic18f4550.h: 6336: unsigned DC1B :2;
[; ;pic18f4550.h: 6337: unsigned P1M :2;
[; ;pic18f4550.h: 6338: };
[; ;pic18f4550.h: 6339: struct {
[; ;pic18f4550.h: 6340: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6341: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6342: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6343: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6344: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6345: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6346: unsigned P1M0 :1;
[; ;pic18f4550.h: 6347: unsigned P1M1 :1;
[; ;pic18f4550.h: 6348: };
[; ;pic18f4550.h: 6349: } ECCP1CONbits_t;
[; ;pic18f4550.h: 6350: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6409: extern volatile unsigned short CCPR1 @ 0xFBE;
"6411
[; ;pic18f4550.h: 6411: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4550.h: 6415: extern volatile unsigned char CCPR1L @ 0xFBE;
"6417
[; ;pic18f4550.h: 6417: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4550.h: 6421: extern volatile unsigned char CCPR1H @ 0xFBF;
"6423
[; ;pic18f4550.h: 6423: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4550.h: 6427: extern volatile unsigned char ADCON2 @ 0xFC0;
"6429
[; ;pic18f4550.h: 6429: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4550.h: 6432: typedef union {
[; ;pic18f4550.h: 6433: struct {
[; ;pic18f4550.h: 6434: unsigned ADCS :3;
[; ;pic18f4550.h: 6435: unsigned ACQT :3;
[; ;pic18f4550.h: 6436: unsigned :1;
[; ;pic18f4550.h: 6437: unsigned ADFM :1;
[; ;pic18f4550.h: 6438: };
[; ;pic18f4550.h: 6439: struct {
[; ;pic18f4550.h: 6440: unsigned ADCS0 :1;
[; ;pic18f4550.h: 6441: unsigned ADCS1 :1;
[; ;pic18f4550.h: 6442: unsigned ADCS2 :1;
[; ;pic18f4550.h: 6443: unsigned ACQT0 :1;
[; ;pic18f4550.h: 6444: unsigned ACQT1 :1;
[; ;pic18f4550.h: 6445: unsigned ACQT2 :1;
[; ;pic18f4550.h: 6446: };
[; ;pic18f4550.h: 6447: } ADCON2bits_t;
[; ;pic18f4550.h: 6448: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4550.h: 6497: extern volatile unsigned char ADCON1 @ 0xFC1;
"6499
[; ;pic18f4550.h: 6499: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4550.h: 6502: typedef union {
[; ;pic18f4550.h: 6503: struct {
[; ;pic18f4550.h: 6504: unsigned PCFG :4;
[; ;pic18f4550.h: 6505: unsigned VCFG :2;
[; ;pic18f4550.h: 6506: };
[; ;pic18f4550.h: 6507: struct {
[; ;pic18f4550.h: 6508: unsigned PCFG0 :1;
[; ;pic18f4550.h: 6509: unsigned PCFG1 :1;
[; ;pic18f4550.h: 6510: unsigned PCFG2 :1;
[; ;pic18f4550.h: 6511: unsigned PCFG3 :1;
[; ;pic18f4550.h: 6512: unsigned VCFG0 :1;
[; ;pic18f4550.h: 6513: unsigned VCFG1 :1;
[; ;pic18f4550.h: 6514: };
[; ;pic18f4550.h: 6515: struct {
[; ;pic18f4550.h: 6516: unsigned :3;
[; ;pic18f4550.h: 6517: unsigned CHSN3 :1;
[; ;pic18f4550.h: 6518: unsigned VCFG01 :1;
[; ;pic18f4550.h: 6519: unsigned VCFG11 :1;
[; ;pic18f4550.h: 6520: };
[; ;pic18f4550.h: 6521: } ADCON1bits_t;
[; ;pic18f4550.h: 6522: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4550.h: 6581: extern volatile unsigned char ADCON0 @ 0xFC2;
"6583
[; ;pic18f4550.h: 6583: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4550.h: 6586: typedef union {
[; ;pic18f4550.h: 6587: struct {
[; ;pic18f4550.h: 6588: unsigned :1;
[; ;pic18f4550.h: 6589: unsigned GO_NOT_DONE :1;
[; ;pic18f4550.h: 6590: };
[; ;pic18f4550.h: 6591: struct {
[; ;pic18f4550.h: 6592: unsigned ADON :1;
[; ;pic18f4550.h: 6593: unsigned GO_nDONE :1;
[; ;pic18f4550.h: 6594: unsigned CHS :4;
[; ;pic18f4550.h: 6595: };
[; ;pic18f4550.h: 6596: struct {
[; ;pic18f4550.h: 6597: unsigned :1;
[; ;pic18f4550.h: 6598: unsigned GO_DONE :1;
[; ;pic18f4550.h: 6599: unsigned CHS0 :1;
[; ;pic18f4550.h: 6600: unsigned CHS1 :1;
[; ;pic18f4550.h: 6601: unsigned CHS2 :1;
[; ;pic18f4550.h: 6602: unsigned CHS3 :1;
[; ;pic18f4550.h: 6603: };
[; ;pic18f4550.h: 6604: struct {
[; ;pic18f4550.h: 6605: unsigned :1;
[; ;pic18f4550.h: 6606: unsigned DONE :1;
[; ;pic18f4550.h: 6607: };
[; ;pic18f4550.h: 6608: struct {
[; ;pic18f4550.h: 6609: unsigned :1;
[; ;pic18f4550.h: 6610: unsigned GO :1;
[; ;pic18f4550.h: 6611: };
[; ;pic18f4550.h: 6612: struct {
[; ;pic18f4550.h: 6613: unsigned :1;
[; ;pic18f4550.h: 6614: unsigned NOT_DONE :1;
[; ;pic18f4550.h: 6615: };
[; ;pic18f4550.h: 6616: struct {
[; ;pic18f4550.h: 6617: unsigned :1;
[; ;pic18f4550.h: 6618: unsigned nDONE :1;
[; ;pic18f4550.h: 6619: };
[; ;pic18f4550.h: 6620: struct {
[; ;pic18f4550.h: 6621: unsigned :1;
[; ;pic18f4550.h: 6622: unsigned GODONE :1;
[; ;pic18f4550.h: 6623: };
[; ;pic18f4550.h: 6624: } ADCON0bits_t;
[; ;pic18f4550.h: 6625: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4550.h: 6699: extern volatile unsigned short ADRES @ 0xFC3;
"6701
[; ;pic18f4550.h: 6701: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4550.h: 6705: extern volatile unsigned char ADRESL @ 0xFC3;
"6707
[; ;pic18f4550.h: 6707: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4550.h: 6711: extern volatile unsigned char ADRESH @ 0xFC4;
"6713
[; ;pic18f4550.h: 6713: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4550.h: 6717: extern volatile unsigned char SSPCON2 @ 0xFC5;
"6719
[; ;pic18f4550.h: 6719: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4550.h: 6722: typedef union {
[; ;pic18f4550.h: 6723: struct {
[; ;pic18f4550.h: 6724: unsigned SEN :1;
[; ;pic18f4550.h: 6725: unsigned RSEN :1;
[; ;pic18f4550.h: 6726: unsigned PEN :1;
[; ;pic18f4550.h: 6727: unsigned RCEN :1;
[; ;pic18f4550.h: 6728: unsigned ACKEN :1;
[; ;pic18f4550.h: 6729: unsigned ACKDT :1;
[; ;pic18f4550.h: 6730: unsigned ACKSTAT :1;
[; ;pic18f4550.h: 6731: unsigned GCEN :1;
[; ;pic18f4550.h: 6732: };
[; ;pic18f4550.h: 6733: } SSPCON2bits_t;
[; ;pic18f4550.h: 6734: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4550.h: 6778: extern volatile unsigned char SSPCON1 @ 0xFC6;
"6780
[; ;pic18f4550.h: 6780: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4550.h: 6783: typedef union {
[; ;pic18f4550.h: 6784: struct {
[; ;pic18f4550.h: 6785: unsigned SSPM :4;
[; ;pic18f4550.h: 6786: unsigned CKP :1;
[; ;pic18f4550.h: 6787: unsigned SSPEN :1;
[; ;pic18f4550.h: 6788: unsigned SSPOV :1;
[; ;pic18f4550.h: 6789: unsigned WCOL :1;
[; ;pic18f4550.h: 6790: };
[; ;pic18f4550.h: 6791: struct {
[; ;pic18f4550.h: 6792: unsigned SSPM0 :1;
[; ;pic18f4550.h: 6793: unsigned SSPM1 :1;
[; ;pic18f4550.h: 6794: unsigned SSPM2 :1;
[; ;pic18f4550.h: 6795: unsigned SSPM3 :1;
[; ;pic18f4550.h: 6796: };
[; ;pic18f4550.h: 6797: } SSPCON1bits_t;
[; ;pic18f4550.h: 6798: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4550.h: 6847: extern volatile unsigned char SSPSTAT @ 0xFC7;
"6849
[; ;pic18f4550.h: 6849: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4550.h: 6852: typedef union {
[; ;pic18f4550.h: 6853: struct {
[; ;pic18f4550.h: 6854: unsigned :2;
[; ;pic18f4550.h: 6855: unsigned R_NOT_W :1;
[; ;pic18f4550.h: 6856: };
[; ;pic18f4550.h: 6857: struct {
[; ;pic18f4550.h: 6858: unsigned :5;
[; ;pic18f4550.h: 6859: unsigned D_NOT_A :1;
[; ;pic18f4550.h: 6860: };
[; ;pic18f4550.h: 6861: struct {
[; ;pic18f4550.h: 6862: unsigned BF :1;
[; ;pic18f4550.h: 6863: unsigned UA :1;
[; ;pic18f4550.h: 6864: unsigned R_nW :1;
[; ;pic18f4550.h: 6865: unsigned S :1;
[; ;pic18f4550.h: 6866: unsigned P :1;
[; ;pic18f4550.h: 6867: unsigned D_nA :1;
[; ;pic18f4550.h: 6868: unsigned CKE :1;
[; ;pic18f4550.h: 6869: unsigned SMP :1;
[; ;pic18f4550.h: 6870: };
[; ;pic18f4550.h: 6871: struct {
[; ;pic18f4550.h: 6872: unsigned :2;
[; ;pic18f4550.h: 6873: unsigned R_W :1;
[; ;pic18f4550.h: 6874: unsigned :2;
[; ;pic18f4550.h: 6875: unsigned D_A :1;
[; ;pic18f4550.h: 6876: };
[; ;pic18f4550.h: 6877: struct {
[; ;pic18f4550.h: 6878: unsigned :2;
[; ;pic18f4550.h: 6879: unsigned I2C_READ :1;
[; ;pic18f4550.h: 6880: unsigned I2C_START :1;
[; ;pic18f4550.h: 6881: unsigned I2C_STOP :1;
[; ;pic18f4550.h: 6882: unsigned I2C_DAT :1;
[; ;pic18f4550.h: 6883: };
[; ;pic18f4550.h: 6884: struct {
[; ;pic18f4550.h: 6885: unsigned :2;
[; ;pic18f4550.h: 6886: unsigned nW :1;
[; ;pic18f4550.h: 6887: unsigned :2;
[; ;pic18f4550.h: 6888: unsigned nA :1;
[; ;pic18f4550.h: 6889: };
[; ;pic18f4550.h: 6890: struct {
[; ;pic18f4550.h: 6891: unsigned :2;
[; ;pic18f4550.h: 6892: unsigned NOT_WRITE :1;
[; ;pic18f4550.h: 6893: };
[; ;pic18f4550.h: 6894: struct {
[; ;pic18f4550.h: 6895: unsigned :5;
[; ;pic18f4550.h: 6896: unsigned NOT_ADDRESS :1;
[; ;pic18f4550.h: 6897: };
[; ;pic18f4550.h: 6898: struct {
[; ;pic18f4550.h: 6899: unsigned :2;
[; ;pic18f4550.h: 6900: unsigned nWRITE :1;
[; ;pic18f4550.h: 6901: unsigned :2;
[; ;pic18f4550.h: 6902: unsigned nADDRESS :1;
[; ;pic18f4550.h: 6903: };
[; ;pic18f4550.h: 6904: struct {
[; ;pic18f4550.h: 6905: unsigned :2;
[; ;pic18f4550.h: 6906: unsigned READ_WRITE :1;
[; ;pic18f4550.h: 6907: unsigned :2;
[; ;pic18f4550.h: 6908: unsigned DATA_ADDRESS :1;
[; ;pic18f4550.h: 6909: };
[; ;pic18f4550.h: 6910: struct {
[; ;pic18f4550.h: 6911: unsigned :2;
[; ;pic18f4550.h: 6912: unsigned R :1;
[; ;pic18f4550.h: 6913: unsigned :2;
[; ;pic18f4550.h: 6914: unsigned D :1;
[; ;pic18f4550.h: 6915: };
[; ;pic18f4550.h: 6916: struct {
[; ;pic18f4550.h: 6917: unsigned :2;
[; ;pic18f4550.h: 6918: unsigned RW :1;
[; ;pic18f4550.h: 6919: unsigned START :1;
[; ;pic18f4550.h: 6920: unsigned STOP :1;
[; ;pic18f4550.h: 6921: unsigned DA :1;
[; ;pic18f4550.h: 6922: };
[; ;pic18f4550.h: 6923: struct {
[; ;pic18f4550.h: 6924: unsigned :2;
[; ;pic18f4550.h: 6925: unsigned NOT_W :1;
[; ;pic18f4550.h: 6926: unsigned :2;
[; ;pic18f4550.h: 6927: unsigned NOT_A :1;
[; ;pic18f4550.h: 6928: };
[; ;pic18f4550.h: 6929: } SSPSTATbits_t;
[; ;pic18f4550.h: 6930: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4550.h: 7094: extern volatile unsigned char SSPADD @ 0xFC8;
"7096
[; ;pic18f4550.h: 7096: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4550.h: 7100: extern volatile unsigned char SSPBUF @ 0xFC9;
"7102
[; ;pic18f4550.h: 7102: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4550.h: 7106: extern volatile unsigned char T2CON @ 0xFCA;
"7108
[; ;pic18f4550.h: 7108: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4550.h: 7111: typedef union {
[; ;pic18f4550.h: 7112: struct {
[; ;pic18f4550.h: 7113: unsigned T2CKPS :2;
[; ;pic18f4550.h: 7114: unsigned TMR2ON :1;
[; ;pic18f4550.h: 7115: unsigned TOUTPS :4;
[; ;pic18f4550.h: 7116: };
[; ;pic18f4550.h: 7117: struct {
[; ;pic18f4550.h: 7118: unsigned T2CKPS0 :1;
[; ;pic18f4550.h: 7119: unsigned T2CKPS1 :1;
[; ;pic18f4550.h: 7120: unsigned :1;
[; ;pic18f4550.h: 7121: unsigned T2OUTPS0 :1;
[; ;pic18f4550.h: 7122: unsigned T2OUTPS1 :1;
[; ;pic18f4550.h: 7123: unsigned T2OUTPS2 :1;
[; ;pic18f4550.h: 7124: unsigned T2OUTPS3 :1;
[; ;pic18f4550.h: 7125: };
[; ;pic18f4550.h: 7126: struct {
[; ;pic18f4550.h: 7127: unsigned :3;
[; ;pic18f4550.h: 7128: unsigned TOUTPS0 :1;
[; ;pic18f4550.h: 7129: unsigned TOUTPS1 :1;
[; ;pic18f4550.h: 7130: unsigned TOUTPS2 :1;
[; ;pic18f4550.h: 7131: unsigned TOUTPS3 :1;
[; ;pic18f4550.h: 7132: };
[; ;pic18f4550.h: 7133: } T2CONbits_t;
[; ;pic18f4550.h: 7134: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4550.h: 7203: extern volatile unsigned char PR2 @ 0xFCB;
"7205
[; ;pic18f4550.h: 7205: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4550.h: 7208: extern volatile unsigned char MEMCON @ 0xFCB;
"7210
[; ;pic18f4550.h: 7210: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4550.h: 7213: typedef union {
[; ;pic18f4550.h: 7214: struct {
[; ;pic18f4550.h: 7215: unsigned :7;
[; ;pic18f4550.h: 7216: unsigned EBDIS :1;
[; ;pic18f4550.h: 7217: };
[; ;pic18f4550.h: 7218: struct {
[; ;pic18f4550.h: 7219: unsigned :4;
[; ;pic18f4550.h: 7220: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7221: };
[; ;pic18f4550.h: 7222: struct {
[; ;pic18f4550.h: 7223: unsigned :5;
[; ;pic18f4550.h: 7224: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7225: };
[; ;pic18f4550.h: 7226: struct {
[; ;pic18f4550.h: 7227: unsigned WM0 :1;
[; ;pic18f4550.h: 7228: };
[; ;pic18f4550.h: 7229: struct {
[; ;pic18f4550.h: 7230: unsigned :1;
[; ;pic18f4550.h: 7231: unsigned WM1 :1;
[; ;pic18f4550.h: 7232: };
[; ;pic18f4550.h: 7233: } PR2bits_t;
[; ;pic18f4550.h: 7234: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4550.h: 7262: typedef union {
[; ;pic18f4550.h: 7263: struct {
[; ;pic18f4550.h: 7264: unsigned :7;
[; ;pic18f4550.h: 7265: unsigned EBDIS :1;
[; ;pic18f4550.h: 7266: };
[; ;pic18f4550.h: 7267: struct {
[; ;pic18f4550.h: 7268: unsigned :4;
[; ;pic18f4550.h: 7269: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7270: };
[; ;pic18f4550.h: 7271: struct {
[; ;pic18f4550.h: 7272: unsigned :5;
[; ;pic18f4550.h: 7273: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7274: };
[; ;pic18f4550.h: 7275: struct {
[; ;pic18f4550.h: 7276: unsigned WM0 :1;
[; ;pic18f4550.h: 7277: };
[; ;pic18f4550.h: 7278: struct {
[; ;pic18f4550.h: 7279: unsigned :1;
[; ;pic18f4550.h: 7280: unsigned WM1 :1;
[; ;pic18f4550.h: 7281: };
[; ;pic18f4550.h: 7282: } MEMCONbits_t;
[; ;pic18f4550.h: 7283: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4550.h: 7312: extern volatile unsigned char TMR2 @ 0xFCC;
"7314
[; ;pic18f4550.h: 7314: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4550.h: 7318: extern volatile unsigned char T1CON @ 0xFCD;
"7320
[; ;pic18f4550.h: 7320: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4550.h: 7323: typedef union {
[; ;pic18f4550.h: 7324: struct {
[; ;pic18f4550.h: 7325: unsigned :2;
[; ;pic18f4550.h: 7326: unsigned NOT_T1SYNC :1;
[; ;pic18f4550.h: 7327: };
[; ;pic18f4550.h: 7328: struct {
[; ;pic18f4550.h: 7329: unsigned TMR1ON :1;
[; ;pic18f4550.h: 7330: unsigned TMR1CS :1;
[; ;pic18f4550.h: 7331: unsigned nT1SYNC :1;
[; ;pic18f4550.h: 7332: unsigned T1OSCEN :1;
[; ;pic18f4550.h: 7333: unsigned T1CKPS :2;
[; ;pic18f4550.h: 7334: unsigned T1RUN :1;
[; ;pic18f4550.h: 7335: unsigned RD16 :1;
[; ;pic18f4550.h: 7336: };
[; ;pic18f4550.h: 7337: struct {
[; ;pic18f4550.h: 7338: unsigned :2;
[; ;pic18f4550.h: 7339: unsigned T1SYNC :1;
[; ;pic18f4550.h: 7340: unsigned :1;
[; ;pic18f4550.h: 7341: unsigned T1CKPS0 :1;
[; ;pic18f4550.h: 7342: unsigned T1CKPS1 :1;
[; ;pic18f4550.h: 7343: };
[; ;pic18f4550.h: 7344: struct {
[; ;pic18f4550.h: 7345: unsigned :3;
[; ;pic18f4550.h: 7346: unsigned SOSCEN :1;
[; ;pic18f4550.h: 7347: unsigned :3;
[; ;pic18f4550.h: 7348: unsigned T1RD16 :1;
[; ;pic18f4550.h: 7349: };
[; ;pic18f4550.h: 7350: } T1CONbits_t;
[; ;pic18f4550.h: 7351: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4550.h: 7420: extern volatile unsigned short TMR1 @ 0xFCE;
"7422
[; ;pic18f4550.h: 7422: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4550.h: 7426: extern volatile unsigned char TMR1L @ 0xFCE;
"7428
[; ;pic18f4550.h: 7428: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4550.h: 7432: extern volatile unsigned char TMR1H @ 0xFCF;
"7434
[; ;pic18f4550.h: 7434: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4550.h: 7438: extern volatile unsigned char RCON @ 0xFD0;
"7440
[; ;pic18f4550.h: 7440: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4550.h: 7443: typedef union {
[; ;pic18f4550.h: 7444: struct {
[; ;pic18f4550.h: 7445: unsigned NOT_BOR :1;
[; ;pic18f4550.h: 7446: };
[; ;pic18f4550.h: 7447: struct {
[; ;pic18f4550.h: 7448: unsigned :1;
[; ;pic18f4550.h: 7449: unsigned NOT_POR :1;
[; ;pic18f4550.h: 7450: };
[; ;pic18f4550.h: 7451: struct {
[; ;pic18f4550.h: 7452: unsigned :2;
[; ;pic18f4550.h: 7453: unsigned NOT_PD :1;
[; ;pic18f4550.h: 7454: };
[; ;pic18f4550.h: 7455: struct {
[; ;pic18f4550.h: 7456: unsigned :3;
[; ;pic18f4550.h: 7457: unsigned NOT_TO :1;
[; ;pic18f4550.h: 7458: };
[; ;pic18f4550.h: 7459: struct {
[; ;pic18f4550.h: 7460: unsigned :4;
[; ;pic18f4550.h: 7461: unsigned NOT_RI :1;
[; ;pic18f4550.h: 7462: };
[; ;pic18f4550.h: 7463: struct {
[; ;pic18f4550.h: 7464: unsigned nBOR :1;
[; ;pic18f4550.h: 7465: unsigned nPOR :1;
[; ;pic18f4550.h: 7466: unsigned nPD :1;
[; ;pic18f4550.h: 7467: unsigned nTO :1;
[; ;pic18f4550.h: 7468: unsigned nRI :1;
[; ;pic18f4550.h: 7469: unsigned :1;
[; ;pic18f4550.h: 7470: unsigned SBOREN :1;
[; ;pic18f4550.h: 7471: unsigned IPEN :1;
[; ;pic18f4550.h: 7472: };
[; ;pic18f4550.h: 7473: struct {
[; ;pic18f4550.h: 7474: unsigned :7;
[; ;pic18f4550.h: 7475: unsigned NOT_IPEN :1;
[; ;pic18f4550.h: 7476: };
[; ;pic18f4550.h: 7477: struct {
[; ;pic18f4550.h: 7478: unsigned BOR :1;
[; ;pic18f4550.h: 7479: unsigned POR :1;
[; ;pic18f4550.h: 7480: unsigned PD :1;
[; ;pic18f4550.h: 7481: unsigned TO :1;
[; ;pic18f4550.h: 7482: unsigned RI :1;
[; ;pic18f4550.h: 7483: unsigned :2;
[; ;pic18f4550.h: 7484: unsigned nIPEN :1;
[; ;pic18f4550.h: 7485: };
[; ;pic18f4550.h: 7486: } RCONbits_t;
[; ;pic18f4550.h: 7487: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4550.h: 7586: extern volatile unsigned char WDTCON @ 0xFD1;
"7588
[; ;pic18f4550.h: 7588: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4550.h: 7591: typedef union {
[; ;pic18f4550.h: 7592: struct {
[; ;pic18f4550.h: 7593: unsigned SWDTEN :1;
[; ;pic18f4550.h: 7594: };
[; ;pic18f4550.h: 7595: struct {
[; ;pic18f4550.h: 7596: unsigned SWDTE :1;
[; ;pic18f4550.h: 7597: };
[; ;pic18f4550.h: 7598: } WDTCONbits_t;
[; ;pic18f4550.h: 7599: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4550.h: 7613: extern volatile unsigned char HLVDCON @ 0xFD2;
"7615
[; ;pic18f4550.h: 7615: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 7618: extern volatile unsigned char LVDCON @ 0xFD2;
"7620
[; ;pic18f4550.h: 7620: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 7623: typedef union {
[; ;pic18f4550.h: 7624: struct {
[; ;pic18f4550.h: 7625: unsigned HLVDL :4;
[; ;pic18f4550.h: 7626: unsigned HLVDEN :1;
[; ;pic18f4550.h: 7627: unsigned IRVST :1;
[; ;pic18f4550.h: 7628: unsigned :1;
[; ;pic18f4550.h: 7629: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 7630: };
[; ;pic18f4550.h: 7631: struct {
[; ;pic18f4550.h: 7632: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 7633: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 7634: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 7635: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 7636: };
[; ;pic18f4550.h: 7637: struct {
[; ;pic18f4550.h: 7638: unsigned LVDL0 :1;
[; ;pic18f4550.h: 7639: unsigned LVDL1 :1;
[; ;pic18f4550.h: 7640: unsigned LVDL2 :1;
[; ;pic18f4550.h: 7641: unsigned LVDL3 :1;
[; ;pic18f4550.h: 7642: unsigned LVDEN :1;
[; ;pic18f4550.h: 7643: unsigned IVRST :1;
[; ;pic18f4550.h: 7644: };
[; ;pic18f4550.h: 7645: struct {
[; ;pic18f4550.h: 7646: unsigned LVV0 :1;
[; ;pic18f4550.h: 7647: unsigned LVV1 :1;
[; ;pic18f4550.h: 7648: unsigned LVV2 :1;
[; ;pic18f4550.h: 7649: unsigned LVV3 :1;
[; ;pic18f4550.h: 7650: unsigned :1;
[; ;pic18f4550.h: 7651: unsigned BGST :1;
[; ;pic18f4550.h: 7652: };
[; ;pic18f4550.h: 7653: } HLVDCONbits_t;
[; ;pic18f4550.h: 7654: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 7752: typedef union {
[; ;pic18f4550.h: 7753: struct {
[; ;pic18f4550.h: 7754: unsigned HLVDL :4;
[; ;pic18f4550.h: 7755: unsigned HLVDEN :1;
[; ;pic18f4550.h: 7756: unsigned IRVST :1;
[; ;pic18f4550.h: 7757: unsigned :1;
[; ;pic18f4550.h: 7758: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 7759: };
[; ;pic18f4550.h: 7760: struct {
[; ;pic18f4550.h: 7761: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 7762: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 7763: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 7764: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 7765: };
[; ;pic18f4550.h: 7766: struct {
[; ;pic18f4550.h: 7767: unsigned LVDL0 :1;
[; ;pic18f4550.h: 7768: unsigned LVDL1 :1;
[; ;pic18f4550.h: 7769: unsigned LVDL2 :1;
[; ;pic18f4550.h: 7770: unsigned LVDL3 :1;
[; ;pic18f4550.h: 7771: unsigned LVDEN :1;
[; ;pic18f4550.h: 7772: unsigned IVRST :1;
[; ;pic18f4550.h: 7773: };
[; ;pic18f4550.h: 7774: struct {
[; ;pic18f4550.h: 7775: unsigned LVV0 :1;
[; ;pic18f4550.h: 7776: unsigned LVV1 :1;
[; ;pic18f4550.h: 7777: unsigned LVV2 :1;
[; ;pic18f4550.h: 7778: unsigned LVV3 :1;
[; ;pic18f4550.h: 7779: unsigned :1;
[; ;pic18f4550.h: 7780: unsigned BGST :1;
[; ;pic18f4550.h: 7781: };
[; ;pic18f4550.h: 7782: } LVDCONbits_t;
[; ;pic18f4550.h: 7783: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 7882: extern volatile unsigned char OSCCON @ 0xFD3;
"7884
[; ;pic18f4550.h: 7884: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4550.h: 7887: typedef union {
[; ;pic18f4550.h: 7888: struct {
[; ;pic18f4550.h: 7889: unsigned SCS :2;
[; ;pic18f4550.h: 7890: unsigned IOFS :1;
[; ;pic18f4550.h: 7891: unsigned OSTS :1;
[; ;pic18f4550.h: 7892: unsigned IRCF :3;
[; ;pic18f4550.h: 7893: unsigned IDLEN :1;
[; ;pic18f4550.h: 7894: };
[; ;pic18f4550.h: 7895: struct {
[; ;pic18f4550.h: 7896: unsigned SCS0 :1;
[; ;pic18f4550.h: 7897: unsigned SCS1 :1;
[; ;pic18f4550.h: 7898: unsigned FLTS :1;
[; ;pic18f4550.h: 7899: unsigned :1;
[; ;pic18f4550.h: 7900: unsigned IRCF0 :1;
[; ;pic18f4550.h: 7901: unsigned IRCF1 :1;
[; ;pic18f4550.h: 7902: unsigned IRCF2 :1;
[; ;pic18f4550.h: 7903: };
[; ;pic18f4550.h: 7904: } OSCCONbits_t;
[; ;pic18f4550.h: 7905: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4550.h: 7964: extern volatile unsigned char T0CON @ 0xFD5;
"7966
[; ;pic18f4550.h: 7966: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4550.h: 7969: typedef union {
[; ;pic18f4550.h: 7970: struct {
[; ;pic18f4550.h: 7971: unsigned T0PS :3;
[; ;pic18f4550.h: 7972: unsigned PSA :1;
[; ;pic18f4550.h: 7973: unsigned T0SE :1;
[; ;pic18f4550.h: 7974: unsigned T0CS :1;
[; ;pic18f4550.h: 7975: unsigned T08BIT :1;
[; ;pic18f4550.h: 7976: unsigned TMR0ON :1;
[; ;pic18f4550.h: 7977: };
[; ;pic18f4550.h: 7978: struct {
[; ;pic18f4550.h: 7979: unsigned T0PS0 :1;
[; ;pic18f4550.h: 7980: unsigned T0PS1 :1;
[; ;pic18f4550.h: 7981: unsigned T0PS2 :1;
[; ;pic18f4550.h: 7982: };
[; ;pic18f4550.h: 7983: } T0CONbits_t;
[; ;pic18f4550.h: 7984: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4550.h: 8033: extern volatile unsigned short TMR0 @ 0xFD6;
"8035
[; ;pic18f4550.h: 8035: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4550.h: 8039: extern volatile unsigned char TMR0L @ 0xFD6;
"8041
[; ;pic18f4550.h: 8041: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4550.h: 8045: extern volatile unsigned char TMR0H @ 0xFD7;
"8047
[; ;pic18f4550.h: 8047: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4550.h: 8051: extern volatile unsigned char STATUS @ 0xFD8;
"8053
[; ;pic18f4550.h: 8053: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4550.h: 8056: typedef union {
[; ;pic18f4550.h: 8057: struct {
[; ;pic18f4550.h: 8058: unsigned C :1;
[; ;pic18f4550.h: 8059: unsigned DC :1;
[; ;pic18f4550.h: 8060: unsigned Z :1;
[; ;pic18f4550.h: 8061: unsigned OV :1;
[; ;pic18f4550.h: 8062: unsigned N :1;
[; ;pic18f4550.h: 8063: };
[; ;pic18f4550.h: 8064: struct {
[; ;pic18f4550.h: 8065: unsigned CARRY :1;
[; ;pic18f4550.h: 8066: unsigned :1;
[; ;pic18f4550.h: 8067: unsigned ZERO :1;
[; ;pic18f4550.h: 8068: unsigned OVERFLOW :1;
[; ;pic18f4550.h: 8069: unsigned NEGATIVE :1;
[; ;pic18f4550.h: 8070: };
[; ;pic18f4550.h: 8071: } STATUSbits_t;
[; ;pic18f4550.h: 8072: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4550.h: 8121: extern volatile unsigned short FSR2 @ 0xFD9;
"8123
[; ;pic18f4550.h: 8123: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4550.h: 8127: extern volatile unsigned char FSR2L @ 0xFD9;
"8129
[; ;pic18f4550.h: 8129: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4550.h: 8133: extern volatile unsigned char FSR2H @ 0xFDA;
"8135
[; ;pic18f4550.h: 8135: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4550.h: 8139: extern volatile unsigned char PLUSW2 @ 0xFDB;
"8141
[; ;pic18f4550.h: 8141: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4550.h: 8145: extern volatile unsigned char PREINC2 @ 0xFDC;
"8147
[; ;pic18f4550.h: 8147: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4550.h: 8151: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"8153
[; ;pic18f4550.h: 8153: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4550.h: 8157: extern volatile unsigned char POSTINC2 @ 0xFDE;
"8159
[; ;pic18f4550.h: 8159: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4550.h: 8163: extern volatile unsigned char INDF2 @ 0xFDF;
"8165
[; ;pic18f4550.h: 8165: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4550.h: 8169: extern volatile unsigned char BSR @ 0xFE0;
"8171
[; ;pic18f4550.h: 8171: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4550.h: 8175: extern volatile unsigned short FSR1 @ 0xFE1;
"8177
[; ;pic18f4550.h: 8177: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4550.h: 8181: extern volatile unsigned char FSR1L @ 0xFE1;
"8183
[; ;pic18f4550.h: 8183: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4550.h: 8187: extern volatile unsigned char FSR1H @ 0xFE2;
"8189
[; ;pic18f4550.h: 8189: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4550.h: 8193: extern volatile unsigned char PLUSW1 @ 0xFE3;
"8195
[; ;pic18f4550.h: 8195: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4550.h: 8199: extern volatile unsigned char PREINC1 @ 0xFE4;
"8201
[; ;pic18f4550.h: 8201: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4550.h: 8205: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"8207
[; ;pic18f4550.h: 8207: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4550.h: 8211: extern volatile unsigned char POSTINC1 @ 0xFE6;
"8213
[; ;pic18f4550.h: 8213: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4550.h: 8217: extern volatile unsigned char INDF1 @ 0xFE7;
"8219
[; ;pic18f4550.h: 8219: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4550.h: 8223: extern volatile unsigned char WREG @ 0xFE8;
"8225
[; ;pic18f4550.h: 8225: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4550.h: 8229: extern volatile unsigned short FSR0 @ 0xFE9;
"8231
[; ;pic18f4550.h: 8231: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4550.h: 8235: extern volatile unsigned char FSR0L @ 0xFE9;
"8237
[; ;pic18f4550.h: 8237: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4550.h: 8241: extern volatile unsigned char FSR0H @ 0xFEA;
"8243
[; ;pic18f4550.h: 8243: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4550.h: 8247: extern volatile unsigned char PLUSW0 @ 0xFEB;
"8249
[; ;pic18f4550.h: 8249: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4550.h: 8253: extern volatile unsigned char PREINC0 @ 0xFEC;
"8255
[; ;pic18f4550.h: 8255: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4550.h: 8259: extern volatile unsigned char POSTDEC0 @ 0xFED;
"8261
[; ;pic18f4550.h: 8261: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4550.h: 8265: extern volatile unsigned char POSTINC0 @ 0xFEE;
"8267
[; ;pic18f4550.h: 8267: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4550.h: 8271: extern volatile unsigned char INDF0 @ 0xFEF;
"8273
[; ;pic18f4550.h: 8273: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4550.h: 8277: extern volatile unsigned char INTCON3 @ 0xFF0;
"8279
[; ;pic18f4550.h: 8279: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4550.h: 8282: typedef union {
[; ;pic18f4550.h: 8283: struct {
[; ;pic18f4550.h: 8284: unsigned INT1IF :1;
[; ;pic18f4550.h: 8285: unsigned INT2IF :1;
[; ;pic18f4550.h: 8286: unsigned :1;
[; ;pic18f4550.h: 8287: unsigned INT1IE :1;
[; ;pic18f4550.h: 8288: unsigned INT2IE :1;
[; ;pic18f4550.h: 8289: unsigned :1;
[; ;pic18f4550.h: 8290: unsigned INT1IP :1;
[; ;pic18f4550.h: 8291: unsigned INT2IP :1;
[; ;pic18f4550.h: 8292: };
[; ;pic18f4550.h: 8293: struct {
[; ;pic18f4550.h: 8294: unsigned INT1F :1;
[; ;pic18f4550.h: 8295: unsigned INT2F :1;
[; ;pic18f4550.h: 8296: unsigned :1;
[; ;pic18f4550.h: 8297: unsigned INT1E :1;
[; ;pic18f4550.h: 8298: unsigned INT2E :1;
[; ;pic18f4550.h: 8299: unsigned :1;
[; ;pic18f4550.h: 8300: unsigned INT1P :1;
[; ;pic18f4550.h: 8301: unsigned INT2P :1;
[; ;pic18f4550.h: 8302: };
[; ;pic18f4550.h: 8303: } INTCON3bits_t;
[; ;pic18f4550.h: 8304: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4550.h: 8368: extern volatile unsigned char INTCON2 @ 0xFF1;
"8370
[; ;pic18f4550.h: 8370: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4550.h: 8373: typedef union {
[; ;pic18f4550.h: 8374: struct {
[; ;pic18f4550.h: 8375: unsigned :7;
[; ;pic18f4550.h: 8376: unsigned NOT_RBPU :1;
[; ;pic18f4550.h: 8377: };
[; ;pic18f4550.h: 8378: struct {
[; ;pic18f4550.h: 8379: unsigned RBIP :1;
[; ;pic18f4550.h: 8380: unsigned :1;
[; ;pic18f4550.h: 8381: unsigned TMR0IP :1;
[; ;pic18f4550.h: 8382: unsigned :1;
[; ;pic18f4550.h: 8383: unsigned INTEDG2 :1;
[; ;pic18f4550.h: 8384: unsigned INTEDG1 :1;
[; ;pic18f4550.h: 8385: unsigned INTEDG0 :1;
[; ;pic18f4550.h: 8386: unsigned nRBPU :1;
[; ;pic18f4550.h: 8387: };
[; ;pic18f4550.h: 8388: struct {
[; ;pic18f4550.h: 8389: unsigned :2;
[; ;pic18f4550.h: 8390: unsigned T0IP :1;
[; ;pic18f4550.h: 8391: unsigned :4;
[; ;pic18f4550.h: 8392: unsigned RBPU :1;
[; ;pic18f4550.h: 8393: };
[; ;pic18f4550.h: 8394: } INTCON2bits_t;
[; ;pic18f4550.h: 8395: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4550.h: 8444: extern volatile unsigned char INTCON @ 0xFF2;
"8446
[; ;pic18f4550.h: 8446: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4550.h: 8449: typedef union {
[; ;pic18f4550.h: 8450: struct {
[; ;pic18f4550.h: 8451: unsigned RBIF :1;
[; ;pic18f4550.h: 8452: unsigned INT0IF :1;
[; ;pic18f4550.h: 8453: unsigned TMR0IF :1;
[; ;pic18f4550.h: 8454: unsigned RBIE :1;
[; ;pic18f4550.h: 8455: unsigned INT0IE :1;
[; ;pic18f4550.h: 8456: unsigned TMR0IE :1;
[; ;pic18f4550.h: 8457: unsigned PEIE_GIEL :1;
[; ;pic18f4550.h: 8458: unsigned GIE_GIEH :1;
[; ;pic18f4550.h: 8459: };
[; ;pic18f4550.h: 8460: struct {
[; ;pic18f4550.h: 8461: unsigned :1;
[; ;pic18f4550.h: 8462: unsigned INT0F :1;
[; ;pic18f4550.h: 8463: unsigned T0IF :1;
[; ;pic18f4550.h: 8464: unsigned :1;
[; ;pic18f4550.h: 8465: unsigned INT0E :1;
[; ;pic18f4550.h: 8466: unsigned T0IE :1;
[; ;pic18f4550.h: 8467: unsigned PEIE :1;
[; ;pic18f4550.h: 8468: unsigned GIE :1;
[; ;pic18f4550.h: 8469: };
[; ;pic18f4550.h: 8470: struct {
[; ;pic18f4550.h: 8471: unsigned :6;
[; ;pic18f4550.h: 8472: unsigned GIEL :1;
[; ;pic18f4550.h: 8473: unsigned GIEH :1;
[; ;pic18f4550.h: 8474: };
[; ;pic18f4550.h: 8475: } INTCONbits_t;
[; ;pic18f4550.h: 8476: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4550.h: 8560: extern volatile unsigned short PROD @ 0xFF3;
"8562
[; ;pic18f4550.h: 8562: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4550.h: 8566: extern volatile unsigned char PRODL @ 0xFF3;
"8568
[; ;pic18f4550.h: 8568: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4550.h: 8572: extern volatile unsigned char PRODH @ 0xFF4;
"8574
[; ;pic18f4550.h: 8574: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4550.h: 8578: extern volatile unsigned char TABLAT @ 0xFF5;
"8580
[; ;pic18f4550.h: 8580: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4550.h: 8585: extern volatile unsigned short long TBLPTR @ 0xFF6;
"8588
[; ;pic18f4550.h: 8588: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4550.h: 8592: extern volatile unsigned char TBLPTRL @ 0xFF6;
"8594
[; ;pic18f4550.h: 8594: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4550.h: 8598: extern volatile unsigned char TBLPTRH @ 0xFF7;
"8600
[; ;pic18f4550.h: 8600: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4550.h: 8604: extern volatile unsigned char TBLPTRU @ 0xFF8;
"8606
[; ;pic18f4550.h: 8606: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4550.h: 8611: extern volatile unsigned short long PCLAT @ 0xFF9;
"8614
[; ;pic18f4550.h: 8614: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4550.h: 8618: extern volatile unsigned short long PC @ 0xFF9;
"8621
[; ;pic18f4550.h: 8621: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4550.h: 8625: extern volatile unsigned char PCL @ 0xFF9;
"8627
[; ;pic18f4550.h: 8627: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4550.h: 8631: extern volatile unsigned char PCLATH @ 0xFFA;
"8633
[; ;pic18f4550.h: 8633: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4550.h: 8637: extern volatile unsigned char PCLATU @ 0xFFB;
"8639
[; ;pic18f4550.h: 8639: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4550.h: 8643: extern volatile unsigned char STKPTR @ 0xFFC;
"8645
[; ;pic18f4550.h: 8645: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4550.h: 8648: typedef union {
[; ;pic18f4550.h: 8649: struct {
[; ;pic18f4550.h: 8650: unsigned STKPTR :5;
[; ;pic18f4550.h: 8651: unsigned :1;
[; ;pic18f4550.h: 8652: unsigned STKUNF :1;
[; ;pic18f4550.h: 8653: unsigned STKFUL :1;
[; ;pic18f4550.h: 8654: };
[; ;pic18f4550.h: 8655: struct {
[; ;pic18f4550.h: 8656: unsigned STKPTR0 :1;
[; ;pic18f4550.h: 8657: unsigned STKPTR1 :1;
[; ;pic18f4550.h: 8658: unsigned STKPTR2 :1;
[; ;pic18f4550.h: 8659: unsigned STKPTR3 :1;
[; ;pic18f4550.h: 8660: unsigned STKPTR4 :1;
[; ;pic18f4550.h: 8661: };
[; ;pic18f4550.h: 8662: struct {
[; ;pic18f4550.h: 8663: unsigned :7;
[; ;pic18f4550.h: 8664: unsigned STKOVF :1;
[; ;pic18f4550.h: 8665: };
[; ;pic18f4550.h: 8666: } STKPTRbits_t;
[; ;pic18f4550.h: 8667: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4550.h: 8717: extern volatile unsigned short long TOS @ 0xFFD;
"8720
[; ;pic18f4550.h: 8720: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4550.h: 8724: extern volatile unsigned char TOSL @ 0xFFD;
"8726
[; ;pic18f4550.h: 8726: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4550.h: 8730: extern volatile unsigned char TOSH @ 0xFFE;
"8732
[; ;pic18f4550.h: 8732: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4550.h: 8736: extern volatile unsigned char TOSU @ 0xFFF;
"8738
[; ;pic18f4550.h: 8738: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4550.h: 8748: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4550.h: 8750: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4550.h: 8752: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4550.h: 8754: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4550.h: 8756: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4550.h: 8758: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4550.h: 8760: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4550.h: 8762: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4550.h: 8764: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f4550.h: 8766: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f4550.h: 8768: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4550.h: 8770: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4550.h: 8772: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4550.h: 8774: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 8776: extern volatile __bit __attribute__((__deprecated__)) ADDR0 @ (((unsigned) &SPPEPS)*8) + 0;
[; ;pic18f4550.h: 8778: extern volatile __bit __attribute__((__deprecated__)) ADDR1 @ (((unsigned) &SPPEPS)*8) + 1;
[; ;pic18f4550.h: 8780: extern volatile __bit __attribute__((__deprecated__)) ADDR2 @ (((unsigned) &SPPEPS)*8) + 2;
[; ;pic18f4550.h: 8782: extern volatile __bit __attribute__((__deprecated__)) ADDR3 @ (((unsigned) &SPPEPS)*8) + 3;
[; ;pic18f4550.h: 8784: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f4550.h: 8786: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f4550.h: 8788: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f4550.h: 8790: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 8792: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4550.h: 8794: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4550.h: 8796: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4550.h: 8798: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4550.h: 8800: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4550.h: 8802: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 8804: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 8806: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 8808: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 8810: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 8812: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4550.h: 8814: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4550.h: 8816: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4550.h: 8818: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4550.h: 8820: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 8822: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 8824: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4550.h: 8826: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 8828: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 8830: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f4550.h: 8832: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f4550.h: 8834: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f4550.h: 8836: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f4550.h: 8838: extern volatile __bit BUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 8840: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4550.h: 8842: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4550.h: 8844: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4550.h: 8846: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4550.h: 8848: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4550.h: 8850: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 8852: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 8854: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4550.h: 8856: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4550.h: 8858: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4550.h: 8860: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4550.h: 8862: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4550.h: 8864: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4550.h: 8866: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4550.h: 8868: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 8870: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 8872: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4550.h: 8874: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4550.h: 8876: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4550.h: 8878: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4550.h: 8880: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4550.h: 8882: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4550.h: 8884: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4550.h: 8886: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 8888: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 8890: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 8892: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4550.h: 8894: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4550.h: 8896: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4550.h: 8898: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4550.h: 8900: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 8902: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4550.h: 8904: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 8906: extern volatile __bit CK1SPP @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 8908: extern volatile __bit CK2SPP @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 8910: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4550.h: 8912: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4550.h: 8914: extern volatile __bit CLK1EN @ (((unsigned) &SPPCFG)*8) + 4;
[; ;pic18f4550.h: 8916: extern volatile __bit CLKCFG0 @ (((unsigned) &SPPCFG)*8) + 6;
[; ;pic18f4550.h: 8918: extern volatile __bit CLKCFG1 @ (((unsigned) &SPPCFG)*8) + 7;
[; ;pic18f4550.h: 8920: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 8922: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 8924: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 8926: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 8928: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 8930: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 8932: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4550.h: 8934: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4550.h: 8936: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4550.h: 8938: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f4550.h: 8940: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f4550.h: 8942: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f4550.h: 8944: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f4550.h: 8946: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4550.h: 8948: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 8950: extern volatile __bit CSEN @ (((unsigned) &SPPCFG)*8) + 5;
[; ;pic18f4550.h: 8952: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 8954: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 8956: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4550.h: 8958: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4550.h: 8960: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4550.h: 8962: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4550.h: 8964: extern volatile __bit CVREF @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 8966: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4550.h: 8968: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 8970: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 8972: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4550.h: 8974: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 8976: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 8978: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 8980: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4550.h: 8982: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4550.h: 8984: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4550.h: 8986: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4550.h: 8988: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4550.h: 8990: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f4550.h: 8992: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f4550.h: 8994: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f4550.h: 8996: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 8998: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9000: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9002: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9004: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9006: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4550.h: 9008: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4550.h: 9010: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4550.h: 9012: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4550.h: 9014: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4550.h: 9016: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9018: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4550.h: 9020: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4550.h: 9022: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4550.h: 9024: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4550.h: 9026: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f4550.h: 9028: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f4550.h: 9030: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f4550.h: 9032: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f4550.h: 9034: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9036: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9038: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9040: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9042: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9044: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9046: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9048: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9050: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9052: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9054: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9056: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9058: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9060: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9062: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9064: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9066: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9068: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9070: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9072: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9074: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9076: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9078: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9080: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9082: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9084: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9086: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9088: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9090: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9092: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9094: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9096: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9098: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9100: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9102: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9104: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9106: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9108: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9110: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9112: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9114: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9116: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9118: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f4550.h: 9120: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f4550.h: 9122: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f4550.h: 9124: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f4550.h: 9126: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f4550.h: 9128: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f4550.h: 9130: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9132: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9134: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9136: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9138: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9140: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9142: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f4550.h: 9144: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f4550.h: 9146: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9148: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9150: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f4550.h: 9152: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f4550.h: 9154: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f4550.h: 9156: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f4550.h: 9158: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f4550.h: 9160: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f4550.h: 9162: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9164: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9166: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9168: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9170: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9172: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9174: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f4550.h: 9176: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f4550.h: 9178: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9180: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9182: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f4550.h: 9184: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f4550.h: 9186: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f4550.h: 9188: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f4550.h: 9190: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f4550.h: 9192: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f4550.h: 9194: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9196: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9198: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9200: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9202: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9204: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9206: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f4550.h: 9208: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f4550.h: 9210: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9212: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9214: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f4550.h: 9216: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f4550.h: 9218: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f4550.h: 9220: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f4550.h: 9222: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f4550.h: 9224: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f4550.h: 9226: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9228: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9230: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9232: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9234: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9236: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9238: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f4550.h: 9240: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f4550.h: 9242: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9244: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9246: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f4550.h: 9248: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f4550.h: 9250: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f4550.h: 9252: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f4550.h: 9254: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f4550.h: 9256: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f4550.h: 9258: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9260: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9262: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9264: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9266: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9268: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9270: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f4550.h: 9272: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f4550.h: 9274: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4550.h: 9276: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9278: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4550.h: 9280: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f4550.h: 9282: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f4550.h: 9284: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f4550.h: 9286: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f4550.h: 9288: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f4550.h: 9290: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f4550.h: 9292: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f4550.h: 9294: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f4550.h: 9296: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f4550.h: 9298: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f4550.h: 9300: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f4550.h: 9302: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f4550.h: 9304: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4550.h: 9306: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9308: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9310: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9312: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9314: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9316: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9318: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9320: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9322: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9324: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9326: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9328: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9330: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9332: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9334: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9336: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9338: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9340: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9342: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9344: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9346: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 9348: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 9350: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f4550.h: 9352: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f4550.h: 9354: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4550.h: 9356: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9358: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9360: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9362: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9364: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9366: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9368: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9370: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9372: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9374: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9376: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9378: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9380: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9382: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9384: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9386: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9388: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9390: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9392: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9394: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4550.h: 9396: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4550.h: 9398: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4550.h: 9400: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4550.h: 9402: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9404: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9406: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4550.h: 9408: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4550.h: 9410: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4550.h: 9412: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9414: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9416: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9418: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9420: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9422: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9424: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9426: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9428: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9430: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9432: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9434: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9436: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9438: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9440: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9442: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9444: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9446: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9448: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9450: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9452: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9454: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9456: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9458: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9460: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9462: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9464: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9466: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9468: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9470: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9472: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9474: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9476: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9478: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9480: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9482: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9484: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9486: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9488: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9490: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9492: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9494: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9496: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9498: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9500: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9502: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9504: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9506: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9508: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9510: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9512: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9514: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9516: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9518: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9520: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9522: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9524: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9526: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9528: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9530: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9532: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9534: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9536: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9538: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9540: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9542: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9544: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9546: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9548: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9550: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9552: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9554: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9556: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9558: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9560: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9562: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9564: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9566: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4550.h: 9568: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9570: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9572: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 9574: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9576: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9578: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 9580: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 9582: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 9584: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 9586: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 9588: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 9590: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 9592: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9594: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9596: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4550.h: 9598: extern volatile __bit OESPP @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9600: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 9602: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4550.h: 9604: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4550.h: 9606: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4550.h: 9608: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4550.h: 9610: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 9612: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 9614: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9616: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4550.h: 9618: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4550.h: 9620: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9622: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9624: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9626: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9628: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9630: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9632: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4550.h: 9634: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4550.h: 9636: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4550.h: 9638: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 9640: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 9642: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9644: extern volatile __bit PDC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f4550.h: 9646: extern volatile __bit PDC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f4550.h: 9648: extern volatile __bit PDC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f4550.h: 9650: extern volatile __bit PDC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f4550.h: 9652: extern volatile __bit PDC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f4550.h: 9654: extern volatile __bit PDC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f4550.h: 9656: extern volatile __bit PDC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f4550.h: 9658: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9660: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9662: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4550.h: 9664: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 9666: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 9668: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 9670: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f4550.h: 9672: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f4550.h: 9674: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f4550.h: 9676: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 9678: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 9680: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 9682: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f4550.h: 9684: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f4550.h: 9686: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f4550.h: 9688: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4550.h: 9690: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 9692: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 9694: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 9696: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4550.h: 9698: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4550.h: 9700: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4550.h: 9702: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4550.h: 9704: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 9706: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 9708: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 9710: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 9712: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 9714: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9716: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 9718: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9720: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9722: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9724: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 9726: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4550.h: 9728: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 9730: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 9732: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 9734: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4550.h: 9736: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4550.h: 9738: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4550.h: 9740: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 9742: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 9744: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9746: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 9748: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 9750: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 9752: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9754: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4550.h: 9756: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4550.h: 9758: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 9760: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9762: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9764: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9766: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 9768: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4550.h: 9770: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 9772: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 9774: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 9776: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 9778: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 9780: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4550.h: 9782: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 9784: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 9786: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 9788: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 9790: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 9792: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 9794: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 9796: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 9798: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 9800: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9802: extern volatile __bit RDPU @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9804: extern volatile __bit RDSPP @ (((unsigned) &SPPEPS)*8) + 7;
[; ;pic18f4550.h: 9806: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9808: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9810: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9812: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9814: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9816: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9818: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f4550.h: 9820: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 9822: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4550.h: 9824: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9826: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9828: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9830: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 9832: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 9834: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 9836: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9838: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9840: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9842: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4550.h: 9844: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 9846: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4550.h: 9848: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4550.h: 9850: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f4550.h: 9852: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4550.h: 9854: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 9856: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 9858: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4550.h: 9860: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f4550.h: 9862: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f4550.h: 9864: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 9866: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 9868: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4550.h: 9870: extern volatile __bit SPP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 9872: extern volatile __bit SPP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 9874: extern volatile __bit SPP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 9876: extern volatile __bit SPP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 9878: extern volatile __bit SPP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 9880: extern volatile __bit SPP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 9882: extern volatile __bit SPP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 9884: extern volatile __bit SPP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 9886: extern volatile __bit SPPBUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 9888: extern volatile __bit SPPEN @ (((unsigned) &SPPCON)*8) + 0;
[; ;pic18f4550.h: 9890: extern volatile __bit SPPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 9892: extern volatile __bit SPPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 9894: extern volatile __bit SPPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 9896: extern volatile __bit SPPOWN @ (((unsigned) &SPPCON)*8) + 1;
[; ;pic18f4550.h: 9898: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 9900: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 9902: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 9904: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4550.h: 9906: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4550.h: 9908: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4550.h: 9910: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4550.h: 9912: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4550.h: 9914: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4550.h: 9916: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4550.h: 9918: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4550.h: 9920: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4550.h: 9922: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f4550.h: 9924: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f4550.h: 9926: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 9928: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 9930: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 9932: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4550.h: 9934: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4550.h: 9936: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4550.h: 9938: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4550.h: 9940: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4550.h: 9942: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4550.h: 9944: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 9946: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f4550.h: 9948: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 9950: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 9952: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 9954: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 9956: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4550.h: 9958: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 9960: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4550.h: 9962: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 9964: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 9966: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 9968: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4550.h: 9970: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4550.h: 9972: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4550.h: 9974: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4550.h: 9976: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 9978: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4550.h: 9980: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4550.h: 9982: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 9984: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9986: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 9988: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4550.h: 9990: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4550.h: 9992: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 9994: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4550.h: 9996: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4550.h: 9998: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10000: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10002: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10004: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10006: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10008: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4550.h: 10010: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4550.h: 10012: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4550.h: 10014: extern volatile __bit T3NSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10016: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 10018: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10020: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10022: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10024: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10026: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4550.h: 10028: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4550.h: 10030: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4550.h: 10032: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4550.h: 10034: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4550.h: 10036: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4550.h: 10038: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4550.h: 10040: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4550.h: 10042: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4550.h: 10044: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4550.h: 10046: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4550.h: 10048: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4550.h: 10050: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4550.h: 10052: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4550.h: 10054: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4550.h: 10056: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10058: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10060: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10062: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10064: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10066: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4550.h: 10068: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4550.h: 10070: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4550.h: 10072: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4550.h: 10074: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4550.h: 10076: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4550.h: 10078: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4550.h: 10080: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4550.h: 10082: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4550.h: 10084: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4550.h: 10086: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4550.h: 10088: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4550.h: 10090: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4550.h: 10092: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4550.h: 10094: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4550.h: 10096: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4550.h: 10098: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4550.h: 10100: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4550.h: 10102: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4550.h: 10104: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4550.h: 10106: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4550.h: 10108: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4550.h: 10110: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4550.h: 10112: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4550.h: 10114: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4550.h: 10116: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4550.h: 10118: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4550.h: 10120: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4550.h: 10122: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4550.h: 10124: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4550.h: 10126: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4550.h: 10128: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10130: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10132: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f4550.h: 10134: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f4550.h: 10136: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4550.h: 10138: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4550.h: 10140: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4550.h: 10142: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4550.h: 10144: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4550.h: 10146: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 10148: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10150: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10152: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10154: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10156: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10158: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10160: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10162: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10164: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 10166: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10168: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10170: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10172: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10174: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10176: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10178: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4550.h: 10180: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f4550.h: 10182: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f4550.h: 10184: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 10186: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f4550.h: 10188: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 10190: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 10192: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f4550.h: 10194: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f4550.h: 10196: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f4550.h: 10198: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f4550.h: 10200: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f4550.h: 10202: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f4550.h: 10204: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f4550.h: 10206: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f4550.h: 10208: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f4550.h: 10210: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10212: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10214: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10216: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10218: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4550.h: 10220: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 10222: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 10224: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10226: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4550.h: 10228: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4550.h: 10230: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4550.h: 10232: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4550.h: 10234: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4550.h: 10236: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4550.h: 10238: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10240: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4550.h: 10242: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4550.h: 10244: extern volatile __bit WRSPP @ (((unsigned) &SPPEPS)*8) + 6;
[; ;pic18f4550.h: 10246: extern volatile __bit WS0 @ (((unsigned) &SPPCFG)*8) + 0;
[; ;pic18f4550.h: 10248: extern volatile __bit WS1 @ (((unsigned) &SPPCFG)*8) + 1;
[; ;pic18f4550.h: 10250: extern volatile __bit WS2 @ (((unsigned) &SPPCFG)*8) + 2;
[; ;pic18f4550.h: 10252: extern volatile __bit WS3 @ (((unsigned) &SPPCFG)*8) + 3;
[; ;pic18f4550.h: 10254: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10256: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4550.h: 10258: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10260: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10262: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 10264: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 10266: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 10268: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10270: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10272: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10274: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10276: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10278: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10280: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10282: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10284: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
[; ;hardware.h: 34: void init_hardware(void);
[; ;hardware.h: 35: void write_timer_zero(unsigned int timer0);
[; ;hardware.h: 36: void open_timer0(unsigned char config);
[; ;hardware.h: 37: void ms_delay(unsigned int val);
[; ;hardware.h: 38: void config_timer_dois(void);
[; ;hardware.h: 39: void timer_dois(void);
[; ;hardware.h: 44: typedef unsigned char uint8_t;
[; ;hardware.h: 45: typedef unsigned int uint16_t;
[; ;SDCard.h: 103: void SDCard(void);
[; ;SDCard.h: 104: BYTE response(void);
[; ;SDCard.h: 105: void proceed(void);
[; ;SDCard.h: 106: void dummy_clocks(unsigned char n);
[; ;SDCard.h: 107: void command(unsigned char CMD, unsigned long int arg, unsigned char CRC);
[; ;SDCard.h: 111: void sdc_reset(void);
[; ;SDCard.h: 112: DRESULT sdc_disk_read(BYTE *buff,DWORD sector, BYTE count);
[; ;SDCard.h: 113: DRESULT sdc_disk_write(const BYTE *p_buff, DWORD sector, BYTE count);
[; ;SDCard.h: 114: DSTATUS sdc_disk_initialize(void);
[; ;SDCard.h: 115: DSTATUS sdc_disk_ini_old(void);
[; ;SDCard.h: 116: DSTATUS sdc_disk_status(BYTE pdrv);
[; ;display_lcd.h: 199: extern void init_lcd(void);
[; ;display_lcd.h: 208: extern void escreve_cmd_lcd(unsigned char comando);
[; ;display_lcd.h: 220: extern void endereco_cursor_lcd(unsigned char endereco);
[; ;display_lcd.h: 236: extern void posicao_cursor_lcd(unsigned char linha, unsigned char coluna);
[; ;display_lcd.h: 247: extern void escreve_caractere_lcd(char data);
[; ;display_lcd.h: 261: extern void escreve_inteiro_lcd(int valor);
[; ;display_lcd.h: 276: extern void escreve_float_lcd(float valor, char formatacao);
[; ;display_lcd.h: 290: extern void escreve_frase_ram_lcd(char *buffer);
[; ;display_lcd.h: 304: extern void escreve_frase_lcd(const char *buffer);
[; ;display_lcd.h: 322: extern void cria_caractere_lcd(unsigned char endereco, const char *buffer);
[; ;display_lcd.h: 332: void converte_inteiro_matriz(unsigned int val, char* str );
[; ;SPI.h: 49: void inicializa_SPI(unsigned char sync_mode, unsigned char bus_mode, unsigned char smp_phase);
[; ;SPI.h: 51: unsigned char ReadSPI_(void);
[; ;SPI.h: 53: char WriteSPI_(unsigned char dado);
[; ;ctype.h: 4: extern __bit isalpha(char);
[; ;ctype.h: 5: extern __bit isupper(char);
[; ;ctype.h: 6: extern __bit islower(char);
[; ;ctype.h: 7: extern __bit isdigit(char);
[; ;ctype.h: 8: extern __bit isxdigit(char);
[; ;ctype.h: 9: extern __bit isspace(char);
[; ;ctype.h: 10: extern __bit ispunct(char);
[; ;ctype.h: 11: extern __bit isalnum(char);
[; ;ctype.h: 12: extern __bit isprint(char);
[; ;ctype.h: 13: extern __bit isgraph(char);
[; ;ctype.h: 14: extern __bit iscntrl(char);
[; ;ctype.h: 17: extern char toupper(char);
[; ;ctype.h: 18: extern char tolower(char);
[; ;diskio.c: 20: typedef enum _SD_DataError
[; ;diskio.c: 21: {
[; ;diskio.c: 22: SD_DATA_TOKEN_OK = 0x00,
[; ;diskio.c: 23: SD_DATA_TOKEN_ERROR = 0x01,
[; ;diskio.c: 24: SD_DATA_TOKEN_CC_ERROR = 0x02,
[; ;diskio.c: 25: SD_DATA_TOKEN_ECC_FAILURE = 0x04,
[; ;diskio.c: 26: SD_DATA_TOKEN_OUT_OF_RANGE= 0x08,
[; ;diskio.c: 27: SD_DATA_TOKEN_CARD_LOCKED = 0x10,
[; ;diskio.c: 28: } SD_DataError;
[; ;diskio.c: 32: typedef enum _SD_CMD
[; ;diskio.c: 33: {
[; ;diskio.c: 34: SD_CMD_GO_IDLE_STATE = 0,
[; ;diskio.c: 35: SD_CMD_SEND_OP_COND = 1,
[; ;diskio.c: 36: SD_CMD_SEND_IF_COND = 8,
[; ;diskio.c: 37: SD_CMD_SEND_APP = 55,
[; ;diskio.c: 38: SD_CMD_ACTIVATE_INIT = 41,
[; ;diskio.c: 39: SD_CMD_READ_OCR = 58,
[; ;diskio.c: 40: SD_CMD_SEND_CSD = 9,
[; ;diskio.c: 41: SD_CMD_SEND_CID = 10,
[; ;diskio.c: 42: SD_CMD_SEND_SCR = 51,
[; ;diskio.c: 43: SD_CMD_STATUS = 13,
[; ;diskio.c: 44: SD_CMD_STOP_TRANSMISSION = 12,
[; ;diskio.c: 45: SD_CMD_SET_BLOCKLEN = 16,
[; ;diskio.c: 46: SD_CMD_READ_SINGLE_BLOCK = 17,
[; ;diskio.c: 47: SD_CMD_READ_MULT_BLOCK = 18,
[; ;diskio.c: 48: SD_CMD_SET_BLOCK_COUNT = 23,
[; ;diskio.c: 49: SD_CMD_WRITE_SINGLE_BLOCK = 24,
[; ;diskio.c: 50: SD_CMD_WRITE_MULT_BLOCK = 25,
[; ;diskio.c: 51: SD_CMD_ERASE_BLOCK_START = 32,
[; ;diskio.c: 52: SD_CMD_ERASE_BLOCK_END = 33,
[; ;diskio.c: 53: SD_CMD_ERASE = 38
[; ;diskio.c: 54: } SD_CMD;
"67 bibliotecas/diskio.c
[v _data_buff `*uc ~T0 @X0 1 e ]
[; ;diskio.c: 67: BYTE *data_buff;
"72
[v _disk_status `(uc ~T0 @X0 1 ef1`uc ]
"75
{
[; ;diskio.c: 72: DSTATUS disk_status (
[; ;diskio.c: 73: BYTE pdrv
[; ;diskio.c: 74: )
[; ;diskio.c: 75: {
[e :U _disk_status ]
"73
[v _pdrv `uc ~T0 @X0 1 r1 ]
"75
[f ]
"76
[v _stat `uc ~T0 @X0 1 a ]
"77
[v _result `i ~T0 @X0 1 a ]
[; ;diskio.c: 76: DSTATUS stat;
[; ;diskio.c: 77: int result;
[; ;diskio.c: 79: switch (pdrv) {
"79
[e $U 369  ]
{
[; ;diskio.c: 80: case 1 :
"80
[e :U 370 ]
[; ;diskio.c: 81: stat = sdc_disk_status(pdrv);
"81
[e = _stat ( _sdc_disk_status (1 _pdrv ]
[; ;diskio.c: 85: return stat;
"85
[e ) _stat ]
[e $UE 367  ]
[; ;diskio.c: 87: case 0 :
"87
[e :U 371 ]
[; ;diskio.c: 88: result = sdc_disk_status(pdrv);
"88
[e = _result -> ( _sdc_disk_status (1 _pdrv `i ]
[; ;diskio.c: 92: return stat;
"92
[e ) _stat ]
[e $UE 367  ]
[; ;diskio.c: 94: case 2 :
"94
[e :U 372 ]
[; ;diskio.c: 99: return stat;
"99
[e ) _stat ]
[e $UE 367  ]
"100
}
[; ;diskio.c: 100: }
[e $U 368  ]
"79
[e :U 369 ]
[e [\ _pdrv , $ -> -> 1 `i `uc 370
 , $ -> -> 0 `i `uc 371
 , $ -> -> 2 `i `uc 372
 368 ]
"100
[e :U 368 ]
[; ;diskio.c: 101: return 0x01;
"101
[e ) -> -> 1 `i `uc ]
[e $UE 367  ]
[; ;diskio.c: 102: }
"102
[e :UE 367 ]
}
"110
[v _disk_initialize `(uc ~T0 @X0 1 ef1`uc ]
"113
{
[; ;diskio.c: 110: DSTATUS disk_initialize (
[; ;diskio.c: 111: BYTE pdrv
[; ;diskio.c: 112: )
[; ;diskio.c: 113: {
[e :U _disk_initialize ]
"111
[v _pdrv `uc ~T0 @X0 1 r1 ]
"113
[f ]
"114
[v _stat `uc ~T0 @X0 1 a ]
"115
[v _result `i ~T0 @X0 1 a ]
[; ;diskio.c: 114: DSTATUS stat;
[; ;diskio.c: 115: int result;
[; ;diskio.c: 117: switch (pdrv) {
"117
[e $U 375  ]
{
[; ;diskio.c: 118: case 1 :
"118
[e :U 376 ]
[; ;diskio.c: 119: stat = sdc_disk_initialize();
"119
[e = _stat ( _sdc_disk_initialize ..  ]
[; ;diskio.c: 123: return stat;
"123
[e ) _stat ]
[e $UE 373  ]
[; ;diskio.c: 125: case 0 :
"125
[e :U 377 ]
[; ;diskio.c: 126: stat = sdc_disk_initialize();
"126
[e = _stat ( _sdc_disk_initialize ..  ]
[; ;diskio.c: 130: return stat;
"130
[e ) _stat ]
[e $UE 373  ]
[; ;diskio.c: 132: case 2 :
"132
[e :U 378 ]
[; ;diskio.c: 137: return stat;
"137
[e ) _stat ]
[e $UE 373  ]
"138
}
[; ;diskio.c: 138: }
[e $U 374  ]
"117
[e :U 375 ]
[e [\ _pdrv , $ -> -> 1 `i `uc 376
 , $ -> -> 0 `i `uc 377
 , $ -> -> 2 `i `uc 378
 374 ]
"138
[e :U 374 ]
[; ;diskio.c: 139: return 0x01;
"139
[e ) -> -> 1 `i `uc ]
[e $UE 373  ]
[; ;diskio.c: 140: }
"140
[e :UE 373 ]
}
"148
[v _disk_read `(E25 ~T0 @X0 1 ef4`uc`*uc`ul`uc ]
"154
{
[; ;diskio.c: 148: DRESULT disk_read (
[; ;diskio.c: 149: BYTE pdrv,
[; ;diskio.c: 150: BYTE *buff,
[; ;diskio.c: 151: DWORD sector,
[; ;diskio.c: 152: BYTE count
[; ;diskio.c: 153: )
[; ;diskio.c: 154: {
[e :U _disk_read ]
"149
[v _pdrv `uc ~T0 @X0 1 r1 ]
"150
[v _buff `*uc ~T0 @X0 1 r2 ]
"151
[v _sector `ul ~T0 @X0 1 r3 ]
"152
[v _count `uc ~T0 @X0 1 r4 ]
"154
[f ]
"155
[v _res `E25 ~T0 @X0 1 a ]
"156
[v _result `i ~T0 @X0 1 a ]
[; ;diskio.c: 155: DRESULT res;
[; ;diskio.c: 156: int result;
[; ;diskio.c: 158: switch (pdrv) {
"158
[e $U 381  ]
{
[; ;diskio.c: 159: case 1 :
"159
[e :U 382 ]
[; ;diskio.c: 161: result = sdc_disk_read(buff, sector, count);
"161
[e = _result -> ( _sdc_disk_read (3 , , _buff _sector _count `i ]
[; ;diskio.c: 162: res = result;
"162
[e = _res -> _result `E25 ]
[; ;diskio.c: 164: return res;
"164
[e ) _res ]
[e $UE 379  ]
[; ;diskio.c: 166: case 0 :
"166
[e :U 383 ]
[; ;diskio.c: 168: result = sdc_disk_read(buff, sector, count);
"168
[e = _result -> ( _sdc_disk_read (3 , , _buff _sector _count `i ]
[; ;diskio.c: 169: res = result;
"169
[e = _res -> _result `E25 ]
[; ;diskio.c: 171: buff = data_buff;
"171
[e = _buff _data_buff ]
[; ;diskio.c: 172: return res;
"172
[e ) _res ]
[e $UE 379  ]
[; ;diskio.c: 174: case 2 :
"174
[e :U 384 ]
[; ;diskio.c: 181: return res;
"181
[e ) _res ]
[e $UE 379  ]
"182
}
[; ;diskio.c: 182: }
[e $U 380  ]
"158
[e :U 381 ]
[e [\ _pdrv , $ -> -> 1 `i `uc 382
 , $ -> -> 0 `i `uc 383
 , $ -> -> 2 `i `uc 384
 380 ]
"182
[e :U 380 ]
[; ;diskio.c: 188: return RES_PARERR;
"188
[e ) . `E25 4 ]
[e $UE 379  ]
[; ;diskio.c: 189: }
"189
[e :UE 379 ]
}
"197
[v _disk_write `(E25 ~T0 @X0 1 ef4`uc`*Cuc`ul`uc ]
"203
{
[; ;diskio.c: 197: DRESULT disk_write (
[; ;diskio.c: 198: BYTE pdrv,
[; ;diskio.c: 199: const BYTE *buff,
[; ;diskio.c: 200: DWORD sector,
[; ;diskio.c: 201: BYTE count
[; ;diskio.c: 202: )
[; ;diskio.c: 203: {
[e :U _disk_write ]
"198
[v _pdrv `uc ~T0 @X0 1 r1 ]
"199
[v _buff `*Cuc ~T0 @X0 1 r2 ]
"200
[v _sector `ul ~T0 @X0 1 r3 ]
"201
[v _count `uc ~T0 @X0 1 r4 ]
"203
[f ]
"204
[v _res `E25 ~T0 @X0 1 a ]
"205
[v _result `i ~T0 @X0 1 a ]
[; ;diskio.c: 204: DRESULT res;
[; ;diskio.c: 205: int result;
[; ;diskio.c: 207: switch (pdrv) {
"207
[e $U 387  ]
{
[; ;diskio.c: 208: case 1 :
"208
[e :U 388 ]
[; ;diskio.c: 210: result = sdc_disk_write(buff, sector, count);
"210
[e = _result -> ( _sdc_disk_write (3 , , _buff _sector _count `i ]
[; ;diskio.c: 212: res = result;
"212
[e = _res -> _result `E25 ]
[; ;diskio.c: 215: return res;
"215
[e ) _res ]
[e $UE 385  ]
[; ;diskio.c: 217: case 0 :
"217
[e :U 389 ]
[; ;diskio.c: 219: result = sdc_disk_write(buff, sector, count);
"219
[e = _result -> ( _sdc_disk_write (3 , , _buff _sector _count `i ]
[; ;diskio.c: 222: return res;
"222
[e ) _res ]
[e $UE 385  ]
[; ;diskio.c: 224: case 2 :
"224
[e :U 390 ]
[; ;diskio.c: 231: return res;
"231
[e ) _res ]
[e $UE 385  ]
"232
}
[; ;diskio.c: 232: }
[e $U 386  ]
"207
[e :U 387 ]
[e [\ _pdrv , $ -> -> 1 `i `uc 388
 , $ -> -> 0 `i `uc 389
 , $ -> -> 2 `i `uc 390
 386 ]
"232
[e :U 386 ]
[; ;diskio.c: 234: return RES_PARERR;
"234
[e ) . `E25 4 ]
[e $UE 385  ]
[; ;diskio.c: 235: }
"235
[e :UE 385 ]
}
"243
[v _disk_ioctl `(E25 ~T0 @X0 1 ef3`uc`uc`*v ]
"248
{
[; ;diskio.c: 243: DRESULT disk_ioctl (
[; ;diskio.c: 244: BYTE pdrv,
[; ;diskio.c: 245: BYTE cmd,
[; ;diskio.c: 246: void *buff
[; ;diskio.c: 247: )
[; ;diskio.c: 248: {
[e :U _disk_ioctl ]
"244
[v _pdrv `uc ~T0 @X0 1 r1 ]
"245
[v _cmd `uc ~T0 @X0 1 r2 ]
"246
[v _buff `*v ~T0 @X0 1 r3 ]
"248
[f ]
"249
[v _res `E25 ~T0 @X0 1 a ]
"250
[v _result `i ~T0 @X0 1 a ]
[; ;diskio.c: 249: DRESULT res;
[; ;diskio.c: 250: int result;
[; ;diskio.c: 252: switch (pdrv) {
"252
[e $U 393  ]
{
[; ;diskio.c: 253: case 1 :
"253
[e :U 394 ]
[; ;diskio.c: 257: return res;
"257
[e ) _res ]
[e $UE 391  ]
[; ;diskio.c: 259: case 0 :
"259
[e :U 395 ]
[; ;diskio.c: 263: return res;
"263
[e ) _res ]
[e $UE 391  ]
[; ;diskio.c: 265: case 2 :
"265
[e :U 396 ]
[; ;diskio.c: 269: return res;
"269
[e ) _res ]
[e $UE 391  ]
"270
}
[; ;diskio.c: 270: }
[e $U 392  ]
"252
[e :U 393 ]
[e [\ _pdrv , $ -> -> 1 `i `uc 394
 , $ -> -> 0 `i `uc 395
 , $ -> -> 2 `i `uc 396
 392 ]
"270
[e :U 392 ]
[; ;diskio.c: 272: return RES_PARERR;
"272
[e ) . `E25 4 ]
[e $UE 391  ]
[; ;diskio.c: 273: }
"273
[e :UE 391 ]
}
"282
[v _disk_reset `(v ~T0 @X0 1 ef ]
"283
{
[; ;diskio.c: 282: void disk_reset(void)
[; ;diskio.c: 283: {
[e :U _disk_reset ]
[f ]
[; ;diskio.c: 285: }
"285
[e :UE 397 ]
}
"295
[v _sdc_disk_initialize `(uc ~T0 @X0 1 ef ]
"296
{
[; ;diskio.c: 295: DSTATUS sdc_disk_initialize(void)
[; ;diskio.c: 296: {
[e :U _sdc_disk_initialize ]
[f ]
"298
[v _i `i ~T0 @X0 1 a ]
[; ;diskio.c: 298: int i = 0, count = 0, count_nosd = 0;
[e = _i -> 0 `i ]
[v _count `i ~T0 @X0 1 a ]
[e = _count -> 0 `i ]
[v _count_nosd `i ~T0 @X0 1 a ]
[e = _count_nosd -> 0 `i ]
"299
[v _buff `uc ~T0 @X0 1 a ]
[v _teste `uc ~T0 @X0 -> 10 `i a ]
"300
[v _stat `uc ~T0 @X0 1 a ]
"301
[v _receive `ui ~T0 @X0 1 a ]
[; ;diskio.c: 299: unsigned char buff, teste[10];
[; ;diskio.c: 300: DSTATUS stat;
[; ;diskio.c: 301: unsigned int receive;
[; ;diskio.c: 304: _delay((unsigned long)((10)*(48000000/4000.0)));
"304
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 307: buff = 0;
"307
[e = _buff -> -> 0 `i `uc ]
[; ;diskio.c: 308: LATCbits.LATC7 = 1;
"308
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 309: LATBbits.LATB4 = 0;
"309
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 311: WriteSPI_("0xFF");
"311
[e ( _WriteSPI_ (1 -> :s 1C `uc ]
[; ;diskio.c: 312: command(0x40, 0X00000000, 0X95);
"312
[e ( _command (3 , , -> -> 64 `i `uc -> -> -> 0 `i `l `ul -> -> 149 `i `uc ]
[; ;diskio.c: 313: dummy_clocks(8);
"313
[e ( _dummy_clocks (1 -> -> 8 `i `uc ]
[; ;diskio.c: 315: LATBbits.LATB4 = 1;
"315
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 316: do{
"316
[e :U 401 ]
{
[; ;diskio.c: 317: buff = response();
"317
[e = _buff ( _response ..  ]
[; ;diskio.c: 318: count++;
"318
[e ++ _count -> 1 `i ]
[; ;diskio.c: 319: if(buff != 0x01)
"319
[e $ ! != -> _buff `i -> 1 `i 402  ]
[; ;diskio.c: 320: {
"320
{
[; ;diskio.c: 321: posicao_cursor_lcd(1,0);
"321
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 322: escreve_frase_ram_lcd("Sem Cartao");
"322
[e ( _escreve_frase_ram_lcd (1 -> :s 2C `*uc ]
[; ;diskio.c: 323: posicao_cursor_lcd(1, 11);
"323
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 11 `i `uc ]
[; ;diskio.c: 324: escreve_inteiro_lcd(buff);
"324
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
[; ;diskio.c: 325: posicao_cursor_lcd(2,0);
"325
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 326: escreve_frase_ram_lcd("Ins. Cartao");
"326
[e ( _escreve_frase_ram_lcd (1 -> :s 3C `*uc ]
[; ;diskio.c: 327: posicao_cursor_lcd(2, 11);
"327
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 11 `i `uc ]
[; ;diskio.c: 328: escreve_inteiro_lcd(count);
"328
[e ( _escreve_inteiro_lcd (1 _count ]
[; ;diskio.c: 329: count++;
"329
[e ++ _count -> 1 `i ]
"330
}
[; ;diskio.c: 330: }
[e $U 403  ]
"331
[e :U 402 ]
[; ;diskio.c: 331: else
[; ;diskio.c: 332: {
"332
{
[; ;diskio.c: 333: posicao_cursor_lcd(1,0);
"333
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 334: escreve_frase_ram_lcd("                ");
"334
[e ( _escreve_frase_ram_lcd (1 -> :s 4C `*uc ]
[; ;diskio.c: 335: posicao_cursor_lcd(2,0);
"335
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 336: escreve_frase_ram_lcd("                ");
"336
[e ( _escreve_frase_ram_lcd (1 -> :s 5C `*uc ]
"337
}
[e :U 403 ]
"338
}
[; ;diskio.c: 337: }
[; ;diskio.c: 338: }while((buff!=0X01) && count<100);
[e $ && != -> _buff `i -> 1 `i < _count -> 100 `i 401  ]
[e :U 400 ]
[; ;diskio.c: 339: count = 0;
"339
[e = _count -> 0 `i ]
[; ;diskio.c: 342: buff = 0xFF;
"342
[e = _buff -> -> 255 `i `uc ]
[; ;diskio.c: 343: LATBbits.LATB4 = 0;
"343
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 344: LATCbits.LATC7 = 1;
"344
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 345: dummy_clocks(10);
"345
[e ( _dummy_clocks (1 -> -> 10 `i `uc ]
[; ;diskio.c: 346: command(0x48, 0x000001AA, 0x87);
"346
[e ( _command (3 , , -> -> 72 `i `uc -> -> -> 426 `i `l `ul -> -> 135 `i `uc ]
[; ;diskio.c: 347: proceed();
"347
[e ( _proceed ..  ]
[; ;diskio.c: 348: LATBbits.LATB4 = 1;
"348
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 349: do{
"349
[e :U 406 ]
{
[; ;diskio.c: 350: buff = response();
"350
[e = _buff ( _response ..  ]
[; ;diskio.c: 351: posicao_cursor_lcd(1,0);
"351
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 352: escreve_inteiro_lcd(buff);
"352
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
"353
}
[; ;diskio.c: 353: }while((buff!=0X01));
[e $ != -> _buff `i -> 1 `i 406  ]
[e :U 405 ]
[; ;diskio.c: 354: _delay((unsigned long)((10)*(48000000/4000.0)));
"354
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 358: buff = 0xFF;
"358
[e = _buff -> -> 255 `i `uc ]
[; ;diskio.c: 359: LATBbits.LATB4 = 0;
"359
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 360: LATCbits.LATC7 = 1;
"360
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 361: dummy_clocks(10);
"361
[e ( _dummy_clocks (1 -> -> 10 `i `uc ]
[; ;diskio.c: 362: command(0x77, 0x00000000, 0x65);
"362
[e ( _command (3 , , -> -> 119 `i `uc -> -> -> 0 `i `l `ul -> -> 101 `i `uc ]
[; ;diskio.c: 363: proceed();
"363
[e ( _proceed ..  ]
[; ;diskio.c: 364: LATBbits.LATB4 = 1;
"364
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 366: _delay((unsigned long)((10)*(48000000/4000.0)));
"366
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 368: buff = 0xFF;
"368
[e = _buff -> -> 255 `i `uc ]
[; ;diskio.c: 369: count = 0;
"369
[e = _count -> 0 `i ]
[; ;diskio.c: 373: LATBbits.LATB4 = 0;
"373
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 374: LATCbits.LATC7 = 1;
"374
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 375: dummy_clocks(10);
"375
[e ( _dummy_clocks (1 -> -> 10 `i `uc ]
[; ;diskio.c: 376: command(0X69, 0x00000000, 0x00);
"376
[e ( _command (3 , , -> -> 105 `i `uc -> -> -> 0 `i `l `ul -> -> 0 `i `uc ]
[; ;diskio.c: 377: proceed();
"377
[e ( _proceed ..  ]
[; ;diskio.c: 378: LATBbits.LATB4 = 1;
"378
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 380: _delay((unsigned long)((10)*(48000000/4000.0)));
"380
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 381: LATBbits.LATB4 = 0;
"381
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 382: LATCbits.LATC7 = 1;
"382
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 383: dummy_clocks(10);
"383
[e ( _dummy_clocks (1 -> -> 10 `i `uc ]
[; ;diskio.c: 384: command(0x41, 0x00000000, 0x00);
"384
[e ( _command (3 , , -> -> 65 `i `uc -> -> -> 0 `i `l `ul -> -> 0 `i `uc ]
[; ;diskio.c: 385: proceed();
"385
[e ( _proceed ..  ]
[; ;diskio.c: 386: LATBbits.LATB4 = 1;
"386
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 388: do
"388
[e :U 409 ]
[; ;diskio.c: 389: {
"389
{
[; ;diskio.c: 390: buff = response();
"390
[e = _buff ( _response ..  ]
[; ;diskio.c: 391: count++;
"391
[e ++ _count -> 1 `i ]
[; ;diskio.c: 393: if(buff != 0x00)
"393
[e $ ! != -> _buff `i -> 0 `i 410  ]
[; ;diskio.c: 394: {
"394
{
[; ;diskio.c: 395: posicao_cursor_lcd(2,0);
"395
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 396: escreve_frase_ram_lcd("Erro Idle St    ");
"396
[e ( _escreve_frase_ram_lcd (1 -> :s 6C `*uc ]
[; ;diskio.c: 397: escreve_inteiro_lcd(buff);
"397
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
[; ;diskio.c: 398: posicao_cursor_lcd(2,13);
"398
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 13 `i `uc ]
[; ;diskio.c: 399: escreve_inteiro_lcd(count);
"399
[e ( _escreve_inteiro_lcd (1 _count ]
"400
}
[e :U 410 ]
"402
}
[; ;diskio.c: 400: }
[; ;diskio.c: 402: }while(buff != 0x00);
[e $ != -> _buff `i -> 0 `i 409  ]
[e :U 408 ]
[; ;diskio.c: 404: _delay((unsigned long)((10)*(48000000/4000.0)));
"404
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 409: _delay((unsigned long)((10)*(48000000/4000.0)));
"409
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 411: LATBbits.LATB4 = 0;
"411
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 412: LATCbits.LATC7 = 1;
"412
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 413: dummy_clocks(10);
"413
[e ( _dummy_clocks (1 -> -> 10 `i `uc ]
[; ;diskio.c: 414: command(0x50, 0x00000200, 0xFF);
"414
[e ( _command (3 , , -> -> 80 `i `uc -> -> -> 512 `i `l `ul -> -> 255 `i `uc ]
[; ;diskio.c: 415: proceed();
"415
[e ( _proceed ..  ]
[; ;diskio.c: 416: LATBbits.LATB4 = 1;
"416
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 418: count = 0;
"418
[e = _count -> 0 `i ]
[; ;diskio.c: 419: do
"419
[e :U 413 ]
[; ;diskio.c: 420: {
"420
{
[; ;diskio.c: 421: buff = response();
"421
[e = _buff ( _response ..  ]
[; ;diskio.c: 422: count++;
"422
[e ++ _count -> 1 `i ]
[; ;diskio.c: 423: if(buff != 0x00)
"423
[e $ ! != -> _buff `i -> 0 `i 414  ]
[; ;diskio.c: 424: {
"424
{
[; ;diskio.c: 425: posicao_cursor_lcd(2,0);
"425
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 426: escreve_frase_ram_lcd("Set. 512b       ");
"426
[e ( _escreve_frase_ram_lcd (1 -> :s 7C `*uc ]
[; ;diskio.c: 427: posicao_cursor_lcd(2,0);
"427
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 428: escreve_inteiro_lcd(buff);
"428
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
[; ;diskio.c: 429: posicao_cursor_lcd(2,10);
"429
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 10 `i `uc ]
[; ;diskio.c: 430: escreve_inteiro_lcd(count);
"430
[e ( _escreve_inteiro_lcd (1 _count ]
"431
}
[e :U 414 ]
"432
}
[; ;diskio.c: 431: }
[; ;diskio.c: 432: }while(buff != 0x00);
[e $ != -> _buff `i -> 0 `i 413  ]
[e :U 412 ]
[; ;diskio.c: 433: posicao_cursor_lcd(2,10);
"433
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 10 `i `uc ]
[; ;diskio.c: 434: escreve_inteiro_lcd(stat);
"434
[e ( _escreve_inteiro_lcd (1 -> _stat `i ]
[; ;diskio.c: 436: return stat;
"436
[e ) _stat ]
[e $UE 398  ]
[; ;diskio.c: 440: }
"440
[e :UE 398 ]
}
"449
[v _sdc_disk_read `(E25 ~T0 @X0 1 ef3`*uc`ul`uc ]
"454
{
[; ;diskio.c: 449: DRESULT sdc_disk_read(
[; ;diskio.c: 450: BYTE *p_buff,
[; ;diskio.c: 451: DWORD sector,
[; ;diskio.c: 452: BYTE count
[; ;diskio.c: 453: )
[; ;diskio.c: 454: {
[e :U _sdc_disk_read ]
"450
[v _p_buff `*uc ~T0 @X0 1 r1 ]
"451
[v _sector `ul ~T0 @X0 1 r2 ]
"452
[v _count `uc ~T0 @X0 1 r3 ]
"454
[f ]
"456
[v _res `E25 ~T0 @X0 1 a ]
"457
[v _ptr `uc ~T0 @X0 1 a ]
[; ;diskio.c: 456: DRESULT res;
[; ;diskio.c: 457: unsigned char ptr=0X00, buff;
[e = _ptr -> -> 0 `i `uc ]
[v _buff `uc ~T0 @X0 1 a ]
"458
[v _start_add `ul ~T0 @X0 1 a ]
"460
[v _length `i ~T0 @X0 1 a ]
[v _i `i ~T0 @X0 1 a ]
[v _count1 `i ~T0 @X0 1 a ]
[v _offset `i ~T0 @X0 1 a ]
[; ;diskio.c: 458: unsigned long int start_add;
[; ;diskio.c: 460: int length,i, count1, offset = 0;
[e = _offset -> 0 `i ]
[; ;diskio.c: 472: if(offset == 0)
"472
[e $ ! == _offset -> 0 `i 416  ]
[; ;diskio.c: 473: {
"473
{
[; ;diskio.c: 474: start_add = ((sector*512));
"474
[e = _start_add * _sector -> -> -> 512 `i `l `ul ]
[; ;diskio.c: 475: _delay((unsigned long)((1)*(48000000/4000.0)));
"475
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 476: LATBbits.LATB4 = 0;
"476
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 477: LATCbits.LATC7 = 1;
"477
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 479: dummy_clocks(10);
"479
[e ( _dummy_clocks (1 -> -> 10 `i `uc ]
[; ;diskio.c: 480: command(0x52,start_add,0X00);
"480
[e ( _command (3 , , -> -> 82 `i `uc _start_add -> -> 0 `i `uc ]
[; ;diskio.c: 482: LATBbits.LATB4 = 1;
"482
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 485: proceed();
"485
[e ( _proceed ..  ]
[; ;diskio.c: 486: do
"486
[e :U 419 ]
[; ;diskio.c: 487: {
"487
{
[; ;diskio.c: 488: buff = response();
"488
[e = _buff ( _response ..  ]
[; ;diskio.c: 489: if(buff != 0x00)
"489
[e $ ! != -> _buff `i -> 0 `i 420  ]
[; ;diskio.c: 490: {
"490
{
[; ;diskio.c: 491: posicao_cursor_lcd(1,0);
"491
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 492: escreve_frase_ram_lcd("buffer leit.   ");
"492
[e ( _escreve_frase_ram_lcd (1 -> :s 8C `*uc ]
[; ;diskio.c: 493: posicao_cursor_lcd(1,13);
"493
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 13 `i `uc ]
[; ;diskio.c: 494: escreve_inteiro_lcd(buff);
"494
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
"495
}
[e :U 420 ]
"497
}
[; ;diskio.c: 495: }
[; ;diskio.c: 497: }while(buff!=0X00);
[e $ != -> _buff `i -> 0 `i 419  ]
[e :U 418 ]
[; ;diskio.c: 499: proceed();
"499
[e ( _proceed ..  ]
[; ;diskio.c: 500: do
"500
[e :U 423 ]
[; ;diskio.c: 501: {
"501
{
[; ;diskio.c: 502: buff = response();
"502
[e = _buff ( _response ..  ]
[; ;diskio.c: 503: posicao_cursor_lcd(2,13);
"503
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 13 `i `uc ]
[; ;diskio.c: 504: escreve_inteiro_lcd(buff);
"504
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
[; ;diskio.c: 505: if(buff != 0xFE)
"505
[e $ ! != -> _buff `i -> 254 `i 424  ]
[; ;diskio.c: 506: {
"506
{
[; ;diskio.c: 507: posicao_cursor_lcd(2,0);
"507
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 508: escreve_frase_ram_lcd("Aguard 0XFE     ");
"508
[e ( _escreve_frase_ram_lcd (1 -> :s 9C `*uc ]
[; ;diskio.c: 509: posicao_cursor_lcd(2,13);
"509
[e ( _posicao_cursor_lcd (2 , -> -> 2 `i `uc -> -> 13 `i `uc ]
[; ;diskio.c: 510: escreve_inteiro_lcd(buff);
"510
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
"511
}
[e :U 424 ]
"513
}
[; ;diskio.c: 511: }
[; ;diskio.c: 513: }while(buff!=0xFE);
[e $ != -> _buff `i -> 254 `i 423  ]
[e :U 422 ]
[; ;diskio.c: 514: length = 0;
"514
[e = _length -> 0 `i ]
[; ;diskio.c: 515: _delay((unsigned long)((1)*(48000000/4000.0)));
"515
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 516: while (length < 512)
"516
[e $U 425  ]
[e :U 426 ]
[; ;diskio.c: 517: {
"517
{
[; ;diskio.c: 518: p_buff[length] = response();
"518
[e = *U + _p_buff * -> _length `x -> -> # *U _p_buff `i `x ( _response ..  ]
[; ;diskio.c: 519: posicao_cursor_lcd(1,0);
"519
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 520: escreve_frase_ram_lcd(p_buff[length]);
"520
[e ( _escreve_frase_ram_lcd (1 -> *U + _p_buff * -> _length `x -> -> # *U _p_buff `i `x `*uc ]
[; ;diskio.c: 521: length++;
"521
[e ++ _length -> 1 `i ]
"522
}
[e :U 425 ]
"516
[e $ < _length -> 512 `i 426  ]
[e :U 427 ]
[; ;diskio.c: 522: }
[; ;diskio.c: 523: LATBbits.LATB4 = 0;
"523
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 524: length = 0;
"524
[e = _length -> 0 `i ]
[; ;diskio.c: 525: dummy_clocks(10);
"525
[e ( _dummy_clocks (1 -> -> 10 `i `uc ]
[; ;diskio.c: 526: command(0X4C,0X00000000,0X00);
"526
[e ( _command (3 , , -> -> 76 `i `uc -> -> -> 0 `i `l `ul -> -> 0 `i `uc ]
[; ;diskio.c: 527: LATBbits.LATB4 = 1;
"527
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 529: proceed();
"529
[e ( _proceed ..  ]
[; ;diskio.c: 530: do{
"530
[e :U 430 ]
{
[; ;diskio.c: 531: buff = response();
"531
[e = _buff ( _response ..  ]
[; ;diskio.c: 532: posicao_cursor_lcd(1,0);
"532
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 533: escreve_frase_ram_lcd("aguard 0xFF       ");
"533
[e ( _escreve_frase_ram_lcd (1 -> :s 10C `*uc ]
[; ;diskio.c: 534: posicao_cursor_lcd(1,13);
"534
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 13 `i `uc ]
[; ;diskio.c: 535: escreve_inteiro_lcd(buff);
"535
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
"538
}
[; ;diskio.c: 538: }while(buff!=0xFF);
[e $ != -> _buff `i -> 255 `i 430  ]
[e :U 429 ]
[; ;diskio.c: 540: _delay((unsigned long)((500)*(48000000/4000.0)));
"540
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 541: length = 0;
"541
[e = _length -> 0 `i ]
[; ;diskio.c: 542: while(p_buff[length]!='\0')
"542
[e $U 431  ]
[e :U 432 ]
[; ;diskio.c: 543: {
"543
{
[; ;diskio.c: 545: posicao_cursor_lcd(1,0);
"545
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 546: escreve_frase_ram_lcd("\0 ->         ");
"546
[e ( _escreve_frase_ram_lcd (1 -> :s 11C `*uc ]
[; ;diskio.c: 547: posicao_cursor_lcd(1,14);
"547
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 14 `i `uc ]
[; ;diskio.c: 548: escreve_inteiro_lcd(p_buff[length]);
"548
[e ( _escreve_inteiro_lcd (1 -> *U + _p_buff * -> _length `x -> -> # *U _p_buff `i `x `i ]
[; ;diskio.c: 549: length++;
"549
[e ++ _length -> 1 `i ]
"550
}
[e :U 431 ]
"542
[e $ != -> *U + _p_buff * -> _length `x -> -> # *U _p_buff `i `x `ui -> 0 `ui 432  ]
[e :U 433 ]
[; ;diskio.c: 550: }
[; ;diskio.c: 551: *p_buff = length;
"551
[e = *U _p_buff -> _length `uc ]
[; ;diskio.c: 554: return RES_OK;
"554
[e ) . `E25 0 ]
[e $UE 415  ]
"555
}
[; ;diskio.c: 555: }
[e $U 434  ]
"556
[e :U 416 ]
[; ;diskio.c: 556: else
[; ;diskio.c: 557: {
"557
{
[; ;diskio.c: 558: start_add = (sector*512);
"558
[e = _start_add * _sector -> -> -> 512 `i `l `ul ]
[; ;diskio.c: 560: length = 0;
"560
[e = _length -> 0 `i ]
[; ;diskio.c: 561: while(length<512)
"561
[e $U 435  ]
[e :U 436 ]
[; ;diskio.c: 562: {
"562
{
[; ;diskio.c: 563: p_buff[length] = 0;
"563
[e = *U + _p_buff * -> _length `x -> -> # *U _p_buff `i `x -> -> 0 `i `uc ]
[; ;diskio.c: 564: length++;
"564
[e ++ _length -> 1 `i ]
"565
}
[e :U 435 ]
"561
[e $ < _length -> 512 `i 436  ]
[e :U 437 ]
[; ;diskio.c: 565: }
[; ;diskio.c: 566: _delay((unsigned long)((1000)*(48000000/4000.0)));
"566
[e ( __delay (1 -> * -> -> 1000 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 567: dummy_clocks(10);
"567
[e ( _dummy_clocks (1 -> -> 10 `i `uc ]
[; ;diskio.c: 569: command(0X51,start_add,0X00);
"569
[e ( _command (3 , , -> -> 81 `i `uc _start_add -> -> 0 `i `uc ]
[; ;diskio.c: 570: proceed();
"570
[e ( _proceed ..  ]
[; ;diskio.c: 571: do{
"571
[e :U 440 ]
{
[; ;diskio.c: 572: buff = response();
"572
[e = _buff ( _response ..  ]
[; ;diskio.c: 573: posicao_cursor_lcd(1,0);
"573
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 574: escreve_frase_ram_lcd("aguard 0x00    ");
"574
[e ( _escreve_frase_ram_lcd (1 -> :s 12C `*uc ]
[; ;diskio.c: 575: posicao_cursor_lcd(1,13);
"575
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 13 `i `uc ]
[; ;diskio.c: 576: escreve_inteiro_lcd(buff);
"576
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
"577
}
[; ;diskio.c: 577: }while(buff!=0x00);
[e $ != -> _buff `i -> 0 `i 440  ]
[e :U 439 ]
[; ;diskio.c: 578: do{
"578
[e :U 443 ]
{
[; ;diskio.c: 579: buff = response();
"579
[e = _buff ( _response ..  ]
[; ;diskio.c: 580: posicao_cursor_lcd(1,0);
"580
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 581: escreve_frase_ram_lcd("aguard 0xFE    ");
"581
[e ( _escreve_frase_ram_lcd (1 -> :s 13C `*uc ]
[; ;diskio.c: 582: posicao_cursor_lcd(1,13);
"582
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 13 `i `uc ]
[; ;diskio.c: 583: escreve_inteiro_lcd(buff);
"583
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
"584
}
[; ;diskio.c: 584: }while(buff!=0xFE);
[e $ != -> _buff `i -> 254 `i 443  ]
[e :U 442 ]
[; ;diskio.c: 586: length = 0;
"586
[e = _length -> 0 `i ]
[; ;diskio.c: 587: while ( length < 512 )
"587
[e $U 444  ]
[e :U 445 ]
[; ;diskio.c: 588: {
"588
{
[; ;diskio.c: 589: while(offset--)
"589
[e $U 447  ]
[e :U 448 ]
[; ;diskio.c: 590: {
"590
{
[; ;diskio.c: 591: p_buff[length] = response();
"591
[e = *U + _p_buff * -> _length `x -> -> # *U _p_buff `i `x ( _response ..  ]
[; ;diskio.c: 592: length++;
"592
[e ++ _length -> 1 `i ]
"593
}
[e :U 447 ]
"589
[e $ != -- _offset -> 1 `i -> 0 `i 448  ]
[e :U 449 ]
[; ;diskio.c: 593: }
[; ;diskio.c: 594: while(count--)
"594
[e $U 450  ]
[e :U 451 ]
[; ;diskio.c: 595: {
"595
{
[; ;diskio.c: 596: *p_buff = response();
"596
[e = *U _p_buff ( _response ..  ]
[; ;diskio.c: 597: p_buff[length] = *p_buff;
"597
[e = *U + _p_buff * -> _length `x -> -> # *U _p_buff `i `x *U _p_buff ]
[; ;diskio.c: 598: p_buff++;
"598
[e ++ _p_buff * -> -> 1 `i `x -> -> # *U _p_buff `i `x ]
[; ;diskio.c: 599: length++;
"599
[e ++ _length -> 1 `i ]
"600
}
[e :U 450 ]
"594
[e $ != -> -- _count -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 451  ]
[e :U 452 ]
[; ;diskio.c: 600: }
[; ;diskio.c: 601: while(length<512)
"601
[e $U 453  ]
[e :U 454 ]
[; ;diskio.c: 602: {
"602
{
[; ;diskio.c: 603: p_buff[length] = response();
"603
[e = *U + _p_buff * -> _length `x -> -> # *U _p_buff `i `x ( _response ..  ]
[; ;diskio.c: 604: length++;
"604
[e ++ _length -> 1 `i ]
"605
}
[e :U 453 ]
"601
[e $ < _length -> 512 `i 454  ]
[e :U 455 ]
"606
}
[e :U 444 ]
"587
[e $ < _length -> 512 `i 445  ]
[e :U 446 ]
[; ;diskio.c: 605: }
[; ;diskio.c: 606: }
[; ;diskio.c: 607: _delay((unsigned long)((1000)*(48000000/4000.0)));
"607
[e ( __delay (1 -> * -> -> 1000 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 610: command(0X4C,0X00000000,0X00);
"610
[e ( _command (3 , , -> -> 76 `i `uc -> -> -> 0 `i `l `ul -> -> 0 `i `uc ]
[; ;diskio.c: 611: proceed();
"611
[e ( _proceed ..  ]
[; ;diskio.c: 612: do{
"612
[e :U 458 ]
{
[; ;diskio.c: 613: buff = response();
"613
[e = _buff ( _response ..  ]
[; ;diskio.c: 614: posicao_cursor_lcd(1,0);
"614
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 615: escreve_frase_ram_lcd("aguard 0xFF       ");
"615
[e ( _escreve_frase_ram_lcd (1 -> :s 14C `*uc ]
[; ;diskio.c: 616: posicao_cursor_lcd(1,13);
"616
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 13 `i `uc ]
[; ;diskio.c: 617: escreve_inteiro_lcd(buff);
"617
[e ( _escreve_inteiro_lcd (1 -> _buff `i ]
"618
}
[; ;diskio.c: 618: }while(buff!=0xFF);
[e $ != -> _buff `i -> 255 `i 458  ]
[e :U 457 ]
[; ;diskio.c: 620: length = 0;
"620
[e = _length -> 0 `i ]
[; ;diskio.c: 625: _delay((unsigned long)((2000)*(48000000/4000.0)));
"625
[e ( __delay (1 -> * -> -> 2000 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 626: return RES_OK;
"626
[e ) . `E25 0 ]
[e $UE 415  ]
"627
}
[e :U 434 ]
[; ;diskio.c: 627: }
[; ;diskio.c: 628: _delay((unsigned long)((2000)*(48000000/4000.0)));
"628
[e ( __delay (1 -> * -> -> 2000 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 632: }
"632
[e :UE 415 ]
}
"640
[v _sdc_disk_write `(E25 ~T0 @X0 1 ef3`*Cuc`ul`uc ]
"641
{
[; ;diskio.c: 640: DRESULT sdc_disk_write(const BYTE *p_buff, DWORD sector, BYTE count)
[; ;diskio.c: 641: {
[e :U _sdc_disk_write ]
"640
[v _p_buff `*Cuc ~T0 @X0 1 r1 ]
[v _sector `ul ~T0 @X0 1 r2 ]
[v _count `uc ~T0 @X0 1 r3 ]
"641
[f ]
"642
[v _res `E25 ~T0 @X0 1 a ]
"643
[v _buff `uc ~T0 @X0 1 a ]
"644
[v _i `i ~T0 @X0 1 a ]
[; ;diskio.c: 642: DRESULT res;
[; ;diskio.c: 643: unsigned char buff;
[; ;diskio.c: 644: int i=0,j, count1 = 0;
[e = _i -> 0 `i ]
[v _j `i ~T0 @X0 1 a ]
[v _count1 `i ~T0 @X0 1 a ]
[e = _count1 -> 0 `i ]
[; ;diskio.c: 646: LATCbits.LATC7 = 1;
"646
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 647: LATBbits.LATB4 = 0;
"647
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 648: dummy_clocks(10);
"648
[e ( _dummy_clocks (1 -> -> 10 `i `uc ]
[; ;diskio.c: 649: if(count < 512)
"649
[e $ ! < -> _count `i -> 512 `i 460  ]
[; ;diskio.c: 650: {
"650
{
[; ;diskio.c: 651: command(0X58, 0X00000000, 0X00);
"651
[e ( _command (3 , , -> -> 88 `i `uc -> -> -> 0 `i `l `ul -> -> 0 `i `uc ]
[; ;diskio.c: 652: LATBbits.LATB4 = 1;
"652
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 653: do
"653
[e :U 463 ]
[; ;diskio.c: 654: {
"654
{
[; ;diskio.c: 655: buff = response();
"655
[e = _buff ( _response ..  ]
"657
}
[; ;diskio.c: 657: }
[; ;diskio.c: 658: while(buff != 0x00);
"658
[e $ != -> _buff `i -> 0 `i 463  ]
[e :U 462 ]
[; ;diskio.c: 660: _delay((unsigned long)((1)*(48000000/4000.0)));
"660
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 661: LATCbits.LATC7 = 1;
"661
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 662: LATBbits.LATB4 = 0;
"662
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 663: WriteSPI_(0XFE);
"663
[e ( _WriteSPI_ (1 -> -> 254 `i `uc ]
[; ;diskio.c: 664: LATBbits.LATB4 = 1;
"664
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 667: _delay((unsigned long)((1)*(48000000/4000.0)));
"667
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 669: LATCbits.LATC7 = 1;
"669
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 670: LATBbits.LATB4 = 0;
"670
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 671: WriteSPI_(*p_buff);
"671
[e ( _WriteSPI_ (1 *U _p_buff ]
[; ;diskio.c: 672: p_buff++;
"672
[e ++ _p_buff * -> -> 1 `i `x -> -> # *U _p_buff `i `x ]
[; ;diskio.c: 673: LATBbits.LATB4 = 1;
"673
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
"674
}
[; ;diskio.c: 674: }
[e $U 464  ]
"675
[e :U 460 ]
[; ;diskio.c: 675: else
[; ;diskio.c: 676: {
"676
{
[; ;diskio.c: 677: command(0X59, 0X00000000, 0X00);
"677
[e ( _command (3 , , -> -> 89 `i `uc -> -> -> 0 `i `l `ul -> -> 0 `i `uc ]
[; ;diskio.c: 678: LATBbits.LATB4 = 1;
"678
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 680: do
"680
[e :U 467 ]
[; ;diskio.c: 681: {
"681
{
[; ;diskio.c: 682: buff = response();
"682
[e = _buff ( _response ..  ]
"684
}
[; ;diskio.c: 684: }
[; ;diskio.c: 685: while(buff != 0x00);
"685
[e $ != -> _buff `i -> 0 `i 467  ]
[e :U 466 ]
[; ;diskio.c: 689: for(char i = 0; i < count / 512; i++)
"689
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $U 471  ]
"690
[e :U 468 ]
[; ;diskio.c: 690: {
{
[; ;diskio.c: 692: LATCbits.LATC7 = 1;
"692
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 693: LATBbits.LATB4 = 0;
"693
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 694: dummy_clocks(2);
"694
[e ( _dummy_clocks (1 -> -> 2 `i `uc ]
[; ;diskio.c: 695: WriteSPI_(0XFC);
"695
[e ( _WriteSPI_ (1 -> -> 252 `i `uc ]
[; ;diskio.c: 696: LATBbits.LATB4 = 1;
"696
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 698: LATCbits.LATC7 = 1;
"698
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 699: LATBbits.LATB4 = 0;
"699
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 700: WriteSPI_(*p_buff);
"700
[e ( _WriteSPI_ (1 *U _p_buff ]
[; ;diskio.c: 701: p_buff++;
"701
[e ++ _p_buff * -> -> 1 `i `x -> -> # *U _p_buff `i `x ]
[; ;diskio.c: 702: LATBbits.LATB4 = 1;
"702
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 704: LATCbits.LATC7 = 1;
"704
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 705: LATBbits.LATB4 = 0;
"705
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 706: WriteSPI_(0XFD);
"706
[e ( _WriteSPI_ (1 -> -> 253 `i `uc ]
[; ;diskio.c: 707: LATBbits.LATB4 = 1;
"707
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
"709
}
"689
[e ++ _i -> -> 1 `i `uc ]
[e :U 471 ]
[e $ < -> _i `i / -> _count `i -> 512 `i 468  ]
[e :U 469 ]
"709
}
"711
}
[e :U 464 ]
[; ;diskio.c: 709: }
[; ;diskio.c: 711: }
[; ;diskio.c: 713: _delay((unsigned long)((1)*(48000000/4000.0)));
"713
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 714: LATBbits.LATB4 = 0;
"714
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;diskio.c: 715: LATCbits.LATC7 = 1;
"715
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;diskio.c: 716: dummy_clocks(2);
"716
[e ( _dummy_clocks (1 -> -> 2 `i `uc ]
[; ;diskio.c: 717: command(0X4D,0X00000000,0XFF);
"717
[e ( _command (3 , , -> -> 77 `i `uc -> -> -> 0 `i `l `ul -> -> 255 `i `uc ]
[; ;diskio.c: 718: LATBbits.LATB4 = 1;
"718
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;diskio.c: 721: do{
"721
[e :U 474 ]
{
[; ;diskio.c: 722: buff = response();
"722
[e = _buff ( _response ..  ]
"728
}
[; ;diskio.c: 728: }while(buff!=0X00 );
[e $ != -> _buff `i -> 0 `i 474  ]
[e :U 473 ]
[; ;diskio.c: 730: posicao_cursor_lcd(1,0);
"730
[e ( _posicao_cursor_lcd (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;diskio.c: 731: escreve_frase_ram_lcd(res);
"731
[e ( _escreve_frase_ram_lcd (1 -> _res `*uc ]
[; ;diskio.c: 732: _delay((unsigned long)((2000)*(48000000/4000.0)));
"732
[e ( __delay (1 -> * -> -> 2000 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;diskio.c: 736: return res;
"736
[e ) _res ]
[e $UE 459  ]
[; ;diskio.c: 738: }
"738
[e :UE 459 ]
}
"747
[v _sdc_disk_status `(uc ~T0 @X0 1 ef1`uc ]
"748
{
[; ;diskio.c: 747: DSTATUS sdc_disk_status(BYTE pdrv)
[; ;diskio.c: 748: {
[e :U _sdc_disk_status ]
"747
[v _pdrv `uc ~T0 @X0 1 r1 ]
"748
[f ]
"749
[v _stat `uc ~T0 @X0 1 a ]
[; ;diskio.c: 749: DSTATUS stat = 0;
[e = _stat -> -> 0 `i `uc ]
"750
[v _buff `uc ~T0 @X0 1 a ]
[v _cont `uc ~T0 @X0 1 a ]
[; ;diskio.c: 750: unsigned char buff, cont;
[; ;diskio.c: 752: if (pdrv != 0) return 0x01;
"752
[e $ ! != -> _pdrv `i -> 0 `i 476  ]
[e ) -> -> 1 `i `uc ]
[e $UE 475  ]
[e :U 476 ]
[; ;diskio.c: 754: return FR_OK;
"754
[e ) -> . `E98 0 `uc ]
[e $UE 475  ]
[; ;diskio.c: 756: }
"756
[e :UE 475 ]
}
[a 2C 83 101 109 32 67 97 114 116 97 111 0 ]
[a 3C 73 110 115 46 32 67 97 114 116 97 111 0 ]
[a 1C 48 120 70 70 0 ]
[a 8C 98 117 102 102 101 114 32 108 101 105 116 46 32 32 32 0 ]
[a 6C 69 114 114 111 32 73 100 108 101 32 83 116 32 32 32 32 0 ]
[a 13C 97 103 117 97 114 100 32 48 120 70 69 32 32 32 32 0 ]
[a 12C 97 103 117 97 114 100 32 48 120 48 48 32 32 32 32 0 ]
[a 9C 65 103 117 97 114 100 32 48 88 70 69 32 32 32 32 32 0 ]
[a 7C 83 101 116 46 32 53 49 50 98 32 32 32 32 32 32 32 0 ]
[a 10C 97 103 117 97 114 100 32 48 120 70 70 32 32 32 32 32 32 32 0 ]
[a 14C 97 103 117 97 114 100 32 48 120 70 70 32 32 32 32 32 32 32 0 ]
[a 11C 0 32 45 62 32 32 32 32 32 32 32 32 32 0 ]
[a 4C 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
[a 5C 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
