================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 4,119        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 1,315        | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   833        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   873        | user inline pragmas are applied                                                        |
|               | (4) simplification          |   863        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |   815        | user array partition pragmas are applied                                               |
|               | (2) simplification          |   815        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   815        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   815        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   873        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   873        | loop and instruction simplification                                                    |
|               | (2) parallelization         |   843        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   815        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   815        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   863        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   891        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+--------------------------------------+----------------------------------+-----------------+---------------+--------------+-------------+---------------+
| Function                             | Location                         | Compile/Link    | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------------------------------+----------------------------------+-----------------+---------------+--------------+-------------+---------------+
| + fmm_reduce_kernel                  | fmm_hls_greedy_potential.cpp:279 | 4,119           | 863           | 873          | 815         | 891           |
|    load_matrix_from_dram_safe        | fmm_hls_greedy_potential.cpp:42  |  142            |  49           |  47          |  45         |               |
|  + greedy_potential_reduce_with...   | fmm_hls_greedy_potential.cpp:241 | 3,886           | 745           | 757          | 703         |               |
|   + num_additions                    | fmm_hls_greedy_potential.cpp:99  |  154 (2 calls)  |               |              |             |               |
|      column_weight                   | fmm_hls_greedy_potential.cpp:88  |  106 (2 calls)  |               |              |             |               |
|   + find_best_move                   | fmm_hls_greedy_potential.cpp:219 | 3,237           |               |              |             |               |
|      compute_pp_nn                   | fmm_hls_greedy_potential.cpp:111 |  241            |               |              |             |               |
|    + compute_greedy_potential_sco... | fmm_hls_greedy_potential.cpp:203 | 2,930 (2 calls) |               |              |             |               |
|       compute_pp_nn                  | fmm_hls_greedy_potential.cpp:111 |  482 (2 calls)  |               |              |             |               |
|       reduction_move                 | fmm_hls_greedy_potential.cpp:127 |  780 (2 calls)  |               |              |             |               |
|     + total_potential                | fmm_hls_greedy_potential.cpp:187 |  594 (2 calls)  |               |              |             |               |
|        compute_pp_nn                 | fmm_hls_greedy_potential.cpp:111 |  482 (2 calls)  |               |              |             |               |
|       reduction_move_undo            | fmm_hls_greedy_potential.cpp:150 | 1,002 (2 calls) |               |              |             |               |
|     reduction_move                   | fmm_hls_greedy_potential.cpp:127 |  390            |               |              |             |               |
|    store_matrix_to_dram_safe         | fmm_hls_greedy_potential.cpp:71  |   48            |  34           |  32          |  30         |               |
+--------------------------------------+----------------------------------+-----------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


