{
  "module_name": "analogix_dp_reg.h",
  "hash_id": "7644bae047d0ea27b443d56266a3357caa05930903d7f56c4442be85680c1c40",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.h",
  "human_readable_source": " \n \n\n#ifndef _ANALOGIX_DP_REG_H\n#define _ANALOGIX_DP_REG_H\n\n#define ANALOGIX_DP_TX_SW_RESET\t\t\t0x14\n#define ANALOGIX_DP_FUNC_EN_1\t\t\t0x18\n#define ANALOGIX_DP_FUNC_EN_2\t\t\t0x1C\n#define ANALOGIX_DP_VIDEO_CTL_1\t\t\t0x20\n#define ANALOGIX_DP_VIDEO_CTL_2\t\t\t0x24\n#define ANALOGIX_DP_VIDEO_CTL_3\t\t\t0x28\n\n#define ANALOGIX_DP_VIDEO_CTL_8\t\t\t0x3C\n#define ANALOGIX_DP_VIDEO_CTL_10\t\t0x44\n\n#define ANALOGIX_DP_SPDIF_AUDIO_CTL_0\t\t0xD8\n\n#define ANALOGIX_DP_PLL_REG_1\t\t\t0xfc\n#define ANALOGIX_DP_PLL_REG_2\t\t\t0x9e4\n#define ANALOGIX_DP_PLL_REG_3\t\t\t0x9e8\n#define ANALOGIX_DP_PLL_REG_4\t\t\t0x9ec\n#define ANALOGIX_DP_PLL_REG_5\t\t\t0xa00\n\n#define ANALOGIX_DP_PD\t\t\t\t0x12c\n\n#define ANALOGIX_DP_IF_TYPE\t\t\t0x244\n#define ANALOGIX_DP_IF_PKT_DB1\t\t\t0x254\n#define ANALOGIX_DP_IF_PKT_DB2\t\t\t0x258\n#define ANALOGIX_DP_SPD_HB0\t\t\t0x2F8\n#define ANALOGIX_DP_SPD_HB1\t\t\t0x2FC\n#define ANALOGIX_DP_SPD_HB2\t\t\t0x300\n#define ANALOGIX_DP_SPD_HB3\t\t\t0x304\n#define ANALOGIX_DP_SPD_PB0\t\t\t0x308\n#define ANALOGIX_DP_SPD_PB1\t\t\t0x30C\n#define ANALOGIX_DP_SPD_PB2\t\t\t0x310\n#define ANALOGIX_DP_SPD_PB3\t\t\t0x314\n#define ANALOGIX_DP_PSR_FRAME_UPDATE_CTRL\t0x318\n#define ANALOGIX_DP_VSC_SHADOW_DB0\t\t0x31C\n#define ANALOGIX_DP_VSC_SHADOW_DB1\t\t0x320\n\n#define ANALOGIX_DP_LANE_MAP\t\t\t0x35C\n\n#define ANALOGIX_DP_ANALOG_CTL_1\t\t0x370\n#define ANALOGIX_DP_ANALOG_CTL_2\t\t0x374\n#define ANALOGIX_DP_ANALOG_CTL_3\t\t0x378\n#define ANALOGIX_DP_PLL_FILTER_CTL_1\t\t0x37C\n#define ANALOGIX_DP_TX_AMP_TUNING_CTL\t\t0x380\n\n#define ANALOGIX_DP_AUX_HW_RETRY_CTL\t\t0x390\n\n#define ANALOGIX_DP_COMMON_INT_STA_1\t\t0x3C4\n#define ANALOGIX_DP_COMMON_INT_STA_2\t\t0x3C8\n#define ANALOGIX_DP_COMMON_INT_STA_3\t\t0x3CC\n#define ANALOGIX_DP_COMMON_INT_STA_4\t\t0x3D0\n#define ANALOGIX_DP_INT_STA\t\t\t0x3DC\n#define ANALOGIX_DP_COMMON_INT_MASK_1\t\t0x3E0\n#define ANALOGIX_DP_COMMON_INT_MASK_2\t\t0x3E4\n#define ANALOGIX_DP_COMMON_INT_MASK_3\t\t0x3E8\n#define ANALOGIX_DP_COMMON_INT_MASK_4\t\t0x3EC\n#define ANALOGIX_DP_INT_STA_MASK\t\t0x3F8\n#define ANALOGIX_DP_INT_CTL\t\t\t0x3FC\n\n#define ANALOGIX_DP_SYS_CTL_1\t\t\t0x600\n#define ANALOGIX_DP_SYS_CTL_2\t\t\t0x604\n#define ANALOGIX_DP_SYS_CTL_3\t\t\t0x608\n#define ANALOGIX_DP_SYS_CTL_4\t\t\t0x60C\n\n#define ANALOGIX_DP_PKT_SEND_CTL\t\t0x640\n#define ANALOGIX_DP_HDCP_CTL\t\t\t0x648\n\n#define ANALOGIX_DP_LINK_BW_SET\t\t\t0x680\n#define ANALOGIX_DP_LANE_COUNT_SET\t\t0x684\n#define ANALOGIX_DP_TRAINING_PTN_SET\t\t0x688\n#define ANALOGIX_DP_LN0_LINK_TRAINING_CTL\t0x68C\n#define ANALOGIX_DP_LN1_LINK_TRAINING_CTL\t0x690\n#define ANALOGIX_DP_LN2_LINK_TRAINING_CTL\t0x694\n#define ANALOGIX_DP_LN3_LINK_TRAINING_CTL\t0x698\n\n#define ANALOGIX_DP_DEBUG_CTL\t\t\t0x6C0\n#define ANALOGIX_DP_HPD_DEGLITCH_L\t\t0x6C4\n#define ANALOGIX_DP_HPD_DEGLITCH_H\t\t0x6C8\n#define ANALOGIX_DP_LINK_DEBUG_CTL\t\t0x6E0\n\n#define ANALOGIX_DP_M_VID_0\t\t\t0x700\n#define ANALOGIX_DP_M_VID_1\t\t\t0x704\n#define ANALOGIX_DP_M_VID_2\t\t\t0x708\n#define ANALOGIX_DP_N_VID_0\t\t\t0x70C\n#define ANALOGIX_DP_N_VID_1\t\t\t0x710\n#define ANALOGIX_DP_N_VID_2\t\t\t0x714\n\n#define ANALOGIX_DP_PLL_CTL\t\t\t0x71C\n#define ANALOGIX_DP_PHY_PD\t\t\t0x720\n#define ANALOGIX_DP_PHY_TEST\t\t\t0x724\n\n#define ANALOGIX_DP_VIDEO_FIFO_THRD\t\t0x730\n#define ANALOGIX_DP_AUDIO_MARGIN\t\t0x73C\n\n#define ANALOGIX_DP_M_VID_GEN_FILTER_TH\t\t0x764\n#define ANALOGIX_DP_M_AUD_GEN_FILTER_TH\t\t0x778\n#define ANALOGIX_DP_AUX_CH_STA\t\t\t0x780\n#define ANALOGIX_DP_AUX_CH_DEFER_CTL\t\t0x788\n#define ANALOGIX_DP_AUX_RX_COMM\t\t\t0x78C\n#define ANALOGIX_DP_BUFFER_DATA_CTL\t\t0x790\n#define ANALOGIX_DP_AUX_CH_CTL_1\t\t0x794\n#define ANALOGIX_DP_AUX_ADDR_7_0\t\t0x798\n#define ANALOGIX_DP_AUX_ADDR_15_8\t\t0x79C\n#define ANALOGIX_DP_AUX_ADDR_19_16\t\t0x7A0\n#define ANALOGIX_DP_AUX_CH_CTL_2\t\t0x7A4\n\n#define ANALOGIX_DP_BUF_DATA_0\t\t\t0x7C0\n\n#define ANALOGIX_DP_SOC_GENERAL_CTL\t\t0x800\n\n#define ANALOGIX_DP_CRC_CON\t\t\t0x890\n\n \n#define RESET_DP_TX\t\t\t\t(0x1 << 0)\n\n \n#define MASTER_VID_FUNC_EN_N\t\t\t(0x1 << 7)\n#define RK_VID_CAP_FUNC_EN_N\t\t\t(0x1 << 6)\n#define SLAVE_VID_FUNC_EN_N\t\t\t(0x1 << 5)\n#define RK_VID_FIFO_FUNC_EN_N\t\t\t(0x1 << 5)\n#define AUD_FIFO_FUNC_EN_N\t\t\t(0x1 << 4)\n#define AUD_FUNC_EN_N\t\t\t\t(0x1 << 3)\n#define HDCP_FUNC_EN_N\t\t\t\t(0x1 << 2)\n#define CRC_FUNC_EN_N\t\t\t\t(0x1 << 1)\n#define SW_FUNC_EN_N\t\t\t\t(0x1 << 0)\n\n \n#define SSC_FUNC_EN_N\t\t\t\t(0x1 << 7)\n#define AUX_FUNC_EN_N\t\t\t\t(0x1 << 2)\n#define SERDES_FIFO_FUNC_EN_N\t\t\t(0x1 << 1)\n#define LS_CLK_DOMAIN_FUNC_EN_N\t\t\t(0x1 << 0)\n\n \n#define VIDEO_EN\t\t\t\t(0x1 << 7)\n#define HDCP_VIDEO_MUTE\t\t\t\t(0x1 << 6)\n\n \n#define IN_D_RANGE_MASK\t\t\t\t(0x1 << 7)\n#define IN_D_RANGE_SHIFT\t\t\t(7)\n#define IN_D_RANGE_CEA\t\t\t\t(0x1 << 7)\n#define IN_D_RANGE_VESA\t\t\t\t(0x0 << 7)\n#define IN_BPC_MASK\t\t\t\t(0x7 << 4)\n#define IN_BPC_SHIFT\t\t\t\t(4)\n#define IN_BPC_12_BITS\t\t\t\t(0x3 << 4)\n#define IN_BPC_10_BITS\t\t\t\t(0x2 << 4)\n#define IN_BPC_8_BITS\t\t\t\t(0x1 << 4)\n#define IN_BPC_6_BITS\t\t\t\t(0x0 << 4)\n#define IN_COLOR_F_MASK\t\t\t\t(0x3 << 0)\n#define IN_COLOR_F_SHIFT\t\t\t(0)\n#define IN_COLOR_F_YCBCR444\t\t\t(0x2 << 0)\n#define IN_COLOR_F_YCBCR422\t\t\t(0x1 << 0)\n#define IN_COLOR_F_RGB\t\t\t\t(0x0 << 0)\n\n \n#define IN_YC_COEFFI_MASK\t\t\t(0x1 << 7)\n#define IN_YC_COEFFI_SHIFT\t\t\t(7)\n#define IN_YC_COEFFI_ITU709\t\t\t(0x1 << 7)\n#define IN_YC_COEFFI_ITU601\t\t\t(0x0 << 7)\n#define VID_CHK_UPDATE_TYPE_MASK\t\t(0x1 << 4)\n#define VID_CHK_UPDATE_TYPE_SHIFT\t\t(4)\n#define VID_CHK_UPDATE_TYPE_1\t\t\t(0x1 << 4)\n#define VID_CHK_UPDATE_TYPE_0\t\t\t(0x0 << 4)\n#define REUSE_SPD_EN\t\t\t\t(0x1 << 3)\n\n \n#define VID_HRES_TH(x)\t\t\t\t(((x) & 0xf) << 4)\n#define VID_VRES_TH(x)\t\t\t\t(((x) & 0xf) << 0)\n\n \n#define FORMAT_SEL\t\t\t\t(0x1 << 4)\n#define INTERACE_SCAN_CFG\t\t\t(0x1 << 2)\n#define VSYNC_POLARITY_CFG\t\t\t(0x1 << 1)\n#define HSYNC_POLARITY_CFG\t\t\t(0x1 << 0)\n\n \n#define REF_CLK_24M\t\t\t\t(0x1 << 0)\n#define REF_CLK_27M\t\t\t\t(0x0 << 0)\n#define REF_CLK_MASK\t\t\t\t(0x1 << 0)\n\n \n#define PSR_FRAME_UP_TYPE_BURST\t\t\t(0x1 << 0)\n#define PSR_FRAME_UP_TYPE_SINGLE\t\t(0x0 << 0)\n#define PSR_CRC_SEL_HARDWARE\t\t\t(0x1 << 1)\n#define PSR_CRC_SEL_MANUALLY\t\t\t(0x0 << 1)\n\n \n#define LANE3_MAP_LOGIC_LANE_0\t\t\t(0x0 << 6)\n#define LANE3_MAP_LOGIC_LANE_1\t\t\t(0x1 << 6)\n#define LANE3_MAP_LOGIC_LANE_2\t\t\t(0x2 << 6)\n#define LANE3_MAP_LOGIC_LANE_3\t\t\t(0x3 << 6)\n#define LANE2_MAP_LOGIC_LANE_0\t\t\t(0x0 << 4)\n#define LANE2_MAP_LOGIC_LANE_1\t\t\t(0x1 << 4)\n#define LANE2_MAP_LOGIC_LANE_2\t\t\t(0x2 << 4)\n#define LANE2_MAP_LOGIC_LANE_3\t\t\t(0x3 << 4)\n#define LANE1_MAP_LOGIC_LANE_0\t\t\t(0x0 << 2)\n#define LANE1_MAP_LOGIC_LANE_1\t\t\t(0x1 << 2)\n#define LANE1_MAP_LOGIC_LANE_2\t\t\t(0x2 << 2)\n#define LANE1_MAP_LOGIC_LANE_3\t\t\t(0x3 << 2)\n#define LANE0_MAP_LOGIC_LANE_0\t\t\t(0x0 << 0)\n#define LANE0_MAP_LOGIC_LANE_1\t\t\t(0x1 << 0)\n#define LANE0_MAP_LOGIC_LANE_2\t\t\t(0x2 << 0)\n#define LANE0_MAP_LOGIC_LANE_3\t\t\t(0x3 << 0)\n\n \n#define TX_TERMINAL_CTRL_50_OHM\t\t\t(0x1 << 4)\n\n \n#define SEL_24M\t\t\t\t\t(0x1 << 3)\n#define TX_DVDD_BIT_1_0625V\t\t\t(0x4 << 0)\n\n \n#define DRIVE_DVDD_BIT_1_0625V\t\t\t(0x4 << 5)\n#define VCO_BIT_600_MICRO\t\t\t(0x5 << 0)\n\n \n#define PD_RING_OSC\t\t\t\t(0x1 << 6)\n#define AUX_TERMINAL_CTRL_50_OHM\t\t(0x2 << 4)\n#define TX_CUR1_2X\t\t\t\t(0x1 << 2)\n#define TX_CUR_16_MA\t\t\t\t(0x3 << 0)\n\n \n#define CH3_AMP_400_MV\t\t\t\t(0x0 << 24)\n#define CH2_AMP_400_MV\t\t\t\t(0x0 << 16)\n#define CH1_AMP_400_MV\t\t\t\t(0x0 << 8)\n#define CH0_AMP_400_MV\t\t\t\t(0x0 << 0)\n\n \n#define AUX_BIT_PERIOD_EXPECTED_DELAY(x)\t(((x) & 0x7) << 8)\n#define AUX_HW_RETRY_INTERVAL_MASK\t\t(0x3 << 3)\n#define AUX_HW_RETRY_INTERVAL_600_MICROSECONDS\t(0x0 << 3)\n#define AUX_HW_RETRY_INTERVAL_800_MICROSECONDS\t(0x1 << 3)\n#define AUX_HW_RETRY_INTERVAL_1000_MICROSECONDS\t(0x2 << 3)\n#define AUX_HW_RETRY_INTERVAL_1800_MICROSECONDS\t(0x3 << 3)\n#define AUX_HW_RETRY_COUNT_SEL(x)\t\t(((x) & 0x7) << 0)\n\n \n#define VSYNC_DET\t\t\t\t(0x1 << 7)\n#define PLL_LOCK_CHG\t\t\t\t(0x1 << 6)\n#define SPDIF_ERR\t\t\t\t(0x1 << 5)\n#define SPDIF_UNSTBL\t\t\t\t(0x1 << 4)\n#define VID_FORMAT_CHG\t\t\t\t(0x1 << 3)\n#define AUD_CLK_CHG\t\t\t\t(0x1 << 2)\n#define VID_CLK_CHG\t\t\t\t(0x1 << 1)\n#define SW_INT\t\t\t\t\t(0x1 << 0)\n\n \n#define ENC_EN_CHG\t\t\t\t(0x1 << 6)\n#define HW_BKSV_RDY\t\t\t\t(0x1 << 3)\n#define HW_SHA_DONE\t\t\t\t(0x1 << 2)\n#define HW_AUTH_STATE_CHG\t\t\t(0x1 << 1)\n#define HW_AUTH_DONE\t\t\t\t(0x1 << 0)\n\n \n#define AFIFO_UNDER\t\t\t\t(0x1 << 7)\n#define AFIFO_OVER\t\t\t\t(0x1 << 6)\n#define R0_CHK_FLAG\t\t\t\t(0x1 << 5)\n\n \n#define PSR_ACTIVE\t\t\t\t(0x1 << 7)\n#define PSR_INACTIVE\t\t\t\t(0x1 << 6)\n#define SPDIF_BI_PHASE_ERR\t\t\t(0x1 << 5)\n#define HOTPLUG_CHG\t\t\t\t(0x1 << 2)\n#define HPD_LOST\t\t\t\t(0x1 << 1)\n#define PLUG\t\t\t\t\t(0x1 << 0)\n\n \n#define INT_HPD\t\t\t\t\t(0x1 << 6)\n#define HW_TRAINING_FINISH\t\t\t(0x1 << 5)\n#define RPLY_RECEIV\t\t\t\t(0x1 << 1)\n#define AUX_ERR\t\t\t\t\t(0x1 << 0)\n\n \n#define SOFT_INT_CTRL\t\t\t\t(0x1 << 2)\n#define INT_POL1\t\t\t\t(0x1 << 1)\n#define INT_POL0\t\t\t\t(0x1 << 0)\n\n \n#define DET_STA\t\t\t\t\t(0x1 << 2)\n#define FORCE_DET\t\t\t\t(0x1 << 1)\n#define DET_CTRL\t\t\t\t(0x1 << 0)\n\n \n#define CHA_CRI(x)\t\t\t\t(((x) & 0xf) << 4)\n#define CHA_STA\t\t\t\t\t(0x1 << 2)\n#define FORCE_CHA\t\t\t\t(0x1 << 1)\n#define CHA_CTRL\t\t\t\t(0x1 << 0)\n\n \n#define HPD_STATUS\t\t\t\t(0x1 << 6)\n#define F_HPD\t\t\t\t\t(0x1 << 5)\n#define HPD_CTRL\t\t\t\t(0x1 << 4)\n#define HDCP_RDY\t\t\t\t(0x1 << 3)\n#define STRM_VALID\t\t\t\t(0x1 << 2)\n#define F_VALID\t\t\t\t\t(0x1 << 1)\n#define VALID_CTRL\t\t\t\t(0x1 << 0)\n\n \n#define FIX_M_AUD\t\t\t\t(0x1 << 4)\n#define ENHANCED\t\t\t\t(0x1 << 3)\n#define FIX_M_VID\t\t\t\t(0x1 << 2)\n#define M_VID_UPDATE_CTRL\t\t\t(0x3 << 0)\n\n \n#define SCRAMBLER_TYPE\t\t\t\t(0x1 << 9)\n#define HW_LINK_TRAINING_PATTERN\t\t(0x1 << 8)\n#define SCRAMBLING_DISABLE\t\t\t(0x1 << 5)\n#define SCRAMBLING_ENABLE\t\t\t(0x0 << 5)\n#define LINK_QUAL_PATTERN_SET_MASK\t\t(0x3 << 2)\n#define LINK_QUAL_PATTERN_SET_PRBS7\t\t(0x3 << 2)\n#define LINK_QUAL_PATTERN_SET_D10_2\t\t(0x1 << 2)\n#define LINK_QUAL_PATTERN_SET_DISABLE\t\t(0x0 << 2)\n#define SW_TRAINING_PATTERN_SET_MASK\t\t(0x3 << 0)\n#define SW_TRAINING_PATTERN_SET_PTN2\t\t(0x2 << 0)\n#define SW_TRAINING_PATTERN_SET_PTN1\t\t(0x1 << 0)\n#define SW_TRAINING_PATTERN_SET_NORMAL\t\t(0x0 << 0)\n\n \n#define PRE_EMPHASIS_SET_MASK\t\t\t(0x3 << 3)\n#define PRE_EMPHASIS_SET_SHIFT\t\t\t(3)\n\n \n#define PLL_LOCK\t\t\t\t(0x1 << 4)\n#define F_PLL_LOCK\t\t\t\t(0x1 << 3)\n#define PLL_LOCK_CTRL\t\t\t\t(0x1 << 2)\n#define PN_INV\t\t\t\t\t(0x1 << 0)\n\n \n#define DP_PLL_PD\t\t\t\t(0x1 << 7)\n#define DP_PLL_RESET\t\t\t\t(0x1 << 6)\n#define DP_PLL_LOOP_BIT_DEFAULT\t\t\t(0x1 << 4)\n#define DP_PLL_REF_BIT_1_1250V\t\t\t(0x5 << 0)\n#define DP_PLL_REF_BIT_1_2500V\t\t\t(0x7 << 0)\n\n \n#define DP_INC_BG\t\t\t\t(0x1 << 7)\n#define DP_EXP_BG\t\t\t\t(0x1 << 6)\n#define DP_PHY_PD\t\t\t\t(0x1 << 5)\n#define RK_AUX_PD\t\t\t\t(0x1 << 5)\n#define AUX_PD\t\t\t\t\t(0x1 << 4)\n#define RK_PLL_PD\t\t\t\t(0x1 << 4)\n#define CH3_PD\t\t\t\t\t(0x1 << 3)\n#define CH2_PD\t\t\t\t\t(0x1 << 2)\n#define CH1_PD\t\t\t\t\t(0x1 << 1)\n#define CH0_PD\t\t\t\t\t(0x1 << 0)\n#define DP_ALL_PD\t\t\t\t(0xff)\n\n \n#define MACRO_RST\t\t\t\t(0x1 << 5)\n#define CH1_TEST\t\t\t\t(0x1 << 1)\n#define CH0_TEST\t\t\t\t(0x1 << 0)\n\n \n#define AUX_BUSY\t\t\t\t(0x1 << 4)\n#define AUX_STATUS_MASK\t\t\t\t(0xf << 0)\n\n \n#define DEFER_CTRL_EN\t\t\t\t(0x1 << 7)\n#define DEFER_COUNT(x)\t\t\t\t(((x) & 0x7f) << 0)\n\n \n#define AUX_RX_COMM_I2C_DEFER\t\t\t(0x2 << 2)\n#define AUX_RX_COMM_AUX_DEFER\t\t\t(0x2 << 0)\n\n \n#define BUF_CLR\t\t\t\t\t(0x1 << 7)\n#define BUF_DATA_COUNT(x)\t\t\t(((x) & 0x1f) << 0)\n\n \n#define AUX_LENGTH(x)\t\t\t\t(((x - 1) & 0xf) << 4)\n#define AUX_TX_COMM_MASK\t\t\t(0xf << 0)\n#define AUX_TX_COMM_DP_TRANSACTION\t\t(0x1 << 3)\n#define AUX_TX_COMM_I2C_TRANSACTION\t\t(0x0 << 3)\n#define AUX_TX_COMM_MOT\t\t\t\t(0x1 << 2)\n#define AUX_TX_COMM_WRITE\t\t\t(0x0 << 0)\n#define AUX_TX_COMM_READ\t\t\t(0x1 << 0)\n\n \n#define AUX_ADDR_7_0(x)\t\t\t\t(((x) >> 0) & 0xff)\n\n \n#define AUX_ADDR_15_8(x)\t\t\t(((x) >> 8) & 0xff)\n\n \n#define AUX_ADDR_19_16(x)\t\t\t(((x) >> 16) & 0x0f)\n\n \n#define ADDR_ONLY\t\t\t\t(0x1 << 1)\n#define AUX_EN\t\t\t\t\t(0x1 << 0)\n\n \n#define AUDIO_MODE_SPDIF_MODE\t\t\t(0x1 << 8)\n#define AUDIO_MODE_MASTER_MODE\t\t\t(0x0 << 8)\n#define MASTER_VIDEO_INTERLACE_EN\t\t(0x1 << 4)\n#define VIDEO_MASTER_CLK_SEL\t\t\t(0x1 << 2)\n#define VIDEO_MASTER_MODE_EN\t\t\t(0x1 << 1)\n#define VIDEO_MODE_MASK\t\t\t\t(0x1 << 0)\n#define VIDEO_MODE_SLAVE_MODE\t\t\t(0x1 << 0)\n#define VIDEO_MODE_MASTER_MODE\t\t\t(0x0 << 0)\n\n \n#define IF_UP\t\t\t\t\t(0x1 << 4)\n#define IF_EN\t\t\t\t\t(0x1 << 0)\n\n \n#define PSR_VID_CRC_FLUSH\t\t\t(0x1 << 2)\n#define PSR_VID_CRC_ENABLE\t\t\t(0x1 << 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}