# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project Finalproject
vlog +acc max_pool.sv max_pool_tb.sv
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:35:35 on Dec 05,2024
# vlog -reportprogress 300 "+acc" max_pool.sv max_pool_tb.sv 
# ** Warning: max_pool.sv(1): (vlog-13233) Design unit "max_pool_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package max_pool_sv_unit
# -- Importing package mnist_pkg
# -- Compiling module max_pool
# ** Warning: max_pool_tb.sv(1): (vlog-13233) Design unit "max_pool_tb_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package max_pool_tb_sv_unit
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:35:35 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim testbench
# vsim testbench 
# Start time: 00:35:39 on Dec 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.mnist_pkg(fast)
# Loading work.interface_sv_unit(fast)
# Loading work.max_pool_tb_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.max_pool_sv_unit(fast)
# Loading work.max_pool(fast)
run 1 ms
# TB: Input image and expected output loaded.
# TB: Reset deasserted
# DUT: Loaded input image[0][0] = 8
# TB: Sent input image[0][0] = 8
# DUT: Loaded input image[0][1] = 1
# TB: Sent input image[0][1] = 1
# DUT: Loaded input image[0][2] = 5
# TB: Sent input image[0][2] = 5
# DUT: Loaded input image[0][3] = 3
# TB: Sent input image[0][3] = 3
# DUT: Loaded input image[1][0] = 6
# TB: Sent input image[1][0] = 6
# DUT: Loaded input image[1][1] = 7
# TB: Sent input image[1][1] = 7
# DUT: Loaded input image[1][2] = 2
# TB: Sent input image[1][2] = 2
# DUT: Loaded input image[1][3] = 4
# TB: Sent input image[1][3] = 4
# DUT: Loaded input image[2][0] = 9
# TB: Sent input image[2][0] = 9
# DUT: Loaded input image[2][1] = 0
# TB: Sent input image[2][1] = 0
# DUT: Loaded input image[2][2] = 3
# TB: Sent input image[2][2] = 3
# DUT: Loaded input image[2][3] = 2
# TB: Sent input image[2][3] = 2
# DUT: Loaded input image[3][0] = 1
# TB: Sent input image[3][0] = 1
# DUT: Loaded input image[3][1] = 5
# TB: Sent input image[3][1] = 5
# DUT: Loaded input image[3][2] = 6
# TB: Sent input image[3][2] = 6
# DUT: Loaded input image[3][3] = 8
# TB: Sent input image[3][3] = 8
# TB: Waiting for DUT to provide valid output
# DUT: Computed max for region [0:1][0:1] = 8
# TB: Waiting for DUT to provide valid output
# DUT: Computed max for region [0:1][2:3] = 5
# TB: Waiting for DUT to provide valid output
# DUT: Computed max for region [2:3][0:1] = 9
# TB: Waiting for DUT to provide valid output
# DUT: Computed max for region [2:3][2:3] = 8
# TB: Waiting for DUT to provide valid output
# DUT: Sending output image_out = [0][0]     8
# DUT: Computed max for region [0:1][0:1] = 8
# TB: Captured output image_out = [0][0]     8
# DUT: Computed max for region [0:1][2:3] = 5
# DUT: Sending output image_out = [0][1]     5
# TB: Captured output image_out = [0][1]     5
# DUT: Sending output image_out = [1][0]     9
# DUT: Computed max for region [2:3][0:1] = 9
# TB: Captured output image_out = [1][0]     9
# DUT: Computed max for region [2:3][2:3] = 8
# DUT: Finished sending all outputs
# DUT: Sending output image_out = [1][1]     8
# TB: Captured output image_out = [1][1]     8
# DUT: Sending output image_out = [0][0]     8
# DUT: Computed max for region [0:1][0:1] = 8
# TB: Test Passed!
# TB: Input Image:
#   8   1   5   3 
#   6   7   2   4 
#   9   0   3   2 
#   1   5   6   8 
# TB: Expected Output:
#   8   5 
#   9   8 
# TB: DUT Output:
#   8   5 
#   9   8 
# ** Note: $finish    : max_pool_tb.sv(137)
#    Time: 265 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at max_pool_tb.sv line 137
vlog +acc max_pool.sv max_pool_tb.sv
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:37:40 on Dec 05,2024
# vlog -reportprogress 300 "+acc" max_pool.sv max_pool_tb.sv 
# -- Compiling package max_pool_sv_unit
# -- Importing package mnist_pkg
# -- Compiling module max_pool
# -- Compiling package max_pool_tb_sv_unit
# -- Compiling module max_pool_tb
# 
# Top level modules:
# 	max_pool_tb
# End time: 00:37:41 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim max_pool_tb
# End time: 00:37:52 on Dec 05,2024, Elapsed time: 0:02:13
# Errors: 0, Warnings: 2
# vsim max_pool_tb 
# Start time: 00:37:52 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.mnist_pkg(fast)
# Loading work.interface_sv_unit(fast)
# Loading work.max_pool_tb_sv_unit(fast)
# Loading work.max_pool_tb(fast)
# Loading work.max_pool_sv_unit(fast)
# Loading work.max_pool(fast)
run 1 ms
# TB: Input image and expected output loaded.
# TB: Reset deasserted
# DUT: Loaded input image[0][0] = 8
# TB: Sent input image[0][0] = 8
# DUT: Loaded input image[0][1] = 1
# TB: Sent input image[0][1] = 1
# DUT: Loaded input image[0][2] = 5
# TB: Sent input image[0][2] = 5
# DUT: Loaded input image[0][3] = 3
# TB: Sent input image[0][3] = 3
# DUT: Loaded input image[1][0] = 6
# TB: Sent input image[1][0] = 6
# DUT: Loaded input image[1][1] = 7
# TB: Sent input image[1][1] = 7
# DUT: Loaded input image[1][2] = 2
# TB: Sent input image[1][2] = 2
# DUT: Loaded input image[1][3] = 4
# TB: Sent input image[1][3] = 4
# DUT: Loaded input image[2][0] = 9
# TB: Sent input image[2][0] = 9
# DUT: Loaded input image[2][1] = 0
# TB: Sent input image[2][1] = 0
# DUT: Loaded input image[2][2] = 3
# TB: Sent input image[2][2] = 3
# DUT: Loaded input image[2][3] = 2
# TB: Sent input image[2][3] = 2
# DUT: Loaded input image[3][0] = 1
# TB: Sent input image[3][0] = 1
# DUT: Loaded input image[3][1] = 5
# TB: Sent input image[3][1] = 5
# DUT: Loaded input image[3][2] = 6
# TB: Sent input image[3][2] = 6
# DUT: Loaded input image[3][3] = 8
# TB: Sent input image[3][3] = 8
# TB: Waiting for DUT to provide valid output
# DUT: Computed max for region [0:1][0:1] = 8
# TB: Waiting for DUT to provide valid output
# DUT: Computed max for region [0:1][2:3] = 5
# TB: Waiting for DUT to provide valid output
# DUT: Computed max for region [2:3][0:1] = 9
# TB: Waiting for DUT to provide valid output
# DUT: Computed max for region [2:3][2:3] = 8
# TB: Waiting for DUT to provide valid output
# DUT: Sending output image_out = [0][0]     8
# DUT: Computed max for region [0:1][0:1] = 8
# TB: Captured output image_out = [0][0]     8
# DUT: Computed max for region [0:1][2:3] = 5
# DUT: Sending output image_out = [0][1]     5
# TB: Captured output image_out = [0][1]     5
# DUT: Sending output image_out = [1][0]     9
# DUT: Computed max for region [2:3][0:1] = 9
# TB: Captured output image_out = [1][0]     9
# DUT: Computed max for region [2:3][2:3] = 8
# DUT: Finished sending all outputs
# DUT: Sending output image_out = [1][1]     8
# TB: Captured output image_out = [1][1]     8
# DUT: Sending output image_out = [0][0]     8
# DUT: Computed max for region [0:1][0:1] = 8
# TB: Test Passed!
# TB: Input Image:
#   8   1   5   3 
#   6   7   2   4 
#   9   0   3   2 
#   1   5   6   8 
# TB: Expected Output:
#   8   5 
#   9   8 
# TB: DUT Output:
#   8   5 
#   9   8 
# ** Note: $finish    : max_pool_tb.sv(137)
#    Time: 265 ns  Iteration: 1  Instance: /max_pool_tb
# 1
# Break in Module max_pool_tb at max_pool_tb.sv line 137
quit -sim
# End time: 00:38:31 on Dec 05,2024, Elapsed time: 0:00:39
# Errors: 0, Warnings: 2
