# Copyright (C) 2023  AGH University of Science and Technology
# MTM UEC2
# Author: Grzegorz Lis


sv work ../../rtl/turn_manager.sv \
        turn_manager_tb.sv

# compile glbl module - required for IP simulation
verilog work ../common/glbl.v