================================================================================ 
Commit: 1d1d18271d1f457708ad2c7983149b7185a60e40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:02:14 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 28 18:14:45 2018 +0000
Original commit date: Tue Aug 28 18:14:45 2018 +0000
Original commit hash: 9d8cc2f5d7790a3784691c65adbe796e9ebe2c96

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2ac007bb1724fc9bad8fa2a5e1959090d9cb248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:02:12 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2352.01

BIOS ID change from 2352.00 to 2352.01
Hsd-es-id: No-HSD

Original commit date: Tue Aug 28 10:19:50 2018 -0700
Change-Id: I84fc780461bf4c7202fe6f9e31b5784a6f4d0e57
Original commit hash: 9a80a3917f9e1b58f91e983a980b3216778de49f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ec10579c403c15db60cbbd45cfb96d08089534ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:02:11 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "[HSD-ES][client_platf][bug][2205395840][][ICL MRC][DataControl2.ForceBiasOn is set on DDR4]"

This reverts commit 5e20e96ee1fa39f6570d0fe9644df5c2f4ac1625.

Hsd-es-id: 2205395840
Tracker-link: https://hsdes.intel.com/resource/2205395840
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Aug 28 09:57:03 2018 -0700
Change-Id: Iac26cccc3f57c71bddab69a07fe9143270c66e7b
Original commit hash: 6b133e2db8bb55144c35be098eb13042f75b21bf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: c794dd92df8f62c3568fa9e122b6fa7504a315bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:02:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Aug 28 07:56:28 2018 -0700
Original commit date: Tue Aug 28 07:56:28 2018 -0700
Original commit hash: 02010101af33036bcad1cfde396ac4fe9a3ee985

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

================================================================================ 
Commit: ae7c7de23a45483f07c4c43ea07143866b5d5a1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:02:03 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Aug 28 03:47:51 2018 -0700
Original commit date: Tue Aug 28 03:47:51 2018 -0700
Original commit hash: 2a98bd843b61e233711378451e8e37e3fd9e14e8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 814a192b70fdf6f416e9607a3b76fae730d588bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:02:01 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2352

Hsd-es-id: N/A
Original commit date: Tue Aug 28 13:53:38 2018 +0800
Change-Id: I8c1578baa51ae42f3deb77156dc2145f39a6c4da
Original commit hash: ea209aeed024ec749a810037fcd9f612c38e96ad

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 32b9b515097a2095f52db915e88a2721d5238f73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:59 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 28 07:14:26 2018 +0000
Original commit date: Tue Aug 28 07:14:26 2018 +0000
Original commit hash: 2771985686f325147b9ede7c6c9b5af78afa569f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 39c46ce77b87fec472d79455a4bf725d60847f74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:56 2018 -0700 
-------------------------------------------------------------------------------- 
Fix Build error issue.

Hsd-es-id: N/A
Original commit date: Tue Aug 28 14:16:54 2018 +0800
Change-Id: I4a8b91f56bc50fc77836e928f106f3ff2db7ede6
Original commit hash: b6a58e52e749d0d6f5aaad241918a05b28071b2d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c

================================================================================ 
Commit: bf2a92683689f5a7e32d4c3f447f83c5490d64ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:55 2018 -0700 
-------------------------------------------------------------------------------- 
Platform is not booting at maximum capacity of 128GB with 16Gb memories Full populated stopping in PC 0xb800

Resolution : Check and optimize MTRR programming flow
Sync from CNL
13047e53666cbd51b42a023a60ebca60f4254d06
f43f888f9ea254e5ec0d84354185adf4806c67fb
2bafac0f5290c8118531ceedb492b36bb667f48e

Hsd-es-id: 2007331427
Original commit date: Tue Aug 14 17:24:10 2018 +0800
Change-Id: I46bb49ae793426749daf5eb7fe864bd3a1701983
Original commit hash: ce2ed766b0e7d483e166a1732e73b335045167c2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/FspInit/Pei/FspInit.inf
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.h
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
IceLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Include/Library/SiMtrrLib.h
IceLakeSiliconPkg/Library/SiMtrrLib/SiMtrr.h
IceLakeSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
IceLakeSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
IceLakeSiliconPkg/Override/DoxygenSiOverride.h
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.uni
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Ia32/MpEqu.inc
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Ia32/MpFuncs.nasm
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Microcode.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.h
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.uni
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/X64/MpEqu.inc
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf

================================================================================ 
Commit: 35f4102251da1a825588e1532af8d2010d36981e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:52 2018 -0700 
-------------------------------------------------------------------------------- 
ICP-LP B0 Integrate Chipsetinit Version 7

Hsd-es-id: 1407680476
Original commit date: Thu Aug 23 18:11:19 2018 -0700
Change-Id: Idf322a7d4c5c4fb203dd9362a94a57f75c43149a
Original commit hash: 1b4949c65fc4510ef934623bc0666a86d693190a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Bx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Bx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioBx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioBx.c

================================================================================ 
Commit: cfe078e898b80e5a53e94ecb5cba5b93df574c3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:50 2018 -0700 
-------------------------------------------------------------------------------- 
2LM: Setup memory map required for Persistent Memory region

Creating memory map for Persistent Memory.

Hsd-es-id: 2204514341
Original commit date: Tue Jul 17 17:06:55 2018 -0700
Change-Id: I7e7483a702af25f6669af25edfcdbc931a0255ca
Original commit hash: 9561f05334ef2df4b8bee39890bd5fb74a6350aa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryInit.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: c2b257a9551ae3a3fae4ddfa56a0ea1f92fa3817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:48 2018 -0700 
-------------------------------------------------------------------------------- 
ICL VBIOS loading issue on GT boards
ICL  U BIOS ES1  : GT info mismatch observed in LIRA and BIOS for QQWX and QQWV QDFs

Hsd-es-id: 1605752571, 1605682553
Original commit date: Fri Aug 24 01:09:26 2018 +0530
Change-Id: Ic6ecf3fdd062fa6421fd70e13012c242a7155a28
Original commit hash: 7b3001b10ed9e57f4646c8c1458223e34257bef0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 6a9d899c17a476f4765ec3f05bbe4c7e201bf2db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:46 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL Y][ICL N] Memory doesn't go into Self Refresh after first C10

This is a short term work-around which is only applicable for ICL YN/UN.

Hsd-es-id: 1407518887
Original commit date: Mon Aug 27 10:01:20 2018 -0700
Change-Id: I8c74cd7e2b9dc91bab67832bec4d5eef45ccf34d
Original commit hash: f6a96c82af0e9f21f39d0fdbc89d529f6f513c8a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf

================================================================================ 
Commit: 9f00da3d0d275402feac5d0ecd0a6c22c1942d7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:44 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate  ICL GOP 14.0.1013 released by GOP team

Hsd-es-id: 1606652687
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Aug 27 16:26:10 2018 +0530
Change-Id: I8acd5d21028fb57bc0efe84ccd7f4cc7fb4dcb80
Original commit hash: e56bf3cf9407ddc6a39691c28f1de301f0ade4ce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi

================================================================================ 
Commit: b20dd1c5cc3b8a65f7b87bed04eea4bbf3627014 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:41 2018 -0700 
-------------------------------------------------------------------------------- 
Patch iTBT default settings for ICL-YN/ICL-Y board.

Patch below default settings for ICL-YN,
    TcssItbtPcie2En = 0
    TcssItbtPcie3En = 0
    ITbtRootPort[2] = 0
    ITbtRootPort[3] = 0
    TcssDma1En      = 0
Patch below settings for ICL-Y,
    TcssItbtPcie3En = 0
    ITbtRootPort[3] = 0

Hsd-es-id: 1506733670
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506733670
Attestation-link: Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Aug 27 13:20:30 2018 +0800
Change-Id: I6514eff0dd9f1c37c8bbda49298d7020eafa8e7d
Original commit hash: 7f3e803eef2a905d33a4a7f5321e66cfec8eb0fc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 1e5a0ad009e598cfdcb5ccb1c831db9259ccf70c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:39 2018 -0700 
-------------------------------------------------------------------------------- 
ICP-N A0 Integrate Chipsetinit Version 4

Hsd-es-id: 1407685765
Original commit date: Mon Aug 27 12:41:58 2018 -0700
Change-Id: I664f4ba7a568118105ec6835e49d11517468ecda
Original commit hash: b24557866ba4cc880f9b831640ab8242a256f368

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchNChipsetInitTable_Ax.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchNHsioAx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchNHsioAx.c

================================================================================ 
Commit: 3ac90f1b8804fd6b3f20db9815e1ff2f75540d79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:36 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS[B1 Stepping] : Errors are observed after running IntelPepBiosCheckerTool.v.2.1.0.0 on ICL U Setups

Added Serial Io Function 0 handling in PEP

Hsd-es-id: 1605462616
Original commit date: Tue Aug 21 00:03:10 2018 -0700
Change-Id: I858acd724f7515cd8df64272d8033a1c143d2168
Original commit hash: 53be5d79adfbbe1eb4953392467bb91283f980f6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c

================================================================================ 
Commit: 73aea0d089f82ffe1ce592bff79de2e6ca85bdd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:34 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 27 20:42:39 2018 +0000
Original commit date: Mon Aug 27 20:42:39 2018 +0000
Original commit hash: ac71aaee984c9e87a2051568e37a914e467fb5c3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13408dd399e50fa8b09015c8b5b35da89ecb7234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:31 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][2205395840][][ICL MRC][DataControl2.ForceBiasOn is set on DDR4]

Issue:
DataControl2.ForceBiasOn is set on DDR4, this causes extra power consumption.
It is set in the beginning of JWL FlyBy and not cleared at the end.

Solution:
Remove old CNL W/A that kept ForceBiasOn enabled:
[HSD-ES][client_platf][1305209364][cannon_lake][MRC WA for DDR4 RxBias related problems]

Hsd-es-id: 2205395840
Tracker-link: https://hsdes.intel.com/resource/2205395840
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Aug 27 11:22:36 2018 -0700
Change-Id: I7d22a4df16ab4b155dbbba41b50e10d58eb8189b
Original commit hash: 5e20e96ee1fa39f6570d0fe9644df5c2f4ac1625

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: a432c72e0c84d9ce43459bfaee1d893fd5836a0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:28 2018 -0700 
-------------------------------------------------------------------------------- 
The PHLE is set unexpected when PCH HOT is disabled case.

It should not set PHLE when PCH HOT is disabled.

Hsd-es-id: 1506731748
Original commit date: Fri Aug 24 11:30:30 2018 +0800
Change-Id: I638dc0582b5957ea85acc3bc27dc0d3e0281fbee
Original commit hash: dc4f706d4de4fbe664d3d297096c49d1d41a087c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibIcl.c

================================================================================ 
Commit: ca0887b7b370adb14ba0a309e5f9d83c8169a563 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:24 2018 -0700 
-------------------------------------------------------------------------------- 
update BIOS_ID to v2351

Hsd-es-id: N/A
Original commit date: Mon Aug 27 17:43:05 2018 +0800
Change-Id: Ia872e1f0e6382ece69cdda07f4dd755e47d888d8
Original commit hash: 95b71c0b2f86a683b20725b957c0f77e9acabc8b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 09f9bc7fc755d49d2c99ab94fc7cab335a82077b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:23 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Aug 27 02:31:02 2018 -0700
Original commit date: Mon Aug 27 02:31:02 2018 -0700
Original commit hash: 6ffb42454bd43ec9df716c06d7b66c6c7bd1f895

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f01d3fa589fce6de405949de373adff7c643d67f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:17 2018 -0700 
-------------------------------------------------------------------------------- 
Clickpad is not enabled in ICL-Y bios/ IFWI. There is no option to select Clickpad

Add I2C table in ICL-Y Rvpc board config patch table

Hsd-es-id: 1605785122
Original commit date: Fri Aug 17 15:04:22 2018 +0800
Change-Id: I142ba7a580a5f0f3a08d9bd51742b087094f6cd6
Original commit hash: 164077d052aa98b205e147c220bccd23de0d1100

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: d51870e1657ad002d80dea9e304bcd16c496922e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:16 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][Concurrency][HSIO] - Config D appears to have incorrect GPIO programming for power and reset.

Hsd-es-id: 1407587280
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Aug 21 16:02:26 2018 -0700
Change-Id: I4c160505628edb8a2ea1e8d9d6bd4f44c9658656
Original commit hash: 1637fe2f9e63da227c883355beea33b8d46f0144

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 8aef6db6b6f10eca7e32195a1caa1c87946a75b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:14 2018 -0700 
-------------------------------------------------------------------------------- 
Indicate that SD and eMMC is not present if it is function disabled

OSPM executes _PSx methods for SD and eMMC integrated controllers.
This is causing GPIO_A17 to be driven to incorrect state if SD is function
disabled. To fix that we define _STA method that will return 0 when SD or
eMMC is function disabled.

Hsd-es-id: 1506188514
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client_BIOS_IP_Plan.xlsx
Original commit date: Fri Jul 27 15:25:35 2018 +0200
Change-Id: Iad88bc4390f63577e1fa901bf50bda94cf7f6134
Original commit hash: 49cd5ae1d69619bec87debf72e3dbe7088c7451b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 4a92c16f181c55f7b71be92a398f43c3ebeb7289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:12 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Klocwork issues for Platform based on ICL Release_2254_00

Modify code for Klocwork issues
1. Add checking NULL
2. Modify data array check

Hsd-es-id: 1605358319
Original commit date: Fri Jul 6 18:38:51 2018 +0800
Change-Id: I86a4cdb8999867eef6cf32b96b6296c51414a72e
Original commit hash: 1722cdb814da54980d26e15ff0c2119def2d1816

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 7f4b16c58e9fe0b8409ba95e77acceb821da0ad2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:10 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Aug 26 00:10:36 2018 -0700
Original commit date: Sun Aug 26 00:10:36 2018 -0700
Original commit hash: 34c739456a5f9532df32c9f58b28731dcd0bf936

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d3d8267dd6fdc2d07d388f7d40675cc6060d0eee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Aug 26 00:08:40 2018 -0700
Original commit date: Sun Aug 26 00:08:40 2018 -0700
Original commit hash: 0adc5db437fc697b7d97228b7fc81b37088a618d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5eb3d4d4e8066c0671d158f15cf85b810b380ee7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Aug 25 17:11:18 2018 -0700
Original commit date: Sat Aug 25 17:11:18 2018 -0700
Original commit hash: b4c578ba93f29908f861d8c7ffdaa9e7fc7f5136

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e5a9376483419baa299f9cad71a77837d2b85fff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:01:00 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Aug 25 00:20:00 2018 -0700
Original commit date: Sat Aug 25 00:20:00 2018 -0700
Original commit hash: 6c08815a45c6a606b19423bcc73926d1bdfefd43

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8887913a8db325f215b7b1e3e34404343a39562a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Aug 25 00:03:01 2018 -0700
Original commit date: Sat Aug 25 00:03:01 2018 -0700
Original commit hash: a811a06597a0e7e59b9608d090485bb86daec262

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a694931fc012424b4b31e233cf8a7d5232296c03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Aug 24 23:39:36 2018 -0700
Original commit date: Fri Aug 24 23:39:36 2018 -0700
Original commit hash: 1851de43aabc540dda4a22a1edc5b09699477e7c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h

================================================================================ 
Commit: f75379e40a0c7614f9dea287f954317e476f88ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:55 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Aug 25 00:36:41 2018 +0000
Original commit date: Sat Aug 25 00:36:41 2018 +0000
Original commit hash: d7696f9d5d86b344e91d8418b2dbace58f0b4f9f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61bf26f63d53b0386155a53d67fdd81381ffc3f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:54 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] CADB Rotation for DeSelects (ICL)

-Update SetupCadbVaPat() with rotating Victim/Aggressor Bits.

Hsd-es-id: 1305535405
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305535405
Original commit date: Mon Jul 23 16:03:26 2018 -0700
Change-Id: I3ddc00a7741c1ffeacfd350999c9a38a722dc407
Original commit hash: 4d62acaed526b129144feeaf702ee7a7e653f00b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7e3cd9247840b5875aadcea6b71a61a07863bfcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:36 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 24 10:51:54 2018 +0000
Original commit date: Fri Aug 24 10:51:54 2018 +0000
Original commit hash: 2f6674b83a005254e748091543240f9853ec857e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06d027c951a2e8c01c0e336545b200569120c681 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Aug 24 03:05:13 2018 -0700
Original commit date: Fri Aug 24 03:05:13 2018 -0700
Original commit hash: 9423cb10c667d58a223482b30b853c2f3719342b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8cba8c57623eab910743417de274d51ab38f7421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Aug 24 01:45:05 2018 -0700
Original commit date: Fri Aug 24 01:45:05 2018 -0700
Original commit hash: 1f091ed76230f009e3364b1542cda8cda80c5d05

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0fc417b4de49c02c37fb44d4ca41198caf8e12b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:31 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] Remove Hard coded configuration

remove this hard-code from MemoryInit.c, and make sure that setup/policy/UPD defaults are 1 ?
  Inputs->TrainingEnables2.RDVC1D = 1;
  Inputs->TrainingEnables2.DCC    = 1;

also cleanup these two, check that the defaults are 0:
  Inputs->TrainingEnables2.TXTCO  = 0;
  Inputs->TrainingEnables2.CLKTCO = 0;

Hsd-es-id: 1305788530
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305788530
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Aug 23 12:27:05 2018 +0300
Change-Id: Idb130ef3d8d42d6e8b1309336c00d9471c76ee6a
Original commit hash: ff1507449e5d22b9a2eeb7c6a66ec2811da39a6c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 821ec7f757ae7981bc14282e7a7723711f0aab39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:29 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] Change IncRate in SetupIOTestBasicVA in CTE mode to log2(NumCL)

In CTE the Incrate is need to be Log2 of NumCL since it is used as exponential.

Hsd-es-id: 1305873687
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305873687
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Aug 22 13:37:38 2018 +0300
Change-Id: Id7d71003a71ca17eb3d741b5d318e1557af6667e
Original commit hash: 711321f1e2ef8862e879bed20a2c720f79c1b37f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: db338677c4753fad1608f26147f63fc66ab66612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:27 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS remove platform debug consent option Enabled (DCI OOB+[DbC])

To support DbC2 with lower PS, DCI OOB and DbC start to have different setting for EXI MPHYPG. DbC2 needs to enable it which results in DCI OOB disconnection. They can no longer combined in one option for exclusive setting.
Noted: The user can no longer choose PDC (DCI OOB + DbC) option since this change, and specific probe must be chosen for connection.

Hsd-es-id: 1407675776
Original commit date: Thu Aug 23 16:32:34 2018 +0800
Change-Id: I2fe08e1c748db186e172d9bd3648873fb4ba163e
Original commit hash: c173cd0c44c3329c340a80939ece1b82f9d9c663

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/DebugSetup.c
IceLakePlatSamplePkg/Setup/DebugSetup.hfr
IceLakePlatSamplePkg/Setup/DebugSetup.uni
IceLakeSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
IceLakeSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
IceLakeSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c

================================================================================ 
Commit: 9322fd069fe993eef406cf5195f154064c1a959f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:23 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 24 02:41:11 2018 +0000
Original commit date: Fri Aug 24 02:41:11 2018 +0000
Original commit hash: 16f03cbf9e1c9bf24fe57d61e1bb28090361031e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ed9fcd582e40bce98236a58b85294658965b443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:20 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS needs to integrate ICL C0 production patch 0x06

BIOS needs to integrate ICL C0 production patch 0x06 for C0 PO.

Hsd-es-id: 2205371229
Original commit date: Thu Aug 23 12:07:11 2018 -0700
Change-Id: I45dc7653ef93fd57118ecf5eac858e01d430f549
Original commit hash: b6561bd7216dd640a18e2f6399418389b9032975

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: f55c6078803315eb8b48685fb0d87baca9ca46ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:17 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] DIMM RON Training

1. Enable Dimm Ron Training in Bios Setup (default enable).
2. Merge EV changes to support this training.
3. Enable clock gating feature

Hsd-es-id: 1305788415
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305788415
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Sun Aug 12 18:22:11 2018 +0300
Change-Id: I0d414bdcaff701e2a58d74fc9a06b0a70f34624d
Original commit hash: daf9028b44febad870947d2216ba44e364b60896

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 247c3f5647ee2d9d1c5a4eeb764af9435ea8ad00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:10 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Aug 23 08:09:58 2018 -0700
Original commit date: Thu Aug 23 08:09:58 2018 -0700
Original commit hash: dea3f3687ad47e4d02ca4b843e62b9781075650f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: abd1b1ff27054da13256edd6b38cc136f3b68c16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 10:00:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Aug 23 04:28:14 2018 -0700
Original commit date: Thu Aug 23 04:28:14 2018 -0700
Original commit hash: aab1faa328dcd17b174c5a3ec9d8f1f8c7e258bd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8c7bed05bbb4bf3af08193c263f45fd65f0160f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:43 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2343_01

Hsd-es-id: N/A
Original commit date: Wed Aug 22 16:58:04 2018 +0800
Change-Id: Ic0a249e0d78f3f4612f3aa28160c5fb3e4ab0c6c
Original commit hash: c4f2e757c40760a5163f2c55dacdf8722f3dffec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b329e198b38cb01b14cfdc10478326164e41a7cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:42 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "IceLakePlatSamplePkg: BIOS not exposing SMBIOS TPM Device (Type 43) table."

This reverts commit 24689c8d7f3bc27b04828ed0b560a1586a82e5d0.

This commit causes iGfx device yellow bang, issue can be seen on ICL U/Y/YN.

Hsd-es-id: 1506728541
Tracker-link: N/A
Attestation-link: Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Aug 22 01:47:32 2018 -0700
Change-Id: Ice6c06e579518a9e7c3d298ea422efa270c2dbb3
Original commit hash: 8053cdf3cc342a381055c707b5b294538958aad0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/DxeSmbiosTpmDeviceLib.h
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLib/DxeSmbiosTpmDeviceLib.c
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLib/DxeSmbiosTpmDeviceLib.h
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLib/DxeSmbiosTpmDeviceLib.inf
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLibNull/DxeSmbiosTpmDeviceLibNull.c
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLibNull/DxeSmbiosTpmDeviceLibNull.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 096d31e5d9d712324ff44423f7087ae50be23604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:40 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Wed Aug 22 01:24:51 2018 -0700
Original commit date: Wed Aug 22 01:24:51 2018 -0700
Original commit hash: 7b28d01e54a66cba8cb2288958f4c3a944ab3620

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 05de901669ca015d8660dac3102c9ee90261db7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:37 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Aug 22 00:35:18 2018 -0700
Original commit date: Wed Aug 22 00:35:18 2018 -0700
Original commit hash: bdef0c71bac49d137d9a678caf208aab09705949

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6e8b50afcf7113085acbaf707a97daa64b6f3111 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Aug 22 00:29:19 2018 -0700
Original commit date: Wed Aug 22 00:29:19 2018 -0700
Original commit hash: 7396a6f388d29eee72bf80a17c8835f1099d908c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fdd04374101e1481918134f1b8eed7419a3ec2ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:28 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2342_01

Update BIOS_ID to v2342_01 for IceLake labeling purposes

Hsd-es-id: N/A
Original commit date: Tue Aug 21 13:42:52 2018 -0700
Change-Id: Id2329afae4c314cf9c5816d1e6398e79581efa63
Original commit hash: b858f8025a61f7cde32d139fb8e90f1b1b4351b1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ec4a6bc4c24ea1b0c9efbf105100f520cd18df9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:27 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL B0 Patch 0x1E

Update ICL B0 with Patch 0x1E

Hsd-es-id: <HSD-ES Number>
Original commit date: Tue Aug 21 12:20:35 2018 -0700
Change-Id: I59c2dd25a5efc19c78e726254b26943c18e37230
Original commit hash: e0925c0af537c78b5c8bc1491bf140f0a1379747

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 2c74140d2ebed7b9cb965968651b00bd0fa04c3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:25 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL_FSP] FSP explicitly programs GSPI Chip select mode to HW mode

Added new policy for HW/SW Contorl
Fixed various Serial Io header typos

Hsd-es-id: 1506492461
Original commit date: Fri Aug 10 16:06:05 2018 -0700
Change-Id: I83f4abdd977930a49e030cb83efd947a1f511c17
Original commit hash: c8eaaca2b51946d998bc1aa95e2091208f6f4d38

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIo.h
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c

================================================================================ 
Commit: c024c1114b8b97bc4b02f6554fc9f6aaa679080d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:22 2018 -0700 
-------------------------------------------------------------------------------- 
ICL42 CPUID fuses to LIRA mapping - more Si steps added and Integrate ICL C0 Patch 0x04

There have been changes made to the Bx Stepping where B<4 will have one CPUID and B >= 4 will have a different CPUID.  Cx Stepping CPUIDs will also need to be updated, along with the new C0 Patch being released.

Hsd-es-id: 1305876057; 2205144704
Original commit date: Thu Aug 16 11:23:01 2018 -0700
Change-Id: Ic8fc59b109075cf59f5c07318a74495c2b48c776
Original commit hash: 91eee52fd7d093ce82c346a8e623eba5dfc4ad48

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakeSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 977bc0f16d665f5982f82516d5c9addde1cf4d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Aug 21 03:54:29 2018 -0700
Original commit date: Tue Aug 21 03:54:29 2018 -0700
Original commit hash: 9343594d85ff401ade70362bef2f198fe8bdc310

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b2883c40431bb0884f6f1e43945ca1db794cdd4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:07 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2342

Hsd-es-id: N/A
Original commit date: Tue Aug 21 17:34:15 2018 +0800
Change-Id: I0234e48a9e4ea61d0bc02262b08ab9317c75d14f
Original commit hash: 1d6a25a4923915686583d7037eb18009a7e57252

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f1803f119648f211fa8b3291097d2ff9255df87f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:06 2018 -0700 
-------------------------------------------------------------------------------- 
Modify the FlashMap to prevent XCode build error

Hsd-es-id: N/A
Original commit date: Tue Aug 21 17:23:44 2018 +0800
Change-Id: I8d9d7069ea8f7f498fb5aea9d0c30513ba2bb0f0
Original commit hash: 84928ffb420df5986c0aac20829cac46252351ff

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf

================================================================================ 
Commit: 5c0e235c4e58587f0f1c4ebed91d36863e632500 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:03 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-YN-B1-PO] BIOS needs to enable internal pull-up to retimer TCK pin GPIO (gppc_c_1)

Changed C1 Tx state to High.

Hsd-es-id: 1407634117
Original commit date: Mon Aug 20 13:02:07 2018 -0700
Change-Id: Ib71ec374b252bcc538235e1e5e2efbab7fc5565e
Original commit hash: 4f7882aa779dd072aa20c0b69edde61139fb8b28

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h

================================================================================ 
Commit: 81349c1a90639cf20de0ededc12090b5b388a3d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:02 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Fix VS2010 and VS2013 compiler error

With VS2013 or VS2010 compiler, warning C4013: 'snprintf' undefined will
report, because snprintf is added since VS2015. For VS2013 or early
version, _snprintf or _snprintf_s can be used.
Also fix error about Variable declaration must follow the rules of C89.

Hsd-es-id: none
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Cc: Liming Gao <liming.gao@intel.com>
Cc: Yonghong Zhu <yonghong.zhu@intel.com>
Original commit date: Thu Aug 16 16:31:36 2018 +0800
Change-Id: Ibb30f020e6c04dd229577409dc74e88d17fe54f3
Original commit hash: ef59a271d4f8b9a2e4affd42d7281a27bac0a544

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

================================================================================ 
Commit: 3d72811b817eee407ebca8fec10eafeb5d0d26b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:59:00 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/FCE: Fix VS2010 and VS2013 compiler error

With VS2013 or VS2010 compiler, warning C4013: 'snprintf' undefined will
report, because snprintf is added since VS2015. For VS2013 or early
version, _snprintf or _snprintf_s can be used.
Also fix the Variable declaration must follow the rules of C89.

Hsd-es-id: none
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Cc: Liming Gao <liming.gao@intel.com>
Cc: Yonghong Zhu <yonghong.zhu@intel.com>
Original commit date: Thu Aug 16 16:30:41 2018 +0800
Change-Id: I6481ce746f083fefcfc28316d8a75e406c12a05b
Original commit hash: 0a5c0a2ababecdaae6fa7b532c15fd89629c0dfe

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FCE/Source/BfmLib/BfmLib.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.h

================================================================================ 
Commit: b2a17e212b657d32838284a5cce7ba99fad36b5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Aug 21 00:01:54 2018 -0700
Original commit date: Tue Aug 21 00:01:54 2018 -0700
Original commit hash: ffff848a93abb3155614542a6cec011b517fe9d9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 4db46e7e9825f6a6b84e24fcda5cc33c976f2f3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:58 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 21 06:11:17 2018 +0000
Original commit date: Tue Aug 21 06:11:17 2018 +0000
Original commit hash: f40f1adac6e587098f71c510a4ea679c908bd703

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59bed1904127c2a341d3f119d91057c8f09b366e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:56 2018 -0700 
-------------------------------------------------------------------------------- 
Increase FVMAIN size to prevent XCode EDKII build fail.

Hsd-es-id: N/A
Original commit date: Tue Aug 21 12:35:10 2018 +0800
Change-Id: I17cc10f482a546eaeecc2f92017c2b8a24aef58f
Original commit hash: 36047a543ce7ee0b81a2f059173b1449925e3b12

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf

================================================================================ 
Commit: a17c6989c1e42b3d5b00ee0e4bf78630313d5156 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:55 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] IncRate was set to NumCL in SetupIOTestBasicVA

SetupIOTestBasicVA() programs IncRate as linear number instead of exponential.
Hence 64 (LP4) or 128 (DDR4) is clamped to 6-bits field becoming 63, which is 2^63 rotation, so effectively victim bit never rotates.
Solution: Set IncRate to 4, to rotate every 2^4 cache lines

Hsd-es-id: 1305873687
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305873687
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Aug 15 11:23:19 2018 +0300
Change-Id: I121d6b90d2a6706d542dc3ef2afe790fb7138225
Original commit hash: dcba29541e169703bcd68ac631e8c91585cd32d9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f4bc698ea537df4c53e92a27c6f2ac43fa2dfbaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:54 2018 -0700 
-------------------------------------------------------------------------------- 
Need to add FV space to MICROCODE_FV for C0 Microcode Patches

Taking one block of space from TestMenu for FSP Debug builds.

Hsd-es-id: 2205140746
Original commit date: Mon Aug 13 16:53:36 2018 -0700
Change-Id: Iab20987ef63ff8b42f4f8e64e0be01dd0d350df7
Original commit hash: 8936c4500ef54b5c7f9a430a956113d066059864

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf

================================================================================ 
Commit: e0c44930f1b3eb9a35ab9fde5de7d09dd27600e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:51 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Clean up unused EC Q event from BIOS

Remove not used Q86 & Q76 ,change Q87 to Rotation Lock release even and change Q8B to Rotation Lock press event

Hsd-es-id: 1506400254
Original commit date: Fri Aug 10 20:10:28 2018 +0800
Change-Id: I232ea82111fe014e08f566f988a25aa118fd7e3a
Original commit hash: 65a2d3dd346d88fd0bf93808f7060c7bca99ea4d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 5f4795db30ddb5afde7fbfc6f1adcc8a3f700e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:49 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][DPTF] FPS throttling is not happening with 2D-camera participant (both UF & WF) in DPTF

Changing the control id in the PPSS table to be a % value and not an index

Hsd-es-id: 1605040170
Original commit date: Fri Aug 10 15:59:47 2018 -0700
Change-Id: Ie4e1f39fab5e959be3fce67275ca2f9ad5c97242
Original commit hash: 87e95643ef112a4e5a4aadac6338544c9911e408

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/CameraParticipant.asl

================================================================================ 
Commit: 982bb9414a239faf97d0d5c8c4f8c8e0f59397a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:48 2018 -0700 
-------------------------------------------------------------------------------- 
Update IceLake BIOS version from 2336.00 to 2341.00

Updating BIOS-ID manually because of TC auto update issue.

Hsd-es-id: N/A
Original commit date: Mon Aug 20 10:14:13 2018 -0700
Change-Id: I3aef28d49c64f4bc9e59b28a047779075e45bcee
Original commit hash: e269ba463d015684ee87a35a325168fd5229abcb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c77fcff98e5197244aef3dfa317cc95ae349ec2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:45 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate core eMMC driver

This commit introduces core eMMC driver to client platform
project. To switch from old platform driver to new core driver
we had to rework the eMMC HS400 tuning which had a dependency on
the BlockIo protocol installed by the old driver and fix a couple of
issues in the core driver. Old platform driver has been removed from the
project completely.

Changes done to the core driver:
1. Fix the HS400 switch sequence. Core driver has a wrong HS400 switch sequence
in which it will try to execute SEND_STATUS while link is at wrong frequency in
High speed timing. This will result in no response from card.
2. Introduce eMMC driver strength selection protocol which allows platform code
to pass desired driver strength to the driver.

Changes done to the HS400 software tunign:
1. Software tuning is now disabled by default since it isn't neccessary
for correct eMMC operation at HS400.
2. Software tuning module doesn't depend on the platform-provided BlockIo
protocol anymore. Instead it uses it's own code to access eMMC. This is to ensure
that OEM can opt to integrate the eMMC driver if boot from eMMC isn't desired. Integration
of the eMMC driver is also made easier by this change.

Hsd-es-id: 1806191007
Original commit date: Tue Mar 27 15:51:20 2018 +0200
Change-Id: I8d9f3850be91d3df7923e5b16b98a3dd33211b73
Original commit hash: 9bab55bd43f58141211c0a84b2fa35ac9182b4ba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Features/EmmcSoftwareTuningStorage/EmmcSoftwareTuningStorage.c
IceLakePlatSamplePkg/Features/EmmcSoftwareTuningStorage/EmmcSoftwareTuningStorage.inf
IceLakePlatSamplePkg/Features/SdMmc/PlatformEmmcDxe/PlatformEmmcDxe.c
IceLakePlatSamplePkg/Features/SdMmc/SdControllerDxe/ComponentName.c
IceLakePlatSamplePkg/Features/SdMmc/SdControllerDxe/MmcHostDxe.inf
IceLakePlatSamplePkg/Features/SdMmc/SdControllerDxe/SdHostController.c
IceLakePlatSamplePkg/Features/SdMmc/SdControllerDxe/SdHostDriver.c
IceLakePlatSamplePkg/Features/SdMmc/SdControllerDxe/SdHostDriver.h
IceLakePlatSamplePkg/Features/SdMmc/SdMediaDeviceDxe/ComponentName.c
IceLakePlatSamplePkg/Features/SdMmc/SdMediaDeviceDxe/MediaDeviceDriver.c
IceLakePlatSamplePkg/Features/SdMmc/SdMediaDeviceDxe/MediaDeviceDriver.h
IceLakePlatSamplePkg/Features/SdMmc/SdMediaDeviceDxe/MmcMediaDeviceDxe.inf
IceLakePlatSamplePkg/Features/SdMmc/SdMediaDeviceDxe/MmcSdBlockIo.c
IceLakePlatSamplePkg/Features/SdMmc/SdMediaDeviceDxe/MmcSdTransfer.c
IceLakePlatSamplePkg/Include/IndustryStandard/CeAta.h
IceLakePlatSamplePkg/Include/IndustryStandard/Mmc.h
IceLakePlatSamplePkg/Include/IndustryStandard/SdCard.h
IceLakePlatSamplePkg/Include/Protocol/EmmcDriverStrengthProtocol.h
IceLakePlatSamplePkg/Include/Protocol/SdHostIo.h
IceLakePlatSamplePkg/Include/ScsEmmcSoftwareTuningVariable.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/Override/DoxygenRpOverride.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/ComponentName.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/EmmcDevice.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdDevice.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHcDxe.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHcDxe.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHcDxe.inf
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHcDxe.uni
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHcDxeExtra.uni
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHci.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHci.h
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Pch/Include/ConfigBlock/ScsConfig.h
IceLakeSiliconPkg/Pch/Include/Protocol/PchEmmcTuning.h
IceLakeSiliconPkg/Pch/Include/Protocol/ScsEmmcSoftwareTuning.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsScsSd.h
IceLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsSdHc.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcCardCommunication.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcSoftwareTuning.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcSoftwareTuning.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcSoftwareTuningIcl.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcSoftwareTuningIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/Scs.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgDxe.dsc

================================================================================ 
Commit: 4e750a6926d48cd9c72982cbe19c46a404daa4ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Aug 20 01:53:35 2018 -0700
Original commit date: Mon Aug 20 01:53:35 2018 -0700
Original commit hash: bf105dfde00515e87df12e1f6e247a0adfbeddee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4e3f70f37e8cc6724b4e4c523b703ab9b483aae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:30 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-SDS:BIOS not exposing USB SS Physical connectors for USB PORT Disable override

Follow HSIO mapping for ICL U SDS settings show USB Port on setup.

Hsd-es-id: 2204436262
Original commit date: Tue Aug 14 14:29:07 2018 +0800
Change-Id: Id3959221ae1b00c57e2dc09325169e346d9513df
Original commit hash: ba25be07e5e8bb5cfb28d034df31703acc58ccb4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: 1b3b66aca61439b356b45f67c2d9b50555f3244a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Aug 19 00:21:55 2018 -0700
Original commit date: Sun Aug 19 00:21:55 2018 -0700
Original commit hash: 8fffad5cbacd93569d5f8ede829c8759ce437f47

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2354b49dde482faa6fee4023ff4852b3afde4838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:22 2018 -0700 
-------------------------------------------------------------------------------- 
LTR enabling policy is not getting updated

Hsd-es-id: 1606376892
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Aug 14 02:31:16 2018 +0530
Change-Id: I2f642ddd7d7e9a87792e35fc4188cc2d1110623b
Original commit hash: 20e71121f73f8f23802add7ce3dfa7d4fd6290d0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 52599c6736e5be3767df8a39fa29565ad7118649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Aug 18 00:28:37 2018 -0700
Original commit date: Sat Aug 18 00:28:37 2018 -0700
Original commit hash: a6030763c87055ddd2c7ed63d0d2ab115bc4c7ed

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2cdb2f1308ae2de91cb0fb84a71577fd2c899707 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Aug 18 00:08:58 2018 -0700
Original commit date: Sat Aug 18 00:08:58 2018 -0700
Original commit hash: b9c79930d3c2b8f17c031b6ad185798eef664a91

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0df57714737a0f5148ee1343f8130f4f92a0a179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:15 2018 -0700 
-------------------------------------------------------------------------------- 
Klocwork issues for AMT and ME based on ICL Release_2312_01

Resolution: Fix ME/AMT Klocwork issue.
Impacted Platform: ICL platforms.

Original commit date: Mon Aug 6 16:28:06 2018 +0800
Change-Id: I27c62e60eb740cc3fb0f80408049d3bf1d7f960f
Original commit hash: c4eec35f61c406f14d13b2a2627876597c35cf2b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/UsbProvision.c
IceLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
IceLakeSiliconPkg/Me/Include/Private/Library/MeInitLib.h
IceLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.c

================================================================================ 
Commit: dbb5ee9b2eb59d1850b160fbdbdabafafaab6998 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:10 2018 -0700 
-------------------------------------------------------------------------------- 
CPU SMM PCDs implementation clean up

The PCDs declared in dsc file should match the offset in the CpuSmm variable.
UpdateCpuSmmEnhancedPolicy() never works and can be removed.

Hsd-es-id: 1506444842
Original commit date: Tue Jul 31 12:00:09 2018 +0800
Change-Id: I6771a066bd37cefbac4bafb521b81ca4714122e6
Original commit hash: aee40d7ceee1717625ffc62f16d7d025651a829b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PolicyInitDxe.c
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: ff540053be35d9dc7fec76a2aba549ad31633d17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:58:08 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL][Camera][BIOS]change camera BIOS for ECR: 3-camera in one PMIC feature

Adding ECR 3-camera in one PMIC in setup menu

Hsd-es-id: 1504657276
Original commit date: Thu Aug 9 18:42:52 2018 +0800
Change-Id: Ic1cbb02fd446afc8531c4174ce6c707ada73834d
Original commit hash: 76a4c2b65a20fe1da52c71e922322860f8c0fe85

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 2aa9aa90e927c5a0d170a86a198ab744db6f27dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Aug 17 05:23:24 2018 -0700
Original commit date: Fri Aug 17 05:23:24 2018 -0700
Original commit hash: 067850fed0cb9ecb97e44e8dc582cbda1bb5065f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0addb3474795f58fdcc8a8131da7a7de0c84bdca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Aug 17 01:01:53 2018 -0700
Original commit date: Fri Aug 17 01:01:53 2018 -0700
Original commit hash: a9d920b05379dc376d82cc86ed118bce9cfc0565

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: af07b85cb22e39b2055d7898d8845fbc80ed6a73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:49 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg/IceLakeSiliconPkg: : GCC 5.1 Build error ICL RC FSP release

Solution: This patch fixes those uninitialized EFI_STATUS variable error during
GCC build inside Google Chromium envionment.

Hsd-es-id: 1506648264
Attestation-link: CannonLakePlatformSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Aug 14 09:55:27 2018 +0530
Change-Id: I7463e3c97ce1b5793a9e31115e8a2fcf9f9fa6ba
Original commit hash: b9915bb285fb5d383260629d680b35cfa232d27e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: 314408c935cc52ab189544db126c04c58f46c4e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:42 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: BIOS not exposing SMBIOS TPM Device (Type 43) table.

Build and install SMBIOS TPM Device (Type 43) structure.

Hsd-es-id: 2204103083
Original commit date: Thu Aug 2 11:03:40 2018 -0700
Change-Id: I29412f09610e05c85764b81c37592289968c5bb9
Original commit hash: 24689c8d7f3bc27b04828ed0b560a1586a82e5d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/DxeSmbiosTpmDeviceLib.h
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLib/DxeSmbiosTpmDeviceLib.c
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLib/DxeSmbiosTpmDeviceLib.h
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLib/DxeSmbiosTpmDeviceLib.inf
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLibNull/DxeSmbiosTpmDeviceLibNull.c
ClientCommonPkg/Library/DxeSmbiosTpmDeviceLibNull/DxeSmbiosTpmDeviceLibNull.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: c92fdf7e0ac5fcb42417babdafe6755dbdce4bd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Aug 16 02:31:17 2018 -0700
Original commit date: Thu Aug 16 02:31:17 2018 -0700
Original commit hash: a7c8611980935682209967f37ba166d7c664d82d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4c3cdfbb28c7d27acba5f1fc26a806f396318385 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Aug 16 01:17:27 2018 -0700
Original commit date: Thu Aug 16 01:17:27 2018 -0700
Original commit hash: 6b742e54e1f41ab139a5d40f7e4bafcbff178323

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1dea7b88136209f9006af8b9e2f8660ac512359e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:29 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg BiosIdLib: Have input parameter of GetBiosId() optional

Current GetBiosId() gets and debug print the BIOS ID found.
This patch updates it to have input parameter(BiosIdImage) optional.
Then caller can use GetBiosId(NULL) simply if it just wants to debug
print the BIOS ID, but not get the BIOS ID data.

CCB HSD: https://vthsd.fm.intel.com/hsd/cbcc/default.aspx#issue/default.aspx?issue_id=1375676
Hsd-es-id: none
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf

Original commit date: Mon Aug 13 13:54:06 2018 +0800
Change-Id: If40fdadf498d0c8b7ae9786e284b5b9e7e4d601b
Original commit hash: 94f878fee90e6d39e413edfcc99e280d81e4abfc

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Include/Library/BiosIdLib.h
BpCommonPkg/Library/BiosIdLib/DxeBiosIdLib.c
BpCommonPkg/Library/BiosIdLib/PeiBiosIdLib.c

================================================================================ 
Commit: 6f130e823320563c9bc1408d490328c367692909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:27 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/Tools: Add Script to detect not used items in DEC file

This script is used to detect unreferenced PCD and GUID/Protocols/PPIs
in package dec file.

Hsd-es-id: 1375667
Tracker-link: https://vthsd.fm.intel.com/hsd/cbcc/default.aspx#issue/default.aspx?issue_id=1375667
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Cc: Liming Gao <liming.gao@intel.com>
Cc: Yonghong Zhu <yonghong.zhu@intel.com>
Original commit date: Thu Aug 9 10:46:31 2018 +0800
Change-Id: I346fa663a2267e43efe87d3782656af330da8f75
Original commit hash: 20aea4c52f4e734ec374b678d8c7157f9bbbe98a

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/Scripts/DetectNotUsedItem.py

================================================================================ 
Commit: 0970f3424cff06aa81e191db603ccc23949781b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:25 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/Tool: Fix a bug to handle the image doesn't have VTF

when the input image is not a standard BIOS image, it doesn't have VTF
we should not report error directly, but still add/replace it without
rebase.

Hsd-es-id: 223370
Tracker-link: https://vthsd.intel.com/hsd/tiano/tracker/default.aspx?tracker_id=223370
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Wed Aug 15 14:21:51 2018 +0800
Change-Id: I1208afbf01bc38d2c15363f2c7019e4e1c8a86d6
Original commit hash: c635c7480c2018ab3cb20dd45a5a9a41fda23599

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c

================================================================================ 
Commit: 3a5f94d59f3ebdf0978e15fb8b95d05ea14ff861 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:24 2018 -0700 
-------------------------------------------------------------------------------- 
Remove the incorrect maximum size value from PlatformPkg.dsc file

The fourth field of PCD is the maximum datum size, not the token
value that used in the DEC file, and it should be a value that not
exceed 0xFFFF. Besides, it is optional. so this patch removed this
incorrect value.

Hsd-es-id: None
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Cc: Liming Gao <liming.gao@intel.com>
Original commit date: Tue Aug 7 11:22:09 2018 +0800
Change-Id: I4d1cba2517554730b14b469956ce05737f69138d
Original commit hash: 1a92722a6c66c9c1d61141b97e2e1cc277e99902

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 51506433a55a7ae262f141f7606d8525aa01a117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:23 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 15 23:45:05 2018 +0000
Original commit date: Wed Aug 15 23:45:05 2018 +0000
Original commit hash: 4c94a75fe04f2c02b510524dbfbdb7544592294d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c8fae65f9782da91730422e3df1d879b76174e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:21 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Remove old CNL W/A [HSD-ES][heia_soc][bugeco][cnl-u22-b0][1304481721][MC misses WPQ credits in case of 3 WPQ deallocation at the same time]

Change: MrcReadLevelingTraining() - Remove old CNL W/A [HSD-ES][heia_soc][bugeco][cnl-u22-b0][1304481721][MC misses WPQ credits in case of 3 WPQ deallocation at the same time]

Hsd-es-id: 1407622618
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407622618
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Aug 15 10:52:17 2018 -0700
Change-Id: I948da5d2dff8f863dd3c700d7a68814055f7a820
Original commit hash: 062ee803cd37ae90eab484ebc5ee4ab51ddd73f1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 6091b1885d66d6fcacb7fcc491c69cb2653adeac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:18 2018 -0700 
-------------------------------------------------------------------------------- 
ClientSiliconPkg: Add PackagesRevision.md

FSP customers need this information to know
what package revision for compiling FSP.

Hsd-es-id: 1506553767
Original commit date: Wed Aug 8 17:52:05 2018 +0800
Change-Id: I48c93394d3b2569de17192834e98e59f896591cd
Original commit hash: 46db8065ac4b2f61b68e916a068f163d39e24607

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Docs/PackagesRevision.md

================================================================================ 
Commit: 6acfc85b21b071bab25b7aab78e1ba356fe3da9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:13 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Aug 15 01:01:03 2018 -0700
Original commit date: Wed Aug 15 01:01:03 2018 -0700
Original commit hash: 469d886e6d72d3080c0b9e6baa0bfffe50748156

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: dea9f8509a0bb3aabe91e71ba9e55abe8d15c2d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Aug 15 00:57:00 2018 -0700
Original commit date: Wed Aug 15 00:57:00 2018 -0700
Original commit hash: 2ad6a3cf34f7e24dde77228b3a83a4c113089095

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 384f3976584242b17cdda8359821878f0693e4a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:09 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 15 04:43:42 2018 +0000
Original commit date: Wed Aug 15 04:43:42 2018 +0000
Original commit hash: dbee8f8c4c996db84cf0f0c16d7405318bf6d31d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca70ce745a58d207490e14fc09fa2bac038c1327 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:04 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Merge CNL-H MRC 0.5.1.47] ECC fix error display in Write Leveling Flyby

Assert seen in JWL with ECC DIMMs due to LShiftU64 is attempting to shift out of bounds, due to ECC Byte and limitation of UINT64 variable

Change: Fix for-byte loop to be only for non-ECC bytes, and handle ECC Byte printing separately, as Bit-level ECC error information would not fit within UINT64 variable.

Hsd-es-id: 2205143706
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205143706
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Aug 13 16:17:05 2018 -0700
Change-Id: Icd8da77865fede35b0a633ae5cfa4305b179410f
Original commit hash: 9cf71b4ac6834b408bc2e597db288fbb682a0ba8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: ba2be98f4ad3257630b703c5ff5a4f21ad7ecf6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:03 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 14 23:39:37 2018 +0000
Original commit date: Tue Aug 14 23:39:37 2018 +0000
Original commit hash: b22364268bb232536f965dff30db4c6dac9433be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0893e81491eb1f77851f6935cb4a45a11ed19e72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:57:00 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Merge CNL MRC 0.5.1.61] Dimm odt wrong input parameter prints in LP4

Issue: MRC is issuing warnings due to reading OdtPark and OdtNom in lp4
Change: initializing OdtPark and OdtNom paramteres, and read them only
for DDR4.

Hsd-es-id: 2205036500
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205036500
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Aug 8 15:46:07 2018 -0700
Change-Id: Iecf5cfc62096e86bcdf147d38f51366f44f871ed
Original commit hash: 570290a64547d6ecbe696498a85f947bb26faed5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a403f4052fec38b34df6cc030579be3d9e96ee46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:58 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 14 21:34:43 2018 +0000
Original commit date: Tue Aug 14 21:34:43 2018 +0000
Original commit hash: 6a8585387ebab03f28c7a43c5d83a13390212fbf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49b1273402f03726193f79f15da68a0ce0e18bad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:55 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC]PMO: ICL-U 3200 2Rx8 16GB So-DIMM function test fail , or not boot

Issue: Certain DDR4 dual rank Micron or Hynix memory won't boot.
Change: MrcReadLevelingTraining() - remove old CNL W/A for [HSD-ES][heia_soc][bugeco][cnl-u22-c0][1304604287][SPID rank FIFO overflow]
 which was aligning RxDqFifoRdEnRank to be the same for all ranks, and compensating with Roundtrip which was broken in Gear2.
 This bug is fixed in ICL so no W/A is needed.

Hsd-es-id: 1504760614
Tracker-link: https://hsdes.intel.com/appstore/article/#/1504760614
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Aug 14 12:22:56 2018 -0700
Change-Id: I3295e5d37cfbdeb587a6120cc59abd9356f3ce89
Original commit hash: 05839d50bed511a8396a05a9a4453d88666852e8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 831ce9e6a5e127436ff89235ebc2f0036d743476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:51 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 14 17:27:46 2018 +0000
Original commit date: Tue Aug 14 17:27:46 2018 +0000
Original commit hash: 754361943648807d5737a04e89f567e71bf9f001

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01e8959077c5558116530e67e8647e51e12e3af4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:49 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Aug 14 09:33:43 2018 -0700
Original commit date: Tue Aug 14 09:33:43 2018 -0700
Original commit hash: 1ad1efed813a4b744ef0b2aab21517cf9a6fcb29

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: dc3cd63f8c6d76ec99a83e64c0a2d110d3b8f9e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Aug 14 03:46:59 2018 -0700
Original commit date: Tue Aug 14 03:46:59 2018 -0700
Original commit hash: 7a02d337c0ff546e8f6e4f5d87363de3d2a27310

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e1745e1ca192fe146ce6b786110978fedb206083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:38 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1305828971][][ICL MRC][Enable Power saving features]

DataControl0.RxPiOn is set due to old CNL W/A; need to clear it for better power savings.

Hsd-es-id: 1305828971
Tracker-link: https://hsdes.intel.com/resource/1305828971
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Sun Aug 12 23:24:54 2018 -0700
Change-Id: Ibdb3ab9195a0da26403b6a1e6f4526c1a290409a
Original commit hash: b458e0b6574eae4b32914cc0983ef8f18f757c0d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: daecdc31fdb3e58a70c6f411af74af2acaa8d157 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:36 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL][Security] HSTI HstiStatusString Null check and memory zero clean prior Freepool should be implemented

Impacted Platforms: ICL
Resolution:

  Removed duplicated code for appending HSTI Status string through all configuration .c files (approximately 300 lines) and created a centralized function for concatenating and appending HSTI Status String message
  Zeroed mem prior releasing HSTI string message memory and using it

Hsd-es-id: 1407238477
Original commit date: Fri Aug 3 09:43:43 2018 -0700
Change-Id: Ia70fef8a8eaf8d174b408834410f7dd064e44514
Original commit hash: d781a47a587ec01cad4cede233a496995ca8b40a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HardwareRootedBootIntegrity.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePCHConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SignedFirmwareUpdate.c

================================================================================ 
Commit: 4a2cac1268f1d084adc27414fe779d39f7a5505e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:32 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U B0] PCH xDCI GCTL.PwrDwnScale Value Set to 0x1FFF after USB2 Host Connection

Added above 4GB support for both PCH and CPU xDCI while reading GCTL value.

Hsd-es-id: 1407440493
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Jul 20 10:00:06 2018 -0700
Change-Id: I029d000e4c488dfea662571cfb58d1425c88b1f9
Original commit hash: 052246955781f62c151f4e0763da2ffe8ebe2487

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c

================================================================================ 
Commit: 6b8a7101498da3334f7760ca7543385ea6d4d557 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:26 2018 -0700 
-------------------------------------------------------------------------------- 
Title: ICL_Security : Unexpected string is observed in HSTI debug log for Integrated device DMA protection configuration via HSTI [GT0]

Impacted Platforms: ICL
Resolution:

  Added check for GTO ICL ULT and IGD enabling bit prior executing Vtd1 tests at Integrated device DMA protection configuration .c file

Hsd-es-id: 1605860080
Original commit date: Thu Aug 2 18:01:07 2018 -0700
Change-Id: I853cfaf7139a53a7c6f9878eec7ab91aa5f0e564
Original commit hash: b9e8a4295b4928daeef34a08fe8d88231298b00e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c

================================================================================ 
Commit: 9b7536a434bb33c331374cf271a53fa25a89e396 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:20 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 13 19:19:59 2018 +0000
Original commit date: Mon Aug 13 19:19:59 2018 +0000
Original commit hash: d376e740d1cac9e2b5deaa3e76a018964fb2a2b5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c5a5e209a1abc108d4d863150220739b3aec19c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Aug 13 00:17:14 2018 -0700
Original commit date: Mon Aug 13 00:17:14 2018 -0700
Original commit hash: e71a26fec7eb9a4d11af833320f94598386e616d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7bef13890e032b9f92b0441564cdb5584e506263 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Aug 13 00:12:50 2018 -0700
Original commit date: Mon Aug 13 00:12:50 2018 -0700
Original commit hash: 1761aa975252b0a4cf662c114f98288e8a6ffbae

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 413fcacb3274b6aa31464a97ec7a69f84b1e50dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Aug 13 00:08:27 2018 -0700
Original commit date: Mon Aug 13 00:08:27 2018 -0700
Original commit hash: 5f80ce6a0f30b3490380ca242e6e77df083ba962

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5586f11483a0b8b7cc7eb4a8f6693f4066f3b4db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:01 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Aug 12 00:12:51 2018 -0700
Original commit date: Sun Aug 12 00:12:51 2018 -0700
Original commit hash: 2a8cf74455298639704f118207d31c37341c0fd4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5711f576ea862c1df9b963033410f4ca3739e1d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:56:00 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Aug 12 00:08:37 2018 -0700
Original commit date: Sun Aug 12 00:08:37 2018 -0700
Original commit hash: 331040694fc8a47248b394b8c34bdfe110220d2e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c792d9489af083ed0a8d0a3512dc499ed71cfa48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Sat Aug 11 23:34:01 2018 -0700
Original commit date: Sat Aug 11 23:34:01 2018 -0700
Original commit hash: 190b088369f063322652588921e3e4e1bc2cff90

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

================================================================================ 
Commit: 7b04e1cf6263b6904b544f96a19dc542200a733b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:58 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Add ACPI support for 2LM device"

This reverts commit 5d41e780d809285d823c986dff07cca41906a6be due to BSOD with ACPI_BIOS_ERROR.

Hsd-es-id: 1407468707
Original commit date: Sat Aug 11 19:08:33 2018 -0700
Change-Id: I3e8de4febf842ea28278511375fe58231ca06306
Original commit hash: 6868224b35def2e073086d6aa51309ede337870b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl

================================================================================ 
Commit: 68ebae2992211e0059d653480ef60c392bfe20b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:56 2018 -0700 
-------------------------------------------------------------------------------- 
Add ACPI support for 2LM device

Hsd-es-id: 1407468707
Original commit date: Thu Jul 26 14:26:38 2018 -0700
Change-Id: I01b88991876298e7c761048d6b95be3839cb82bc
Original commit hash: 5d41e780d809285d823c986dff07cca41906a6be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl

================================================================================ 
Commit: 89629888f4d33765436c5b42f30714d8cdc4c68b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Aug 11 17:06:46 2018 -0700
Original commit date: Sat Aug 11 17:06:46 2018 -0700
Original commit hash: 8b56c019ce8c6cedd78472db0e4a1998d81a205f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 4587d232343a48aba5e55a3c870692231147311e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:53 2018 -0700 
-------------------------------------------------------------------------------- 
_PSD not loaded in ASL if EIST is disabled and is required for HWP.

Hsd-es-id:2203960831
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xls
Original commit date: Tue Jul 31 11:30:52 2018 +0530
Change-Id: I551e4f732d5b2775b08f406a5a749870d5fd6dba
Original commit hash: ae696a34b0230cd03a3418e2ff178705802a1d39

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: cd27f9926b8557d71d7a11a1bbd1eea8ca475e2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:52 2018 -0700 
-------------------------------------------------------------------------------- 
FSP X64 Notify phase callback caused system hang in non-API mode

Resolution: Fix Corporate CSME keeps rebooting issue.
Impacted Platform: ICL platforms.

Original commit date: Wed Aug 1 17:19:38 2018 +0800
Change-Id: Ib00f161530285debc927a8af74a6a772f88108bd
Original commit hash: a7a36094067dc8e80fec329642e5d7a63ab71fb7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInitDxeFsp.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInitFsp.c
IceLakeSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: 99202adb6dd533d9ea3ee12a7d33b5e8db49f01e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS][RTD3] Integrated Thunderbolt RTD3

Hsd-es-id: 2201490943
Original commit date: Thu Jul 12 12:31:22 2018 +0800
Change-Id: I1c89c3bcd2acfaf7778c281f0497bd4dca166f33
Original commit hash: 17994fe60eb033c0ed5188fbb73281d2f74c1123

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXdci.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXhci.asl
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostDma.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c
IceLakeSiliconPkg/Tbt/AcpiTables/ITbt.asl

================================================================================ 
Commit: c13d37796445851075184e77bf95ac3da34618b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:48 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL Y][ICL N] Source clocks are not mapped properly to ports on ICL YN platforms
[Tracking] [ICL-LP][Concurrency] HSSIO Configs A,B,C and D fail to boot with IFWI greater than WW8

There are 2 changed pushed here,
one is related to ICL-YN, disabling unused source clocks
second is fix for regression seen on ICL-U HSSIO cards.
Tested on actual platforms and checked they fix the issues.

Hsd-es-id: 1407507476, 1406903285
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Aug 7 12:04:17 2018 -0700
Change-Id: I23632730f01115398bf3dd23bfa35153ec325d45
Original commit hash: 64475f035a185186b580763a80dee8c56b61daec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h

================================================================================ 
Commit: ccd81fd7c89f2f89acaf4fee0454505ebeba01c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Aug 11 00:12:57 2018 -0700
Original commit date: Sat Aug 11 00:12:57 2018 -0700
Original commit hash: d6699789f3fb802bfb15f60182c4b431db3fffca

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7729156ac76fdfdcb0058b5f3f278f01374589a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:42 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Aug 11 00:08:39 2018 -0700
Original commit date: Sat Aug 11 00:08:39 2018 -0700
Original commit hash: db019ca943079b689c9bfc7940d70b11874dfdcb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2c211a954120c63990dfbd691efc8abca69949c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:40 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Aug 10 23:38:48 2018 -0700
Original commit date: Fri Aug 10 23:38:48 2018 -0700
Original commit hash: a4b3821cf58dd1fcb088462e8bbac89b94b3b62b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 73dcf708efe9b2da1a01fb80dedcdf7c7ef542b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:39 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Platform is not booting at maximum capacity of 128GB with 16Gb memories Full populated stopping in PC 0xb800"

This reverts commit 0ed2e45fc60cfc00149688e75a4fc1dd8d54c6a7 due to CS Issue.

Hsd-es-id: 1606271367
Original commit date: Fri Aug 10 17:31:53 2018 -0700
Change-Id: Idb63be3fc7344d304274768c36fe23a09fd18a98
Original commit hash: d3ae54fd93f4ec932a2012a68f2e0926c7a1a2ee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/FspInit/Pei/FspInit.inf
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.h
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
IceLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Include/Library/SiMtrrLib.h
IceLakeSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
IceLakeSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
IceLakeSiliconPkg/Override/DoxygenSiOverride.h
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.uni
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Ia32/MpEqu.inc
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Ia32/MpFuncs.nasm
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Microcode.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.h
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.uni
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/X64/MpEqu.inc
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf

================================================================================ 
Commit: 9c55e528f123ec9ccace6e800a8e47b39d01081d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:37 2018 -0700 
-------------------------------------------------------------------------------- 
Reverting - [ICL] Enable BIOS Guard

-Due to MTRR integration issue, temporarily Disabling BIOS Guard again to prevent performance hit

Hsd-es-id: 1407207769
Original commit date: Fri Aug 10 16:27:59 2018 -0700
Change-Id: Ib814b416ab0090479fa32a55548387e35b82df24
Original commit hash: dba3c07562e18c0d8fc89d8a36ca20417257ce59

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 31a4b2fed745ded83c6abc9d107aa8c27da5c65a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:32 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 10 20:45:16 2018 +0000
Original commit date: Fri Aug 10 20:45:16 2018 +0000
Original commit hash: 5262ebcb98fb4868cacd41e7810adbe0d21e57ef

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc42edde88764af4596d45ae69c64ad4e39d0215 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:27 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1407588439][][ICL MRC][Add SpdPresent jumper support to YN / UN boards]

Add support to use SPD EEPROM based on SpdPresent jumper on ICL-YN and ICL-UN boards.

Hsd-es-id: 1407588439
Tracker-link: https://hsdes.intel.com/resource/1407588439
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Aug 10 09:40:48 2018 -0700
Change-Id: I253c08c09815f7acdd400d3bf0707a5f88091077
Original commit hash: cb03a7eed8ce4385d05d6d5fca4e1fcd3ef066da

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 53d252d972ffc6be360bb57c376a4089478a6109 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:13 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Aug 10 00:12:54 2018 -0700
Original commit date: Fri Aug 10 00:12:54 2018 -0700
Original commit hash: 2cbca25ef6e1281ea0ce74bbbb2c27d71148196e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 15b4f343a77d7ec3799a1e29854da1bf8c308f45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:12 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Aug 10 00:08:21 2018 -0700
Original commit date: Fri Aug 10 00:08:21 2018 -0700
Original commit hash: 5ea2f8e5d0a402f3b26e19e4c6771bdfa79921f2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 90b9b685ec249cd203528fe2633aa8f5800b3fe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Aug 9 23:45:18 2018 -0700
Original commit date: Thu Aug 9 23:45:18 2018 -0700
Original commit hash: 619cf6fd4bfd295fa2e6d34cc4f6722826407986

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: fc3ee84ea74af9a8b75f297158d32892ff09ec91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:09 2018 -0700 
-------------------------------------------------------------------------------- 
FSP should not install MP_SERVICE_PPI if it is already installed.

Locate gEfiPeiMpServicesPpiGuid in FSPS.
If this ppi is installed (Bootloader install it in non API mode), don't install MP ppi in FSP.
Otherwise install gEfiPeiMpServicesPpiGuid in FSP.

Hsd-es-id: 2204836103
Original commit date: Wed Aug 1 16:59:32 2018 +0800
Change-Id: Ida7011cbdf31cc4a39a7818dea8a2b082fa41eb8
Original commit hash: 2752ba84a346104f9d49c8874cd6dd29fac62c32

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c

================================================================================ 
Commit: 3e928c4ef51794e8263fdc6c143daf8f0f494a46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:06 2018 -0700 
-------------------------------------------------------------------------------- 
Clear UHS II features support in SD card capabilities bypass

Our integrated SD card controller advertises support for UHS II
features by default which is not actually true and might cause
undefined driver behavior. To prevent that BIOS will clear support
for such unsupported features.

Hsd-es-id: 1407486144
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Jul 30 16:33:13 2018 +0200
Change-Id: I53c91f7630a9f884d138acccf8163e8389b0bf3a
Original commit hash: c0dbb9ada2e90237ae7c89759e57035906549f0a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsSdHc.c

================================================================================ 
Commit: cac2f15515bb51bf2d86b76a4bdec26a338504cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:55:01 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: TrustedDeviceSetupRestricted Add new FV

Add a new FV for the TDS Extension application

Hsd-es-id: 2204098018
Original commit date: Tue Jun 26 09:35:52 2018 -0700
Change-Id: I8f31d29f7694d814df870d01a073230cdc680471
Original commit hash: 89e111499914b73c7cf69ee2012982d6c9e0e5e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/BiosInfo/BiosInfo.c
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
IceLakePlatSamplePkg/FlashMap/SIZE_70_UEFI_BOOT.fdf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: a9717277800d11c53c144e2f80f711bbafcef062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:58 2018 -0700 
-------------------------------------------------------------------------------- 
ICP-LP Cx Integrate Chipsetinit Version 1

Hsd-es-id: 2204982078
Original commit date: Mon Aug 6 11:19:24 2018 -0700
Change-Id: Id6b107cea4197322dfbda9275ecd7d251c23cc8a
Original commit hash: 675ff11caa97a5e6b0661ba3057f1287982695a8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PchSetup.c
IceLakePlatSamplePkg/Setup/PchSetup.h
IceLakeSiliconPkg/Include/SiFvi.h
IceLakeSiliconPkg/Library/Private/PeiSiFviInitLib/PeiSiFvi.c
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Cx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Cx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioCx.h
IceLakeSiliconPkg/Pch/Include/Private/PchHsio.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioCx.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibIcl.inf

================================================================================ 
Commit: 699c70f79aa471656bd315c94f098215b3cde410 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:54 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Enable BIOS Guard

-Enable BIOS Guard by default
-Add/Update debug print statements

Hsd-es-id: 1407207769
Original commit date: Thu Jul 26 14:38:58 2018 -0700
Change-Id: I0dc8bfa58f6b4947015764e8a863ba4b1c476079
Original commit hash: 0af6258adc0d3c0638b7516b1edf8ccd76dcfbc6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/BiosGuard/Smm/BiosGuardServices.c
IceLakeSiliconPkg/Cpu/Include/BiosGuard.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: ff3c9d4ed3d35c4514e8727e63de8bb837317df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:49 2018 -0700 
-------------------------------------------------------------------------------- 
Platform is not booting at maximum capacity of 128GB with 16Gb memories Full populated stopping in PC 0xb800

Resolution : Check and optimize MTRR programming flow
Sync from CNL
13047e53666cbd51b42a023a60ebca60f4254d06
f43f888f9ea254e5ec0d84354185adf4806c67fb
2bafac0f5290c8118531ceedb492b36bb667f48e

Hsd-es-id: 2007331427
Original commit date: Mon Jul 30 15:57:55 2018 +0800
Change-Id: I15acfda9fb821f47e0c9befc633fcb0acd5fc24a
Original commit hash: 0ed2e45fc60cfc00149688e75a4fc1dd8d54c6a7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/FspInit/Pei/FspInit.inf
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.h
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
IceLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Include/Library/SiMtrrLib.h
IceLakeSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
IceLakeSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
IceLakeSiliconPkg/Override/DoxygenSiOverride.h
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.uni
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Ia32/MpEqu.inc
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Ia32/MpFuncs.nasm
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Microcode.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.h
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.uni
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/X64/MpEqu.inc
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf

================================================================================ 
Commit: 5c8aafe5f9aabbfb9f6f36feff292539556e8423 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Aug 9 00:12:42 2018 -0700
Original commit date: Thu Aug 9 00:12:42 2018 -0700
Original commit hash: 25c178d62a9e1bf5825aa6a2d8142055f4aa50bb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 20d59cdb1f2379776478b680ece8513726906df4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Aug 9 00:07:58 2018 -0700
Original commit date: Thu Aug 9 00:07:58 2018 -0700
Original commit hash: 31c8c7203ab78b13b60d491bdc44ce9ac9c6f747

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 784968e13171071b2c081b7a123cf95d18bd9ac6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:15 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 8 10:08:32 2018 +0000
Original commit date: Wed Aug 8 10:08:32 2018 +0000
Original commit hash: a56c02205d6efaaedcc3225f9636c00fab7b04fe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f6a37a843704288870aa8f2e36f4f2df4943fc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:13 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Request to add hook for checking memory initial fail

1. Merged from ClientBIOS/2016_Kabylake, CL418795
2. Added while-loop for ErrorHandling () to avoid SwitchStack again.

Hsd-es-id: 2204735427
Tracker-link: https://hsdes.intel.com/appstore/article/#/2204735427
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Jul 27 11:39:35 2018 +0800
Change-Id: I926655b820f1d1d3cf04e6b7056ddb9da7167e84
Original commit hash: 14b42d4a4d2028e145b6e292591b38dde612c47a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 9c7584e2c8ac9dd4b3556db366ad8576bb14a756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Aug 8 00:17:58 2018 -0700
Original commit date: Wed Aug 8 00:17:58 2018 -0700
Original commit hash: 189cec780a64b319a288c5a162a8fd3961adab15

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6f775e91cb6b08c4333f3590e2c40dd0d74f88c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Aug 8 00:09:27 2018 -0700
Original commit date: Wed Aug 8 00:09:27 2018 -0700
Original commit hash: c987b2823529865f2fa45b21bf1a8c8c6a087db3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7795d11993a327f5476893d8bbfadf65c76f0ba5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:02 2018 -0700 
-------------------------------------------------------------------------------- 
Remove PcdMinTreeEnable Pcd.

Remove PcdMinTreeEnable Pcd since Mintree is no longer cling to full tree anymore.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Aug 8 10:47:10 2018 +0800
Change-Id: I6a7d268ca8a346068e7f94e883e1d8e91659a02a
Original commit hash: 8dfa726014c0d9b48971e25ea595a5ded3fa96aa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakeSiliconPkg/IceLakeSiliconPkgConfig.dsc
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 019b6f2886a845d136a3f6daf4dc7469efefa1fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:54:00 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS [B1 STEPPING][Regression]: System is Hanging at PC 9800 after flashing fsp  GCC release build BIOS
Hsd-es-id: 1605462389
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Aug 3 18:17:57 2018 +0530
Change-Id: I7d2f4e6d9991ad9258a49ccbd2c5ed6d364ff290
Original commit hash: b769d31140029731204a10cbf6f6f228cf216d26

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h

================================================================================ 
Commit: e0eb2f438646e7839963fae10b7cdfd9a4e5aba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:53:57 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL HaT] BIOS may write uninitialized MOR variable
Resolution: Return failure for unknown definitions of TCG MOR

Impacted Platform: All

Hsd-es-id: 2204468023
Original commit date: Thu Aug 2 17:38:47 2018 +0800
Change-Id: I7f66df69e033e365de30d0aa1572f896f10837ba
Original commit hash: 604e3f7fc085b65ba2a2d0df741fb130888976f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.c
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.h
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.inf
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2SmmExtra.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tpm.asl
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.c
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.h
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.inf
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmmExtra.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/Tpm.asl
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 297a723e288a87c4929d3c544b4e5e9d5edc9793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 09:53:49 2018 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/Library/AcpiPlatformTableLib: [Security] Dynamic loops accessing one element beyond boundary due to <= operator

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/2204210085

Original commit date: Tue Jul 24 18:11:12 2018 -0700
Change-Id: I0eb5b54d3dc8799f2b5e99d25c5def79258aedcf
Original commit hash: 9e60089b57e6acaef165dc3ac2af3855399c521b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/DxeAslUpdateLib/DxeAslUpdateLib.c
