Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 31 12:40:20 2017
| Host         : DESKTOP-K472J0U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[15]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[17]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[18]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: frame_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/attack_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_jump/jump_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/movement_enable_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 267 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.500        0.000                      0                  369        0.039        0.000                      0                  369        3.000        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen    {0.000 22.727}     45.455          22.000          
  clkfbout_pixelClkGen    {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen_1  {0.000 22.727}     45.455          22.000          
  clkfbout_pixelClkGen_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_pixelClkGen         35.500        0.000                      0                  369        0.202        0.000                      0                  369       22.227        0.000                       0                   269  
  clkfbout_pixelClkGen                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pixelClkGen_1       35.509        0.000                      0                  369        0.202        0.000                      0                  369       22.227        0.000                       0                   269  
  clkfbout_pixelClkGen_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pixelClkGen_1  clk_out1_pixelClkGen         35.500        0.000                      0                  369        0.039        0.000                      0                  369  
clk_out1_pixelClkGen    clk_out1_pixelClkGen_1       35.500        0.000                      0                  369        0.039        0.000                      0                  369  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       35.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       22.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.793ns (39.019%)  route 5.928ns (60.981%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.879     8.728    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X75Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.852 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.852    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X75Y125        FDRE (Setup_fdre_C_D)        0.029    44.353    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.793ns (39.028%)  route 5.926ns (60.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.877     8.726    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     8.850    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.029    44.351    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         44.351    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.501ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.793ns (39.020%)  route 5.928ns (60.980%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.879     8.728    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.852 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000     8.852    inst_graphic/inst_vga/red[2]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.032    44.354    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         44.354    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 35.501    

Slack (MET) :             35.502ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.793ns (39.028%)  route 5.926ns (60.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.877     8.726    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     8.850    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.031    44.353    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 35.502    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 3.793ns (39.944%)  route 5.703ns (60.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.654     8.503    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X75Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.627 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000     8.627    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X75Y125        FDRE (Setup_fdre_C_D)        0.031    44.355    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         44.355    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.752ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 3.793ns (39.856%)  route 5.724ns (60.144%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.675     8.524    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X74Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.648 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     8.648    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X74Y125        FDRE (Setup_fdre_C_D)        0.077    44.401    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         44.401    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 35.752    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 3.732ns (39.419%)  route 5.736ns (60.581%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    -0.879    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.575 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.754     3.329    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.124     3.453 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.453    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X72Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     3.691 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.691    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X72Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     3.795 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.228     5.023    inst_graphic/inst_vga/douta[6]
    SLICE_X72Y105        LUT4 (Prop_lut4_I3_O)        0.316     5.339 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.159     5.497    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  inst_graphic/inst_vga/red[3]_i_13/O
                         net (fo=1, routed)           0.444     6.065    inst_graphic/inst_vga/red[3]_i_13_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.189 r  inst_graphic/inst_vga/red[3]_i_9/O
                         net (fo=12, routed)          0.542     6.731    inst_graphic/inst_vga/red[3]_i_9_n_0
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.124     6.855 f  inst_graphic/inst_vga/red[0]_i_2/O
                         net (fo=1, routed)           1.609     8.464    inst_graphic/inst_vga/red[0]_i_2_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I0_O)        0.124     8.588 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000     8.588    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.480    44.478    
                         clock uncertainty           -0.163    44.316    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)        0.029    44.345    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         44.345    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 35.756    

Slack (MET) :             35.801ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 3.732ns (39.389%)  route 5.743ns (60.611%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    -0.879    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.575 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.754     3.329    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.124     3.453 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.453    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X72Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     3.691 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.691    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X72Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     3.795 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.228     5.023    inst_graphic/inst_vga/douta[6]
    SLICE_X72Y105        LUT4 (Prop_lut4_I3_O)        0.316     5.339 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.159     5.497    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  inst_graphic/inst_vga/red[3]_i_13/O
                         net (fo=1, routed)           0.444     6.065    inst_graphic/inst_vga/red[3]_i_13_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.189 r  inst_graphic/inst_vga/red[3]_i_9/O
                         net (fo=12, routed)          0.737     6.927    inst_graphic/inst_vga/red[3]_i_9_n_0
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  inst_graphic/inst_vga/blue[3]_i_2/O
                         net (fo=1, routed)           1.421     8.471    inst_graphic/inst_vga/blue[3]_i_2_n_0
    SLICE_X74Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.595 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     8.595    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.480    44.478    
                         clock uncertainty           -0.163    44.316    
    SLICE_X74Y125        FDRE (Setup_fdre_C_D)        0.081    44.397    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         44.397    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 35.801    

Slack (MET) :             35.818ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 3.793ns (40.337%)  route 5.610ns (59.663%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.561     8.411    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.535 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     8.535    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.031    44.353    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 35.818    

Slack (MET) :             35.943ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 3.793ns (40.873%)  route 5.487ns (59.127%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.438     8.287    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000     8.411    inst_graphic/inst_vga/red[3]_i_2_n_0
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)        0.031    44.355    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         44.355    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 35.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.141%)  route 0.160ns (45.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y106        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.160    -0.301    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X70Y105        LUT3 (Prop_lut3_I1_O)        0.048    -0.253 r  inst_graphic/inst_vga/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    inst_graphic/inst_vga/plusOp[2]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.131    -0.455    inst_graphic/inst_vga/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y106        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.160    -0.301    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X70Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  inst_graphic/inst_vga/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    inst_graphic/inst_vga/plusOp[1]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[1]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.120    -0.466    inst_graphic/inst_vga/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X62Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  inst_graphic/Wolvie_cntV_reg[5]/Q
                         net (fo=10, routed)          0.116    -0.329    inst_graphic/Wolvie_cntV_reg__0[5]
    SLICE_X63Y118        LUT3 (Prop_lut3_I1_O)        0.045    -0.284 r  inst_graphic/Wolvie_cntV[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.284    inst_graphic/p_0_in__0[6]
    SLICE_X63Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823    -0.849    inst_graphic/clk_out1
    SLICE_X63Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[6]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.091    -0.505    inst_graphic/Wolvie_cntV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntV_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_Life_cntV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567    -0.597    inst_graphic/clk_out1
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  inst_graphic/Wolvie_Life_cntV_reg[5]/Q
                         net (fo=4, routed)           0.139    -0.295    inst_graphic/Wolvie_Life_cntV_reg__0[5]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  inst_graphic/Wolvie_Life_cntV[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.250    inst_graphic/p_0_in[5]
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.838    -0.835    inst_graphic/clk_out1
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.121    -0.476    inst_graphic/Wolvie_Life_cntV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  inst_graphic/inst_vga/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.289    inst_graphic/inst_vga/h_counter_reg__0[5]
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    inst_graphic/inst_vga/plusOp[5]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.121    -0.481    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.326%)  route 0.149ns (41.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  inst_graphic/inst_vga/h_counter_reg[9]/Q
                         net (fo=4, routed)           0.149    -0.290    inst_graphic/inst_vga/h_counter_reg__0[9]
    SLICE_X70Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  inst_graphic/inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    inst_graphic/inst_vga/plusOp[9]
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X70Y107        FDRE (Hold_fdre_C_D)         0.121    -0.482    inst_graphic/inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556    -0.608    inst_graphic/clk_out1
    SLICE_X62Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  inst_graphic/Wolvie_cntH_reg[1]/Q
                         net (fo=10, routed)          0.139    -0.305    inst_graphic/Wolvie_cntH_reg_n_0_[1]
    SLICE_X63Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.260 r  inst_graphic/Wolvie_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    inst_graphic/Wolvie_cntH[5]
    SLICE_X63Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824    -0.848    inst_graphic/clk_out1
    SLICE_X63Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.091    -0.504    inst_graphic/Wolvie_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/GreenGoblin_cntH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.587    -0.577    inst_graphic/clk_out1
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  inst_graphic/GreenGoblin_cntH_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.268    inst_graphic/GreenGoblin_cntH_reg_n_0_[0]
    SLICE_X75Y113        LUT3 (Prop_lut3_I1_O)        0.042    -0.226 r  inst_graphic/GreenGoblin_cntH[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    inst_graphic/GreenGoblin_cntH[1]
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.859    -0.814    inst_graphic/clk_out1
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[1]/C
                         clock pessimism              0.237    -0.577    
    SLICE_X75Y113        FDRE (Hold_fdre_C_D)         0.107    -0.470    inst_graphic/GreenGoblin_cntH_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.554    -0.610    inst_graphic/clk_out1
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  inst_graphic/Wolvie_cntV_reg[0]/Q
                         net (fo=13, routed)          0.168    -0.301    inst_graphic/Wolvie_cntV_reg__0[0]
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.042    -0.259 r  inst_graphic/Wolvie_cntV[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    inst_graphic/p_0_in__0[1]
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[1]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X63Y119        FDRE (Hold_fdre_C_D)         0.107    -0.503    inst_graphic/Wolvie_cntV_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560    -0.604    inst_graphic/clk_out1
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.295    inst_graphic/map_row_reg__0[0]
    SLICE_X69Y110        LUT2 (Prop_lut2_I1_O)        0.042    -0.253 r  inst_graphic/map_row[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    inst_graphic/plusOp__4[1]
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[1]/C
                         clock pessimism              0.237    -0.604    
    SLICE_X69Y110        FDRE (Hold_fdre_C_D)         0.107    -0.497    inst_graphic/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 22.727 }
Period(ns):         45.455
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X0Y22     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X0Y26     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X2Y13     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X3Y20     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X0Y23     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X2Y14     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X3Y21     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X0Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X3Y15     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X3Y16     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       45.455      167.905    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X8Y115     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y99     frame_clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X8Y115     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X50Y96     frame_clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y99     frame_clk_cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       35.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       22.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.509ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.793ns (39.019%)  route 5.928ns (60.981%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.879     8.728    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X75Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.852 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.852    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.154    44.332    
    SLICE_X75Y125        FDRE (Setup_fdre_C_D)        0.029    44.361    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         44.361    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 35.509    

Slack (MET) :             35.509ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.793ns (39.028%)  route 5.926ns (60.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.877     8.726    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     8.850    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.154    44.330    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.029    44.359    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         44.359    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 35.509    

Slack (MET) :             35.510ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.793ns (39.020%)  route 5.928ns (60.980%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.879     8.728    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.852 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000     8.852    inst_graphic/inst_vga/red[2]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.154    44.330    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.032    44.362    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         44.362    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 35.510    

Slack (MET) :             35.511ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.793ns (39.028%)  route 5.926ns (60.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.877     8.726    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     8.850    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.154    44.330    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.031    44.361    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         44.361    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 35.511    

Slack (MET) :             35.736ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 3.793ns (39.944%)  route 5.703ns (60.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.654     8.503    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X75Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.627 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000     8.627    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.154    44.332    
    SLICE_X75Y125        FDRE (Setup_fdre_C_D)        0.031    44.363    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         44.363    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 35.736    

Slack (MET) :             35.761ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 3.793ns (39.856%)  route 5.724ns (60.144%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.675     8.524    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X74Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.648 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     8.648    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.154    44.332    
    SLICE_X74Y125        FDRE (Setup_fdre_C_D)        0.077    44.409    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         44.409    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 35.761    

Slack (MET) :             35.765ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 3.732ns (39.419%)  route 5.736ns (60.581%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    -0.879    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.575 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.754     3.329    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.124     3.453 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.453    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X72Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     3.691 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.691    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X72Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     3.795 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.228     5.023    inst_graphic/inst_vga/douta[6]
    SLICE_X72Y105        LUT4 (Prop_lut4_I3_O)        0.316     5.339 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.159     5.497    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  inst_graphic/inst_vga/red[3]_i_13/O
                         net (fo=1, routed)           0.444     6.065    inst_graphic/inst_vga/red[3]_i_13_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.189 r  inst_graphic/inst_vga/red[3]_i_9/O
                         net (fo=12, routed)          0.542     6.731    inst_graphic/inst_vga/red[3]_i_9_n_0
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.124     6.855 f  inst_graphic/inst_vga/red[0]_i_2/O
                         net (fo=1, routed)           1.609     8.464    inst_graphic/inst_vga/red[0]_i_2_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I0_O)        0.124     8.588 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000     8.588    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.480    44.478    
                         clock uncertainty           -0.154    44.324    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)        0.029    44.353    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 35.765    

Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 3.732ns (39.389%)  route 5.743ns (60.611%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    -0.879    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.575 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.754     3.329    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.124     3.453 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.453    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X72Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     3.691 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.691    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X72Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     3.795 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.228     5.023    inst_graphic/inst_vga/douta[6]
    SLICE_X72Y105        LUT4 (Prop_lut4_I3_O)        0.316     5.339 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.159     5.497    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  inst_graphic/inst_vga/red[3]_i_13/O
                         net (fo=1, routed)           0.444     6.065    inst_graphic/inst_vga/red[3]_i_13_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.189 r  inst_graphic/inst_vga/red[3]_i_9/O
                         net (fo=12, routed)          0.737     6.927    inst_graphic/inst_vga/red[3]_i_9_n_0
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  inst_graphic/inst_vga/blue[3]_i_2/O
                         net (fo=1, routed)           1.421     8.471    inst_graphic/inst_vga/blue[3]_i_2_n_0
    SLICE_X74Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.595 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     8.595    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.480    44.478    
                         clock uncertainty           -0.154    44.324    
    SLICE_X74Y125        FDRE (Setup_fdre_C_D)        0.081    44.405    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         44.405    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.827ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 3.793ns (40.337%)  route 5.610ns (59.663%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.561     8.411    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.535 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     8.535    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.154    44.330    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.031    44.361    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         44.361    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 35.827    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 3.793ns (40.873%)  route 5.487ns (59.127%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.438     8.287    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000     8.411    inst_graphic/inst_vga/red[3]_i_2_n_0
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.154    44.332    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)        0.031    44.363    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         44.363    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 35.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.141%)  route 0.160ns (45.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y106        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.160    -0.301    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X70Y105        LUT3 (Prop_lut3_I1_O)        0.048    -0.253 r  inst_graphic/inst_vga/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    inst_graphic/inst_vga/plusOp[2]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.131    -0.455    inst_graphic/inst_vga/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y106        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.160    -0.301    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X70Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  inst_graphic/inst_vga/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    inst_graphic/inst_vga/plusOp[1]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[1]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.120    -0.466    inst_graphic/inst_vga/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X62Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  inst_graphic/Wolvie_cntV_reg[5]/Q
                         net (fo=10, routed)          0.116    -0.329    inst_graphic/Wolvie_cntV_reg__0[5]
    SLICE_X63Y118        LUT3 (Prop_lut3_I1_O)        0.045    -0.284 r  inst_graphic/Wolvie_cntV[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.284    inst_graphic/p_0_in__0[6]
    SLICE_X63Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823    -0.849    inst_graphic/clk_out1
    SLICE_X63Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[6]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.091    -0.505    inst_graphic/Wolvie_cntV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntV_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_Life_cntV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567    -0.597    inst_graphic/clk_out1
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  inst_graphic/Wolvie_Life_cntV_reg[5]/Q
                         net (fo=4, routed)           0.139    -0.295    inst_graphic/Wolvie_Life_cntV_reg__0[5]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  inst_graphic/Wolvie_Life_cntV[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.250    inst_graphic/p_0_in[5]
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.838    -0.835    inst_graphic/clk_out1
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.121    -0.476    inst_graphic/Wolvie_Life_cntV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  inst_graphic/inst_vga/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.289    inst_graphic/inst_vga/h_counter_reg__0[5]
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    inst_graphic/inst_vga/plusOp[5]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.121    -0.481    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.326%)  route 0.149ns (41.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  inst_graphic/inst_vga/h_counter_reg[9]/Q
                         net (fo=4, routed)           0.149    -0.290    inst_graphic/inst_vga/h_counter_reg__0[9]
    SLICE_X70Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  inst_graphic/inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    inst_graphic/inst_vga/plusOp[9]
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X70Y107        FDRE (Hold_fdre_C_D)         0.121    -0.482    inst_graphic/inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556    -0.608    inst_graphic/clk_out1
    SLICE_X62Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  inst_graphic/Wolvie_cntH_reg[1]/Q
                         net (fo=10, routed)          0.139    -0.305    inst_graphic/Wolvie_cntH_reg_n_0_[1]
    SLICE_X63Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.260 r  inst_graphic/Wolvie_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    inst_graphic/Wolvie_cntH[5]
    SLICE_X63Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824    -0.848    inst_graphic/clk_out1
    SLICE_X63Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.091    -0.504    inst_graphic/Wolvie_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/GreenGoblin_cntH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.587    -0.577    inst_graphic/clk_out1
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  inst_graphic/GreenGoblin_cntH_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.268    inst_graphic/GreenGoblin_cntH_reg_n_0_[0]
    SLICE_X75Y113        LUT3 (Prop_lut3_I1_O)        0.042    -0.226 r  inst_graphic/GreenGoblin_cntH[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    inst_graphic/GreenGoblin_cntH[1]
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.859    -0.814    inst_graphic/clk_out1
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[1]/C
                         clock pessimism              0.237    -0.577    
    SLICE_X75Y113        FDRE (Hold_fdre_C_D)         0.107    -0.470    inst_graphic/GreenGoblin_cntH_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.554    -0.610    inst_graphic/clk_out1
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  inst_graphic/Wolvie_cntV_reg[0]/Q
                         net (fo=13, routed)          0.168    -0.301    inst_graphic/Wolvie_cntV_reg__0[0]
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.042    -0.259 r  inst_graphic/Wolvie_cntV[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    inst_graphic/p_0_in__0[1]
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[1]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X63Y119        FDRE (Hold_fdre_C_D)         0.107    -0.503    inst_graphic/Wolvie_cntV_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560    -0.604    inst_graphic/clk_out1
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.295    inst_graphic/map_row_reg__0[0]
    SLICE_X69Y110        LUT2 (Prop_lut2_I1_O)        0.042    -0.253 r  inst_graphic/map_row[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    inst_graphic/plusOp__4[1]
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[1]/C
                         clock pessimism              0.237    -0.604    
    SLICE_X69Y110        FDRE (Hold_fdre_C_D)         0.107    -0.497    inst_graphic/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen_1
Waveform(ns):       { 0.000 22.727 }
Period(ns):         45.455
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X0Y22     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X0Y26     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X2Y13     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X3Y20     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X0Y23     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X2Y14     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X3Y21     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X0Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X3Y15     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         45.455      42.563     RAMB36_X3Y16     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       45.455      167.905    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X8Y115     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y99     frame_clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X8Y115     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X50Y96     frame_clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y97     frame_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y98     frame_clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X51Y99     frame_clk_cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen_1
  To Clock:  clkfbout_pixelClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       35.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.793ns (39.019%)  route 5.928ns (60.981%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.879     8.728    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X75Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.852 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.852    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X75Y125        FDRE (Setup_fdre_C_D)        0.029    44.353    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.793ns (39.028%)  route 5.926ns (60.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.877     8.726    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     8.850    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.029    44.351    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         44.351    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.501ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.793ns (39.020%)  route 5.928ns (60.980%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.879     8.728    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.852 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000     8.852    inst_graphic/inst_vga/red[2]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.032    44.354    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         44.354    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 35.501    

Slack (MET) :             35.502ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.793ns (39.028%)  route 5.926ns (60.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.877     8.726    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     8.850    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.031    44.353    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 35.502    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 3.793ns (39.944%)  route 5.703ns (60.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.654     8.503    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X75Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.627 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000     8.627    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X75Y125        FDRE (Setup_fdre_C_D)        0.031    44.355    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         44.355    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.752ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 3.793ns (39.856%)  route 5.724ns (60.144%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.675     8.524    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X74Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.648 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     8.648    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X74Y125        FDRE (Setup_fdre_C_D)        0.077    44.401    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         44.401    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 35.752    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 3.732ns (39.419%)  route 5.736ns (60.581%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    -0.879    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.575 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.754     3.329    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.124     3.453 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.453    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X72Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     3.691 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.691    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X72Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     3.795 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.228     5.023    inst_graphic/inst_vga/douta[6]
    SLICE_X72Y105        LUT4 (Prop_lut4_I3_O)        0.316     5.339 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.159     5.497    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  inst_graphic/inst_vga/red[3]_i_13/O
                         net (fo=1, routed)           0.444     6.065    inst_graphic/inst_vga/red[3]_i_13_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.189 r  inst_graphic/inst_vga/red[3]_i_9/O
                         net (fo=12, routed)          0.542     6.731    inst_graphic/inst_vga/red[3]_i_9_n_0
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.124     6.855 f  inst_graphic/inst_vga/red[0]_i_2/O
                         net (fo=1, routed)           1.609     8.464    inst_graphic/inst_vga/red[0]_i_2_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I0_O)        0.124     8.588 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000     8.588    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.480    44.478    
                         clock uncertainty           -0.163    44.316    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)        0.029    44.345    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         44.345    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 35.756    

Slack (MET) :             35.801ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 3.732ns (39.389%)  route 5.743ns (60.611%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    -0.879    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.575 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.754     3.329    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.124     3.453 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.453    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X72Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     3.691 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.691    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X72Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     3.795 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.228     5.023    inst_graphic/inst_vga/douta[6]
    SLICE_X72Y105        LUT4 (Prop_lut4_I3_O)        0.316     5.339 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.159     5.497    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  inst_graphic/inst_vga/red[3]_i_13/O
                         net (fo=1, routed)           0.444     6.065    inst_graphic/inst_vga/red[3]_i_13_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.189 r  inst_graphic/inst_vga/red[3]_i_9/O
                         net (fo=12, routed)          0.737     6.927    inst_graphic/inst_vga/red[3]_i_9_n_0
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  inst_graphic/inst_vga/blue[3]_i_2/O
                         net (fo=1, routed)           1.421     8.471    inst_graphic/inst_vga/blue[3]_i_2_n_0
    SLICE_X74Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.595 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     8.595    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.480    44.478    
                         clock uncertainty           -0.163    44.316    
    SLICE_X74Y125        FDRE (Setup_fdre_C_D)        0.081    44.397    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         44.397    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 35.801    

Slack (MET) :             35.818ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 3.793ns (40.337%)  route 5.610ns (59.663%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.561     8.411    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.535 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     8.535    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.031    44.353    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 35.818    

Slack (MET) :             35.943ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen rise@45.455ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 3.793ns (40.873%)  route 5.487ns (59.127%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.438     8.287    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000     8.411    inst_graphic/inst_vga/red[3]_i_2_n_0
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)        0.031    44.355    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         44.355    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 35.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.141%)  route 0.160ns (45.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y106        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.160    -0.301    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X70Y105        LUT3 (Prop_lut3_I1_O)        0.048    -0.253 r  inst_graphic/inst_vga/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    inst_graphic/inst_vga/plusOp[2]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.163    -0.424    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.131    -0.293    inst_graphic/inst_vga/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y106        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.160    -0.301    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X70Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  inst_graphic/inst_vga/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    inst_graphic/inst_vga/plusOp[1]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[1]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.163    -0.424    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.120    -0.304    inst_graphic/inst_vga/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X62Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  inst_graphic/Wolvie_cntV_reg[5]/Q
                         net (fo=10, routed)          0.116    -0.329    inst_graphic/Wolvie_cntV_reg__0[5]
    SLICE_X63Y118        LUT3 (Prop_lut3_I1_O)        0.045    -0.284 r  inst_graphic/Wolvie_cntV[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.284    inst_graphic/p_0_in__0[6]
    SLICE_X63Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823    -0.849    inst_graphic/clk_out1
    SLICE_X63Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[6]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.163    -0.434    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.091    -0.343    inst_graphic/Wolvie_cntV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntV_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_Life_cntV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567    -0.597    inst_graphic/clk_out1
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  inst_graphic/Wolvie_Life_cntV_reg[5]/Q
                         net (fo=4, routed)           0.139    -0.295    inst_graphic/Wolvie_Life_cntV_reg__0[5]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  inst_graphic/Wolvie_Life_cntV[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.250    inst_graphic/p_0_in[5]
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.838    -0.835    inst_graphic/clk_out1
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.163    -0.435    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.121    -0.314    inst_graphic/Wolvie_Life_cntV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  inst_graphic/inst_vga/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.289    inst_graphic/inst_vga/h_counter_reg__0[5]
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    inst_graphic/inst_vga/plusOp[5]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.163    -0.440    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.121    -0.319    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.326%)  route 0.149ns (41.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  inst_graphic/inst_vga/h_counter_reg[9]/Q
                         net (fo=4, routed)           0.149    -0.290    inst_graphic/inst_vga/h_counter_reg__0[9]
    SLICE_X70Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  inst_graphic/inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    inst_graphic/inst_vga/plusOp[9]
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.163    -0.441    
    SLICE_X70Y107        FDRE (Hold_fdre_C_D)         0.121    -0.320    inst_graphic/inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556    -0.608    inst_graphic/clk_out1
    SLICE_X62Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  inst_graphic/Wolvie_cntH_reg[1]/Q
                         net (fo=10, routed)          0.139    -0.305    inst_graphic/Wolvie_cntH_reg_n_0_[1]
    SLICE_X63Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.260 r  inst_graphic/Wolvie_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    inst_graphic/Wolvie_cntH[5]
    SLICE_X63Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824    -0.848    inst_graphic/clk_out1
    SLICE_X63Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.163    -0.433    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.091    -0.342    inst_graphic/Wolvie_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.554    -0.610    inst_graphic/clk_out1
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  inst_graphic/Wolvie_cntV_reg[0]/Q
                         net (fo=13, routed)          0.168    -0.301    inst_graphic/Wolvie_cntV_reg__0[0]
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.042    -0.259 r  inst_graphic/Wolvie_cntV[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    inst_graphic/p_0_in__0[1]
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[1]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.163    -0.448    
    SLICE_X63Y119        FDRE (Hold_fdre_C_D)         0.107    -0.341    inst_graphic/Wolvie_cntV_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560    -0.604    inst_graphic/clk_out1
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.295    inst_graphic/map_row_reg__0[0]
    SLICE_X69Y110        LUT2 (Prop_lut2_I1_O)        0.042    -0.253 r  inst_graphic/map_row[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    inst_graphic/plusOp__4[1]
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[1]/C
                         clock pessimism              0.237    -0.604    
                         clock uncertainty            0.163    -0.442    
    SLICE_X69Y110        FDRE (Hold_fdre_C_D)         0.107    -0.335    inst_graphic/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/GreenGoblin_cntH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.587    -0.577    inst_graphic/clk_out1
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  inst_graphic/GreenGoblin_cntH_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.268    inst_graphic/GreenGoblin_cntH_reg_n_0_[0]
    SLICE_X75Y113        LUT3 (Prop_lut3_I1_O)        0.042    -0.226 r  inst_graphic/GreenGoblin_cntH[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    inst_graphic/GreenGoblin_cntH[1]
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.859    -0.814    inst_graphic/clk_out1
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[1]/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.163    -0.415    
    SLICE_X75Y113        FDRE (Hold_fdre_C_D)         0.107    -0.308    inst_graphic/GreenGoblin_cntH_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       35.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.793ns (39.019%)  route 5.928ns (60.981%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.879     8.728    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X75Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.852 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.852    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X75Y125        FDRE (Setup_fdre_C_D)        0.029    44.353    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.793ns (39.028%)  route 5.926ns (60.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.877     8.726    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     8.850    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.029    44.351    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         44.351    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.501ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.793ns (39.020%)  route 5.928ns (60.980%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.879     8.728    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.852 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000     8.852    inst_graphic/inst_vga/red[2]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.032    44.354    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         44.354    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 35.501    

Slack (MET) :             35.502ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.793ns (39.028%)  route 5.926ns (60.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.877     8.726    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     8.850    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.031    44.353    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 35.502    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 3.793ns (39.944%)  route 5.703ns (60.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.654     8.503    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X75Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.627 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000     8.627    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y125        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X75Y125        FDRE (Setup_fdre_C_D)        0.031    44.355    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         44.355    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.752ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 3.793ns (39.856%)  route 5.724ns (60.144%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.675     8.524    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X74Y125        LUT5 (Prop_lut5_I3_O)        0.124     8.648 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     8.648    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X74Y125        FDRE (Setup_fdre_C_D)        0.077    44.401    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         44.401    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 35.752    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 3.732ns (39.419%)  route 5.736ns (60.581%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    -0.879    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.575 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.754     3.329    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.124     3.453 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.453    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X72Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     3.691 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.691    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X72Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     3.795 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.228     5.023    inst_graphic/inst_vga/douta[6]
    SLICE_X72Y105        LUT4 (Prop_lut4_I3_O)        0.316     5.339 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.159     5.497    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  inst_graphic/inst_vga/red[3]_i_13/O
                         net (fo=1, routed)           0.444     6.065    inst_graphic/inst_vga/red[3]_i_13_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.189 r  inst_graphic/inst_vga/red[3]_i_9/O
                         net (fo=12, routed)          0.542     6.731    inst_graphic/inst_vga/red[3]_i_9_n_0
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.124     6.855 f  inst_graphic/inst_vga/red[0]_i_2/O
                         net (fo=1, routed)           1.609     8.464    inst_graphic/inst_vga/red[0]_i_2_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I0_O)        0.124     8.588 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000     8.588    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.480    44.478    
                         clock uncertainty           -0.163    44.316    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)        0.029    44.345    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         44.345    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 35.756    

Slack (MET) :             35.801ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 3.732ns (39.389%)  route 5.743ns (60.611%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    -0.879    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.575 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.754     3.329    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.124     3.453 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.453    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X72Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     3.691 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.691    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X72Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     3.795 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.228     5.023    inst_graphic/inst_vga/douta[6]
    SLICE_X72Y105        LUT4 (Prop_lut4_I3_O)        0.316     5.339 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.159     5.497    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  inst_graphic/inst_vga/red[3]_i_13/O
                         net (fo=1, routed)           0.444     6.065    inst_graphic/inst_vga/red[3]_i_13_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.189 r  inst_graphic/inst_vga/red[3]_i_9/O
                         net (fo=12, routed)          0.737     6.927    inst_graphic/inst_vga/red[3]_i_9_n_0
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  inst_graphic/inst_vga/blue[3]_i_2/O
                         net (fo=1, routed)           1.421     8.471    inst_graphic/inst_vga/blue[3]_i_2_n_0
    SLICE_X74Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.595 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     8.595    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y125        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.480    44.478    
                         clock uncertainty           -0.163    44.316    
    SLICE_X74Y125        FDRE (Setup_fdre_C_D)        0.081    44.397    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         44.397    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 35.801    

Slack (MET) :             35.818ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 3.793ns (40.337%)  route 5.610ns (59.663%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 43.996 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.561     8.411    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124     8.535 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     8.535    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.562    43.996    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y124        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    44.484    
                         clock uncertainty           -0.163    44.322    
    SLICE_X73Y124        FDRE (Setup_fdre_C_D)        0.031    44.353    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         44.353    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 35.818    

Slack (MET) :             35.943ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.455ns  (clk_out1_pixelClkGen_1 rise@45.455ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 3.793ns (40.873%)  route 5.487ns (59.127%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 43.998 - 45.455 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671    -0.869    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.003 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.494 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.037     5.530    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.124     5.654 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.282     6.937    inst_graphic/inst_vga/bbstub_douta[11][0]
    SLICE_X73Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.061 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.665     7.726    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X73Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.438     8.287    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X73Y126        LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000     8.411    inst_graphic/inst_vga/red[3]_i_2_n_0
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     45.455    45.455 r  
    E3                                                0.000    45.455 r  clk (IN)
                         net (fo=0)                   0.000    45.455    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.866 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    48.028    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    40.704 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    42.343    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.434 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    43.998    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y126        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.488    44.486    
                         clock uncertainty           -0.163    44.324    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)        0.031    44.355    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         44.355    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 35.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.141%)  route 0.160ns (45.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y106        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.160    -0.301    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X70Y105        LUT3 (Prop_lut3_I1_O)        0.048    -0.253 r  inst_graphic/inst_vga/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    inst_graphic/inst_vga/plusOp[2]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.163    -0.424    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.131    -0.293    inst_graphic/inst_vga/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y106        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.160    -0.301    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X70Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  inst_graphic/inst_vga/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    inst_graphic/inst_vga/plusOp[1]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[1]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.163    -0.424    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.120    -0.304    inst_graphic/inst_vga/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X62Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  inst_graphic/Wolvie_cntV_reg[5]/Q
                         net (fo=10, routed)          0.116    -0.329    inst_graphic/Wolvie_cntV_reg__0[5]
    SLICE_X63Y118        LUT3 (Prop_lut3_I1_O)        0.045    -0.284 r  inst_graphic/Wolvie_cntV[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.284    inst_graphic/p_0_in__0[6]
    SLICE_X63Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823    -0.849    inst_graphic/clk_out1
    SLICE_X63Y118        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[6]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.163    -0.434    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.091    -0.343    inst_graphic/Wolvie_cntV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntV_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_Life_cntV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567    -0.597    inst_graphic/clk_out1
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  inst_graphic/Wolvie_Life_cntV_reg[5]/Q
                         net (fo=4, routed)           0.139    -0.295    inst_graphic/Wolvie_Life_cntV_reg__0[5]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  inst_graphic/Wolvie_Life_cntV[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.250    inst_graphic/p_0_in[5]
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.838    -0.835    inst_graphic/clk_out1
    SLICE_X62Y90         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[5]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.163    -0.435    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.121    -0.314    inst_graphic/Wolvie_Life_cntV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    -0.602    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  inst_graphic/inst_vga/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.289    inst_graphic/inst_vga/h_counter_reg__0[5]
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    inst_graphic/inst_vga/plusOp[5]
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834    -0.839    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y105        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.163    -0.440    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.121    -0.319    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.326%)  route 0.149ns (41.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  inst_graphic/inst_vga/h_counter_reg[9]/Q
                         net (fo=4, routed)           0.149    -0.290    inst_graphic/inst_vga/h_counter_reg__0[9]
    SLICE_X70Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  inst_graphic/inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    inst_graphic/inst_vga/plusOp[9]
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.163    -0.441    
    SLICE_X70Y107        FDRE (Hold_fdre_C_D)         0.121    -0.320    inst_graphic/inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556    -0.608    inst_graphic/clk_out1
    SLICE_X62Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  inst_graphic/Wolvie_cntH_reg[1]/Q
                         net (fo=10, routed)          0.139    -0.305    inst_graphic/Wolvie_cntH_reg_n_0_[1]
    SLICE_X63Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.260 r  inst_graphic/Wolvie_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    inst_graphic/Wolvie_cntH[5]
    SLICE_X63Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824    -0.848    inst_graphic/clk_out1
    SLICE_X63Y117        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.163    -0.433    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.091    -0.342    inst_graphic/Wolvie_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.554    -0.610    inst_graphic/clk_out1
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  inst_graphic/Wolvie_cntV_reg[0]/Q
                         net (fo=13, routed)          0.168    -0.301    inst_graphic/Wolvie_cntV_reg__0[0]
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.042    -0.259 r  inst_graphic/Wolvie_cntV[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    inst_graphic/p_0_in__0[1]
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.822    -0.850    inst_graphic/clk_out1
    SLICE_X63Y119        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[1]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.163    -0.448    
    SLICE_X63Y119        FDRE (Hold_fdre_C_D)         0.107    -0.341    inst_graphic/Wolvie_cntV_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560    -0.604    inst_graphic/clk_out1
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.295    inst_graphic/map_row_reg__0[0]
    SLICE_X69Y110        LUT2 (Prop_lut2_I1_O)        0.042    -0.253 r  inst_graphic/map_row[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    inst_graphic/plusOp__4[1]
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X69Y110        FDRE                                         r  inst_graphic/map_row_reg[1]/C
                         clock pessimism              0.237    -0.604    
                         clock uncertainty            0.163    -0.442    
    SLICE_X69Y110        FDRE (Hold_fdre_C_D)         0.107    -0.335    inst_graphic/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            inst_graphic/GreenGoblin_cntH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.587    -0.577    inst_graphic/clk_out1
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  inst_graphic/GreenGoblin_cntH_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.268    inst_graphic/GreenGoblin_cntH_reg_n_0_[0]
    SLICE_X75Y113        LUT3 (Prop_lut3_I1_O)        0.042    -0.226 r  inst_graphic/GreenGoblin_cntH[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    inst_graphic/GreenGoblin_cntH[1]
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=267, routed)         0.859    -0.814    inst_graphic/clk_out1
    SLICE_X75Y113        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[1]/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.163    -0.415    
    SLICE_X75Y113        FDRE (Hold_fdre_C_D)         0.107    -0.308    inst_graphic/GreenGoblin_cntH_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.082    





