
*** Running vivado
    with args -log Beispielrechner_System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Beispielrechner_System.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Beispielrechner_System.tcl -notrace
Command: synth_design -top Beispielrechner_System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6496 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 507.176 ; gain = 208.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Beispielrechner_System' [C:/Users/Marcel/Desktop/V4/Hardware/Beispielrechner_System.vhd:35]
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKMUL bound to: 12 - type: integer 
	Parameter CLKDIV bound to: 20 - type: integer 
	Parameter SDI_BAUDRATE bound to: 256000 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter TRACEFILE bound to: trace_sim.txt - type: string 
	Parameter HEXFILE bound to: ../Speicher/Software.hex - type: string 
	Parameter SSP_MUX_CYCLES bound to: 60000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Clocking' [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/Clocking_synth.vhd:20]
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKMUL bound to: 12 - type: integer 
	Parameter CLKDIV bound to: 20 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/Clocking_synth.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Clocking' (1#1) [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/Clocking_synth.vhd:20]
INFO: [Synth 8-638] synthesizing module 'bsr2_processor' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor.vhd:63]
	Parameter Reset_Vector bound to: 32'b00000000000000000000000000000000 
	Parameter AdEL_Vector bound to: 32'b00000000000000000000000000001000 
	Parameter AdES_Vector bound to: 32'b00000000000000000000000000001000 
	Parameter Sys_Vector bound to: 32'b00000000000000000000000000001000 
	Parameter RI_Vector bound to: 32'b00000000000000000000000000001000 
	Parameter IP0_Vector bound to: 32'b00000000000000000000000000001000 
	Parameter IP2_Vector bound to: 32'b00000000000000000000000000010000 
	Parameter IP3_Vector bound to: 32'b00000000000000000000000000011000 
	Parameter IP4_Vector bound to: 32'b00000000000000000000000000100000 
	Parameter SYS_FREQUENCY bound to: 60000001 - type: integer 
	Parameter SDI_BAUDRATE bound to: 256000 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter TRACEFILE bound to: trace_sim.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'Serial_Wishbone_Interface' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/Serial_Wishbone_Interface.vhd:65]
	Parameter Frequency bound to: 60000001 - type: integer 
	Parameter Baudrate bound to: 256000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DF_Serial_in_v1_0' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/DF_Serial_in_v1_0.vhd:29]
	Parameter BwSize bound to: 8 - type: integer 
	Parameter DataSize bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DF_Serial_in_v1_0' (2#1) [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/DF_Serial_in_v1_0.vhd:29]
INFO: [Synth 8-638] synthesizing module 'DF_Wishbone_Interface' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/DF_Wishbone_Interface.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'DF_Wishbone_Interface' (3#1) [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/DF_Wishbone_Interface.vhd:48]
INFO: [Synth 8-638] synthesizing module 'DF_Serial_out_v1_0' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/DF_Serial_out_v1_0.vhd:30]
	Parameter BwSize bound to: 8 - type: integer 
	Parameter DataSize bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DF_Serial_out_v1_0' (4#1) [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/DF_Serial_out_v1_0.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Serial_Wishbone_Interface' (5#1) [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/Serial_Wishbone_Interface.vhd:65]
INFO: [Synth 8-638] synthesizing module 'wb_arbiter' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/wb_arbiter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'wb_arbiter' (6#1) [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/wb_arbiter.vhd:43]
INFO: [Synth 8-638] synthesizing module 'bsr2_processor_core' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:70]
	Parameter Reset_Vector bound to: 0 - type: integer 
	Parameter AdEL_Vector bound to: 8 - type: integer 
	Parameter AdES_Vector bound to: 8 - type: integer 
	Parameter Sys_Vector bound to: 8 - type: integer 
	Parameter RI_Vector bound to: 8 - type: integer 
	Parameter IP0_Vector bound to: 8 - type: integer 
	Parameter IP2_Vector bound to: 16 - type: integer 
	Parameter IP3_Vector bound to: 24 - type: integer 
	Parameter IP4_Vector bound to: 32 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter TRACEFILE bound to: trace_sim.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/mult.vhd:23]
	Parameter N bound to: 32 - type: integer 
	Parameter STAGES bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element A_VZ_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/mult.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element B_VZ_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/mult.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element P_VZ_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/mult.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'mult' (7#1) [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/mult.vhd:23]
INFO: [Synth 8-638] synthesizing module 'div' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/div.vhd:23]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dividend_vz_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/div.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element divisor_vz_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/div.vhd:51]
INFO: [Synth 8-4471] merging register 'division.Rechenwerk.quotient_abs_reg[31:0]' into 'division.Rechenwerk.Q_reg[31:0]' [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/div.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element division.Rechenwerk.quotient_abs_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/div.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'div' (8#1) [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/div.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:617]
INFO: [Synth 8-226] default block is never used [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:632]
INFO: [Synth 8-226] default block is never used [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:660]
INFO: [Synth 8-226] default block is never used [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:669]
INFO: [Synth 8-226] default block is never used [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:684]
INFO: [Synth 8-226] default block is never used [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element DataPath.Dec_Instr_R_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element DataPath.Registers.addr_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:415]
WARNING: [Synth 8-6014] Unused sequential element DataPath.Registers.addr_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:434]
WARNING: [Synth 8-6014] Unused sequential element DataPath.Registers.addr_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element DataPath.PC_and_Exceptions.extended_offset_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:806]
INFO: [Synth 8-256] done synthesizing module 'bsr2_processor_core' (9#1) [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element debug_fsm.state_next_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'bsr2_processor' (10#1) [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Marcel/Desktop/V4/Hardware/Speicher/Memory.vhd:26]
	Parameter ADR_I_WIDTH bound to: 14 - type: integer 
	Parameter BASE_ADDR bound to: 0 - type: integer 
	Parameter HEX_FILE_NAME bound to: ../Speicher/Software.hex - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory' (11#1) [C:/Users/Marcel/Desktop/V4/Hardware/Speicher/Memory.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized0' [C:/Users/Marcel/Desktop/V4/Hardware/Speicher/Memory.vhd:26]
	Parameter ADR_I_WIDTH bound to: 14 - type: integer 
	Parameter BASE_ADDR bound to: 16384 - type: integer 
	Parameter HEX_FILE_NAME bound to: ../Speicher/Software.hex - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized0' (11#1) [C:/Users/Marcel/Desktop/V4/Hardware/Speicher/Memory.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Timer' [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/Timer.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element Q_reg was removed.  [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/Timer.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'Timer' (12#1) [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/Timer.vhd:30]
INFO: [Synth 8-638] synthesizing module 'GPIO' [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/GPIO.vhd:28]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPIO' (13#1) [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/GPIO.vhd:28]
INFO: [Synth 8-638] synthesizing module 'SSP' [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/SSP.vhd:26]
	Parameter MUX_CYCLES bound to: 60000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Siebensegment_Anzeige' [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/Siebensegment_Anzeige.vhd:25]
	Parameter MUX_CYCLES bound to: 60000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Siebensegment_Anzeige' (14#1) [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/Siebensegment_Anzeige.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'SSP' (15#1) [C:/Users/Marcel/Desktop/V4/Hardware/Peripherie/SSP.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Beispielrechner_System' (16#1) [C:/Users/Marcel/Desktop/V4/Hardware/Beispielrechner_System.vhd:35]
WARNING: [Synth 8-3331] design Memory has unconnected port ADR_I[1]
WARNING: [Synth 8-3331] design Memory has unconnected port ADR_I[0]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[31]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[30]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[29]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[28]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[27]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[26]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[25]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[24]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[23]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[22]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[21]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[20]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[19]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[18]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[17]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[16]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[15]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[14]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[13]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[12]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[11]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[10]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[9]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[8]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[7]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[6]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[5]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[31]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[30]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[29]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[28]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[27]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[26]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[25]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[24]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[23]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[22]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[21]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[20]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[19]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[18]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[17]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[16]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[15]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[14]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[13]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[12]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[11]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[10]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[9]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[8]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[7]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[6]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[5]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[4]
WARNING: [Synth 8-3331] design GPIO has unconnected port DAT_I[3]
WARNING: [Synth 8-3331] design Memory__parameterized0 has unconnected port ADR_I[1]
WARNING: [Synth 8-3331] design Memory__parameterized0 has unconnected port ADR_I[0]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[31]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[30]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[29]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[28]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[27]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[26]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[25]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[24]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[23]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[22]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[21]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[20]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[19]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[18]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[17]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[16]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[15]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[14]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[13]
WARNING: [Synth 8-3331] design bsr2_processor_core has unconnected port DBG_ADR_I[12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 605.695 ; gain = 307.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 605.695 ; gain = 307.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 605.695 ; gain = 307.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Input_Unit.ControlPath.State_reg' in module 'DF_Wishbone_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'Output_Unit.ControlPath.State_reg' in module 'DF_Wishbone_Interface'
INFO: [Synth 8-5544] ROM "VersionString[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextValidOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextLastOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextOMUX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextReset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDone" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextEnableRD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextSTB_O" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextWE_O" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'division.Steuerwerk.Zustand_reg' in module 'div'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/bsr2_processor_core.vhd:794]
INFO: [Synth 8-5587] ROM size for "Dec_Instr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Dec_Instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'debug_fsm.state_reg' in module 'bsr2_processor'
INFO: [Synth 8-5587] ROM size for "RD_Sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "RD_Sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                wb_write |                             0001 |                             0001
                 wrput_w |                             0010 |                             0010
                 wb_read |                             0011 |                             0011
                 rdput_r |                             0100 |                             0100
               rdputdata |                             0101 |                             0101
                ackerror |                             0110 |                             1110
            versionput_v |                             0111 |                             0110
        versionputstring |                             1000 |                             0111
            resetexecute |                             1001 |                             1000
              resetput_r |                             1010 |                             1001
          errorfrominput |                             1011 |                             1101
                   error |                             1100 |                             1111
                    iron |                             1101 |                             1011
                   iroff |                             1110 |                             1100
           put_semicolon |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Output_Unit.ControlPath.State_reg' using encoding 'sequential' in module 'DF_Wishbone_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               wrgetaddr |                             0001 |                             0001
                 wrcomma |                             0010 |                             0010
               wrgetdata |                             0011 |                             0011
             wrsemicolon |                             0100 |                             0100
               wrexecute |                             0101 |                             0101
               rdgetaddr |                             0110 |                             0110
             rdsemicolon |                             0111 |                             0111
               rdexecute |                             1000 |                             1000
        versionsemicolon |                             1001 |                             1001
          versionexecute |                             1010 |                             1010
          resetsemicolon |                             1011 |                             1011
            resetexecute |                             1100 |                             1100
                   error |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Input_Unit.ControlPath.State_reg' using encoding 'sequential' in module 'DF_Wishbone_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           default_state |                               00 |                               00
                s0_state |                               01 |                               01
                s1_state |                               10 |                               10
             error_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wb_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  warten |                               00 |                               00
                     div |                               01 |                               01
                      ok |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'division.Steuerwerk.Zustand_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            halted_state |                                0 |                               01
           running_state |                                1 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'debug_fsm.state_reg' using encoding 'sequential' in module 'bsr2_processor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 755.133 ; gain = 456.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 28    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 64    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 41    
	   4 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  25 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	  68 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	  29 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  26 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 22    
	   8 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	  44 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  45 Input      4 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	  64 Input      4 Bit        Muxes := 1     
	  68 Input      4 Bit        Muxes := 1     
	  69 Input      4 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	  68 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  69 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	  11 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	  69 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   6 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 11    
	  14 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 7     
	  69 Input      1 Bit        Muxes := 11    
	  68 Input      1 Bit        Muxes := 5     
	  61 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DF_Serial_in_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module DF_Wishbone_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  25 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 18    
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  44 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  45 Input      4 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 11    
	  14 Input      1 Bit        Muxes := 4     
Module DF_Serial_out_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Serial_Wishbone_Interface 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wb_arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module bsr2_processor_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	  68 Input      7 Bit        Muxes := 1     
	  29 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  26 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  64 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  68 Input      4 Bit        Muxes := 1     
	  69 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  68 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  69 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	  69 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	  69 Input      1 Bit        Muxes := 11    
	  68 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	  61 Input      1 Bit        Muxes := 1     
Module bsr2_processor 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module Memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module Siebensegment_Anzeige 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module SSP 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Marcel/Desktop/V4/Hardware/Prozessor/mult.vhd:86]
DSP Report: Generating DSP P_reg2_reg[0]0, operation Mode is: A2*B2.
DSP Report: register A_reg1_reg is absorbed into DSP P_reg2_reg[0]0.
DSP Report: register P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: Generating DSP P_reg2_reg[0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B_reg1_reg is absorbed into DSP P_reg2_reg[0].
DSP Report: register A_reg1_reg is absorbed into DSP P_reg2_reg[0].
DSP Report: register P_reg2_reg[0] is absorbed into DSP P_reg2_reg[0].
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0].
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0].
DSP Report: Generating DSP P_reg2_reg[0]0, operation Mode is: A2*B2.
DSP Report: register P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: register P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: Generating DSP P_reg2_reg[0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B_reg1_reg is absorbed into DSP P_reg2_reg[0].
DSP Report: register P_reg2_reg[0] is absorbed into DSP P_reg2_reg[0].
DSP Report: register P_reg2_reg[0] is absorbed into DSP P_reg2_reg[0].
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0].
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0].
INFO: [Synth 8-5587] ROM size for "Dec_Instr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[31]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[30]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[29]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[28]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[27]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[26]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[25]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[24]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[23]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[22]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[21]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[20]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[19]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[18]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[17]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[16]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[15]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[14]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[13]
WARNING: [Synth 8-3331] design SSP has unconnected port DAT_I[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Processor_Inst/\swi/TxD_DataIn_1_reg[7] )
INFO: [Synth 8-3886] merging instance 'Processor_Inst/swi/Serial_input/value_reg[0]' (FDS) to 'Processor_Inst/swi/Serial_input/Bit0_reg'
INFO: [Synth 8-3886] merging instance 'Processor_Inst/core/DataPath.Coprocessor0.ExcInt_reg[3]' (FDRE) to 'Processor_Inst/core/DataPath.Coprocessor0.ExcInt_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Processor_Inst/core/\DataPath.Coprocessor0.ExcInt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Processor_Inst/\swi/Wishbone_Interface/Output_Unit.DataPath.InterruptDetectionUnit.StoredIr_reg )
INFO: [Synth 8-3886] merging instance 'Processor_Inst/swi/Serial_output/data_path.value_reg[0]' (FDS) to 'Processor_Inst/swi/Serial_output/data_path.Serial_out_i_reg'
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][47]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][46]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][45]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][44]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][43]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][42]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][41]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][40]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][39]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][38]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][37]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][36]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][35]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][34]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][33]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][32]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][31]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][30]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][29]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][28]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][27]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][26]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][25]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][24]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][23]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][22]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][21]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][20]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][19]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][18]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][17]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][47]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][46]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][45]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][44]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][43]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][42]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][41]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][40]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][39]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][38]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][37]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][36]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][35]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][34]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][33]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][32]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][31]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][30]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][29]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][28]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][27]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][26]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][25]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][24]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][23]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][22]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][21]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][20]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][19]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][18]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][17]__0) is unused and will be removed from module bsr2_processor_core.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|bsr2_processor_core | state_next | 64x7          | LUT            | 
|bsr2_processor_core | state_next | 64x7          | LUT            | 
+--------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Beispielrechner_System | RAM_Inst/mem_reg           | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Beispielrechner_System | ROM_Block.ROM_Inst/mem_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------+-----------------------------+-----------+----------------------+--------------+
|Module Name         | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+--------------------+-----------------------------+-----------+----------------------+--------------+
|Processor_Inst/core | DataPath.Registers.regs_reg | Implied   | 32 x 32              | RAM32M x 24	 | 
+--------------------+-----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult        | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mult        | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Beispielrechner_System | RAM_Inst/mem_reg           | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Beispielrechner_System | ROM_Block.ROM_Inst/mem_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+--------------------+-----------------------------+-----------+----------------------+--------------+
|Module Name         | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+--------------------+-----------------------------+-----------+----------------------+--------------+
|Processor_Inst/core | DataPath.Registers.regs_reg | Implied   | 32 x 32              | RAM32M x 24	 | 
+--------------------+-----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance RAM_Inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_Inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_Inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_Inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ROM_Block.ROM_Inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ROM_Block.ROM_Inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ROM_Block.ROM_Inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ROM_Block.ROM_Inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Processor_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[63] is being inverted and renamed to Processor_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[63]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   156|
|3     |DSP48E1     |     4|
|4     |LUT1        |    52|
|5     |LUT2        |   324|
|6     |LUT3        |   480|
|7     |LUT4        |   382|
|8     |LUT5        |   511|
|9     |LUT6        |  1225|
|10    |MMCME2_BASE |     1|
|11    |MUXF7       |     1|
|12    |RAM32M      |    24|
|13    |RAMB36E1    |     8|
|14    |FDRE        |  1173|
|15    |FDSE        |    32|
|16    |IBUF        |     2|
|17    |IOBUF       |     3|
|18    |OBUF        |    13|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------+--------------------------+------+
|      |Instance                  |Module                    |Cells |
+------+--------------------------+--------------------------+------+
|1     |top                       |                          |  4392|
|2     |  Clocking                |Clocking                  |     1|
|3     |  GPIO_inst               |GPIO                      |    13|
|4     |  Processor_Inst          |bsr2_processor            |  4012|
|5     |    core                  |bsr2_processor_core       |  3401|
|6     |      \DataPath.ALU.div   |div                       |   887|
|7     |      \DataPath.ALU.mult  |mult                      |   391|
|8     |    swi                   |Serial_Wishbone_Interface |   588|
|9     |      Serial_input        |DF_Serial_in_v1_0         |    81|
|10    |      Serial_output       |DF_Serial_out_v1_0        |    52|
|11    |      Wishbone_Interface  |DF_Wishbone_Interface     |   447|
|12    |    wb_arbiter            |wb_arbiter                |    16|
|13    |  RAM_Inst                |Memory__parameterized0    |     5|
|14    |  \ROM_Block.ROM_Inst     |Memory                    |     5|
|15    |  SSP_inst                |SSP                       |   115|
|16    |    sieben_seg            |Siebensegment_Anzeige     |    90|
|17    |  Timer_Inst              |Timer                     |   222|
+------+--------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 997.008 ; gain = 698.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 231 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 997.008 ; gain = 698.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 997.008 ; gain = 698.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 997.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 997.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 997.008 ; gain = 698.656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 997.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marcel/Desktop/V4/Hardware/Synthese/Synthese.runs/synth_1/Beispielrechner_System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Beispielrechner_System_utilization_synth.rpt -pb Beispielrechner_System_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  2 17:19:51 2021...
