#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 14 13:21:14 2022
# Process ID: 611
# Current directory: /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_timer_0_0_synth_1
# Command line: vivado -log mb_preset_axi_timer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_preset_axi_timer_0_0.tcl
# Log file: /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_timer_0_0_synth_1/mb_preset_axi_timer_0_0.vds
# Journal file: /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_timer_0_0_synth_1/vivado.jou
# Running On: xcosswbld09, OS: Linux, CPU Frequency: 3190.612 MHz, CPU Physical cores: 26, Host memory: 540966 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
484 Beta devices matching pattern found, 484 enabled.
enable_beta_device: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.547 ; gain = 131.633 ; free physical = 25300 ; free virtual = 462903
source mb_preset_axi_timer_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_preset_axi_timer_0_0
Command: synth_design -top mb_preset_axi_timer_0_0 -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1632
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.816 ; gain = 372.801 ; free physical = 9011 ; free virtual = 446630
Synthesis current peak Physical Memory [PSS] (MB): peak = 1992.002; parent = 1872.608; children = 119.394
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3845.637; parent = 2839.758; children = 1005.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_preset_axi_timer_0_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/synth/mb_preset_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:2088' bound to instance 'U0' of component 'axi_timer' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/synth/mb_preset_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:2143]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1438]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1438]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1074]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1910]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:2143]
INFO: [Synth 8-256] done synthesizing module 'mb_preset_axi_timer_0_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/synth/mb_preset_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[12] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[11] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[10] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[9] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[8] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[7] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[6] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[5] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[4] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[3] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[2] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[0] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[1] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[2] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[3] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[4] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[5] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[6] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[7] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[8] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[9] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[10] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[11] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[12] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[13] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[14] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[15] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[16] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[17] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[18] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[19] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port BE[0] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port BE[1] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[0] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[2] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[3] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[4] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[6] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[7] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[2] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[3] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[6] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[7] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[0] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[1] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[2] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[3] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[4] in module tc_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2916.723 ; gain = 455.707 ; free physical = 7973 ; free virtual = 445604
Synthesis current peak Physical Memory [PSS] (MB): peak = 1992.002; parent = 1872.608; children = 119.394
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3922.605; parent = 2916.727; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2931.566 ; gain = 470.551 ; free physical = 7733 ; free virtual = 445366
Synthesis current peak Physical Memory [PSS] (MB): peak = 1992.002; parent = 1872.608; children = 119.394
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.449; parent = 2931.570; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2931.566 ; gain = 470.551 ; free physical = 7713 ; free virtual = 445343
Synthesis current peak Physical Memory [PSS] (MB): peak = 1992.002; parent = 1872.608; children = 119.394
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.449; parent = 2931.570; children = 1005.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2937.504 ; gain = 0.000 ; free physical = 7615 ; free virtual = 445249
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/mb_preset_axi_timer_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/mb_preset_axi_timer_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/mb_preset_axi_timer_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/mb_preset_axi_timer_0_0.xdc] for cell 'U0'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_timer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_timer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.316 ; gain = 0.000 ; free physical = 7539 ; free virtual = 445221
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  FDR => FDRE: 18 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3039.316 ; gain = 0.000 ; free physical = 7521 ; free virtual = 445203
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 9320 ; free virtual = 447050
Synthesis current peak Physical Memory [PSS] (MB): peak = 1992.002; parent = 1872.608; children = 119.394
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 9302 ; free virtual = 447031
Synthesis current peak Physical Memory [PSS] (MB): peak = 1992.002; parent = 1872.608; children = 119.394
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_timer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 9357 ; free virtual = 447086
Synthesis current peak Physical Memory [PSS] (MB): peak = 1992.002; parent = 1872.608; children = 119.394
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 9184 ; free virtual = 446961
Synthesis current peak Physical Memory [PSS] (MB): peak = 1992.002; parent = 1872.608; children = 119.394
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 29    
+---Muxes : 
	   3 Input   33 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 8580 ; free virtual = 446348
Synthesis current peak Physical Memory [PSS] (MB): peak = 1992.002; parent = 1872.608; children = 119.394
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 10310 ; free virtual = 448069
Synthesis current peak Physical Memory [PSS] (MB): peak = 2069.451; parent = 1948.905; children = 120.546
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 11042 ; free virtual = 448787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2080.118; parent = 1959.213; children = 120.905
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 11147 ; free virtual = 448891
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.891; parent = 1971.999; children = 121.069
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 12780 ; free virtual = 450503
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.891; parent = 1971.999; children = 121.960
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 12811 ; free virtual = 450534
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.891; parent = 1971.999; children = 121.961
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 12939 ; free virtual = 450662
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.891; parent = 1971.999; children = 121.961
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 12994 ; free virtual = 450718
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.891; parent = 1971.999; children = 121.961
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 12989 ; free virtual = 450714
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.891; parent = 1971.999; children = 121.961
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 12978 ; free virtual = 450703
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.891; parent = 1971.999; children = 121.961
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     6|
|3     |LUT2   |    85|
|4     |LUT3   |   104|
|5     |LUT4   |    76|
|6     |LUT5   |    20|
|7     |LUT6   |    64|
|8     |MUXCY  |    64|
|9     |FDR    |    12|
|10    |FDRE   |   231|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3039.316 ; gain = 578.301 ; free physical = 12971 ; free virtual = 450697
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.891; parent = 1971.999; children = 121.961
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.199; parent = 3039.320; children = 1005.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 3039.316 ; gain = 470.551 ; free physical = 13039 ; free virtual = 450763
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3039.324 ; gain = 578.301 ; free physical = 13053 ; free virtual = 450777
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3039.324 ; gain = 0.000 ; free physical = 13179 ; free virtual = 450904
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.324 ; gain = 0.000 ; free physical = 13320 ; free virtual = 451042
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDR => FDRE: 12 instances

Synth Design complete, checksum: e8a9604e
INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3039.324 ; gain = 936.090 ; free physical = 13619 ; free virtual = 451360
INFO: [Common 17-1381] The checkpoint '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_timer_0_0_synth_1/mb_preset_axi_timer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_preset_axi_timer_0_0, cache-ID = c4488c7fd47e8944
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_axi_timer_0_0_synth_1/mb_preset_axi_timer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_preset_axi_timer_0_0_utilization_synth.rpt -pb mb_preset_axi_timer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 13:22:21 2022...
