# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:20:35 on Feb 19,2021
# vlog -reportprogress 300 -sv -work work instruction_memory.sv 
# -- Compiling module instruction_memory
# -- Compiling module instruction_memory_tb
# 
# Top level modules:
# 	instruction_memory_tb
# End time: 02:20:35 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instruction_memory_tb 
# Start time: 02:20:35 on Feb 19,2021
# Loading sv_std.std
# Loading work.instruction_memory_tb
# Loading work.instruction_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Loading instruction memory...
# ** Warning: (vsim-7) Failed to open readmem file "../assets/rv32i-instruction.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : instruction_memory.sv(21)
#    Time: 0 ps  Iteration: 0  Instance: /instruction_memory_tb/imem
# ** Note: $finish    : instruction_memory.sv(88)
#    Time: 2150 ps  Iteration: 1  Instance: /instruction_memory_tb
# 1
# Break in Module instruction_memory_tb at instruction_memory.sv line 88
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:07 on Feb 19,2021
# vlog -reportprogress 300 -sv -work work instruction_memory.sv 
# -- Compiling module instruction_memory
# -- Compiling module instruction_memory_tb
# 
# Top level modules:
# 	instruction_memory_tb
# End time: 02:21:08 on Feb 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:21:09 on Feb 19,2021, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work instruction_memory_tb 
# Start time: 02:21:09 on Feb 19,2021
# Loading sv_std.std
# Loading work.instruction_memory_tb
# Loading work.instruction_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Loading instruction memory...
# ** Warning: (vsim-7) Failed to open readmem file "../assets/rv32i-instruction.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : instruction_memory.sv(21)
#    Time: 0 ps  Iteration: 0  Instance: /instruction_memory_tb/imem
# ** Note: $stop    : instruction_memory.sv(88)
#    Time: 2150 ps  Iteration: 1  Instance: /instruction_memory_tb
# Break in Module instruction_memory_tb at instruction_memory.sv line 88
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:36 on Feb 19,2021
# vlog -reportprogress 300 -sv -work work instruction_memory.sv 
# -- Compiling module instruction_memory
# -- Compiling module instruction_memory_tb
# 
# Top level modules:
# 	instruction_memory_tb
# End time: 02:22:36 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:22:37 on Feb 19,2021, Elapsed time: 0:01:28
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work instruction_memory_tb 
# Start time: 02:22:37 on Feb 19,2021
# Loading sv_std.std
# Loading work.instruction_memory_tb
# Loading work.instruction_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Loading instruction memory...
# ** Note: $stop    : instruction_memory.sv(88)
#    Time: 2150 ps  Iteration: 1  Instance: /instruction_memory_tb
# Break in Module instruction_memory_tb at instruction_memory.sv line 88
