
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2380.027 ; gain = 0.000 ; free physical = 48131 ; free virtual = 56042
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ninnart/test_verilog2/test_verilog2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/ninnart/test_verilog2/test_verilog2.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2380.027 ; gain = 0.000 ; free physical = 48053 ; free virtual = 55966
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2380.027 ; gain = 857.574 ; free physical = 48053 ; free virtual = 55966
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2443.941 ; gain = 63.914 ; free physical = 48050 ; free virtual = 55963

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15b852aa5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2596.129 ; gain = 152.188 ; free physical = 47770 ; free virtual = 55695

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15b852aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47567 ; free virtual = 55496
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15b852aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47567 ; free virtual = 55496
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15b852aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47567 ; free virtual = 55496
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 15b852aa5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47567 ; free virtual = 55496
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15b852aa5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47567 ; free virtual = 55496
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15b852aa5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47567 ; free virtual = 55496
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47567 ; free virtual = 55496
Ending Logic Optimization Task | Checksum: 15b852aa5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47567 ; free virtual = 55496

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15b852aa5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47568 ; free virtual = 55497

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15b852aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47568 ; free virtual = 55497

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47568 ; free virtual = 55497
Ending Netlist Obfuscation Task | Checksum: 15b852aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47568 ; free virtual = 55497
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2762.973 ; gain = 382.945 ; free physical = 47568 ; free virtual = 55497
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.973 ; gain = 0.000 ; free physical = 47568 ; free virtual = 55497
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2794.988 ; gain = 0.000 ; free physical = 47563 ; free virtual = 55496
INFO: [Common 17-1381] The checkpoint '/home/ninnart/test_verilog2/test_verilog2.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ninnart/test_verilog2/test_verilog2.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.445 ; gain = 0.000 ; free physical = 47536 ; free virtual = 55468
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b260ee98

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2901.445 ; gain = 0.000 ; free physical = 47536 ; free virtual = 55468
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.445 ; gain = 0.000 ; free physical = 47536 ; free virtual = 55468

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b260ee98

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2917.453 ; gain = 16.008 ; free physical = 47535 ; free virtual = 55467

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a4a98d7b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3317.812 ; gain = 416.367 ; free physical = 47103 ; free virtual = 55038

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a4a98d7b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3317.812 ; gain = 416.367 ; free physical = 47103 ; free virtual = 55038
Phase 1 Placer Initialization | Checksum: 1a4a98d7b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3317.812 ; gain = 416.367 ; free physical = 47103 ; free virtual = 55038

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a4a98d7b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3317.812 ; gain = 416.367 ; free physical = 47089 ; free virtual = 55023

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 187730e71

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47080 ; free virtual = 55015
Phase 2 Global Placement | Checksum: 187730e71

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47080 ; free virtual = 55015

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 187730e71

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47080 ; free virtual = 55015

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 187730e71

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47080 ; free virtual = 55015

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 187730e71

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47080 ; free virtual = 55015

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 12e2132d6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47080 ; free virtual = 55013

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 16dfa1e3c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55013

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1a1d7c10d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47075 ; free virtual = 55009

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 150500fa3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55013
Phase 3.4 Small Shape DP | Checksum: 150500fa3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55013

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 150500fa3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55013

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 150500fa3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55013
Phase 3 Detail Placement | Checksum: 150500fa3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55013

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 150500fa3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55013

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 150500fa3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47082 ; free virtual = 55015

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 150500fa3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55012

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.828 ; gain = 0.000 ; free physical = 47079 ; free virtual = 55012
Phase 4.4 Final Placement Cleanup | Checksum: 150500fa3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 150500fa3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55012
Ending Placer Task | Checksum: 68e2cf50

Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47079 ; free virtual = 55012
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 3349.828 ; gain = 448.383 ; free physical = 47094 ; free virtual = 55027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.828 ; gain = 0.000 ; free physical = 47094 ; free virtual = 55027
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3349.828 ; gain = 0.000 ; free physical = 47093 ; free virtual = 55030
INFO: [Common 17-1381] The checkpoint '/home/ninnart/test_verilog2/test_verilog2.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3349.828 ; gain = 0.000 ; free physical = 47083 ; free virtual = 55017
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3349.828 ; gain = 0.000 ; free physical = 47094 ; free virtual = 55028
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 4242.949 ; gain = 893.121 ; free physical = 46560 ; free virtual = 54496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4242.949 ; gain = 0.000 ; free physical = 46560 ; free virtual = 54496
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4242.949 ; gain = 0.000 ; free physical = 46555 ; free virtual = 54494
INFO: [Common 17-1381] The checkpoint '/home/ninnart/test_verilog2/test_verilog2.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 37c54a8b ConstDB: 0 ShapeSum: 311d84c5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bba79698

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46384 ; free virtual = 54320
Post Restoration Checksum: NetGraph: d45df1c1 NumContArr: e749a4d7 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1bba79698

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46345 ; free virtual = 54280

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1bba79698

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46345 ; free virtual = 54280

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 1bba79698

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46342 ; free virtual = 54278
Phase 2 Router Initialization | Checksum: 1bba79698

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46342 ; free virtual = 54278

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 149a99cd9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46335 ; free virtual = 54271

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 158485502

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46334 ; free virtual = 54270
Phase 4 Rip-up And Reroute | Checksum: 158485502

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46334 ; free virtual = 54270

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 158485502

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46338 ; free virtual = 54274

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 158485502

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46338 ; free virtual = 54274
Phase 6 Post Hold Fix | Checksum: 158485502

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46338 ; free virtual = 54274

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00103303 %
  Global Horizontal Routing Utilization  = 0.000328343 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.6338%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 158485502

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46338 ; free virtual = 54274

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 158485502

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46336 ; free virtual = 54272

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 158485502

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46336 ; free virtual = 54271
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46383 ; free virtual = 54319

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 4274.965 ; gain = 32.016 ; free physical = 46383 ; free virtual = 54319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46383 ; free virtual = 54319
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4274.965 ; gain = 0.000 ; free physical = 46379 ; free virtual = 54318
INFO: [Common 17-1381] The checkpoint '/home/ninnart/test_verilog2/test_verilog2.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ninnart/test_verilog2/test_verilog2.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ninnart/test_verilog2/test_verilog2.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4314.008 ; gain = 0.000 ; free physical = 46352 ; free virtual = 54288
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/ninnart/test_verilog2/test_verilog2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr  2 22:17:49 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 4314.008 ; gain = 0.000 ; free physical = 46340 ; free virtual = 54282
INFO: [Common 17-206] Exiting Vivado at Thu Apr  2 22:17:50 2020...
