{"vcs1":{"timestamp_begin":1682279148.195292316, "rt":0.79, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1682279149.054248840, "rt":1.07, "ut":0.21, "st":0.24}}
{"link":{"timestamp_begin":1682279150.178766467, "rt":1.65, "ut":0.06, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682279147.911060401}
{"VCS_COMP_START_TIME": 1682279147.911060401}
{"VCS_COMP_END_TIME": 1682279152.523465857}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340788}}
{"stitch_vcselab": {"peak_mem": 238988}}
