{"vcs1":{"timestamp_begin":1750454752.225654168, "rt":1.01, "ut":0.45, "st":0.09}}
{"vcselab":{"timestamp_begin":1750454753.331737682, "rt":0.74, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1750454754.149196444, "rt":0.19, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750454751.849105473}
{"VCS_COMP_START_TIME": 1750454751.849105473}
{"VCS_COMP_END_TIME": 1750454757.054744427}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2554400}}
{"stitch_vcselab": {"peak_mem": 2554459}}
