# Description and features of the Hardware Semaphore (HSEM)

**Source**: Page 11, Chunk 115  
**Category**: Description and features of the Hardware Semaphore (HSEM)  
**Chunk Index**: 115

---

10.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 517
10.2 Main features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 517
10.3 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 518
10.3.1 HSEM block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 518
10.3.2 HSEM internal signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 518
10.3.3 HSEM lock procedures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 518
10.3.4 HSEM write/read/read lock register address . . . . . . . . . . . . . . . . . . . . 520
10.3.5 HSEM unlock procedures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 520
10.3.6 HSEM MASTERID semaphore clear . . . . . . . . . . . . . . . . . . . . . . . . . . 521
10.3.7 HSEM interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 521
10.3.8 AHB bus master ID verification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 523
10.4 HSEM registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 524
10.4.1 HSEM register semaphore x (HSEM_Rx) . . . . . . . . . . . . . . . . . . . . . . 524
10.4.2 HSEM read lock register semaphore x (HSEM_RLRx) . . . . . . . . . . . . 525
10.4.3 HSEM interrupt enable register (HSEM_IER) . . . . . . . . . . . . . . . . . . . 526
10.4.4 HSEM interrupt clear register (HSEM_ICR) . . . . . . . . . . . . . . . . . . . . 526
10.4.5 HSEM interrupt status register (HSEM_ISR) . . . . . . . . . . . . . . . . . . . . 526
10.4.6 HSEM interrupt status register (HSEM_MISR) . . . . . . . . . . . . . . . . . . 527
10.4.7 HSEM clear register (HSEM_CR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 527
10.4.8 HSEM clear semaphore key register (HSEM_KEYR) . . . . . . . . . . . . . 528
10.4.9 HSEM register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 529
11 General-purpose I/Os (GPIO) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 530

---

**AI Reasoning**: The content chunk provides an overview and detailed description of the Hardware Semaphore (HSEM) including its features, functional description, and register details. It fits well under 'features' as it describes the functionality and characteristics of a specific hardware component. The filename captures the essence of the content by focusing on the main topic, HSEM.
