target: 
    #Register Tests
    cv.sll.sc.h x0, x0, x0
    cv.sll.sc.h x1, x1, x1
    cv.sll.sc.h x2, x2, x2
    cv.sll.sc.h x8, x8, x8
    cv.sll.sc.h x20, x20, x20
    cv.sll.sc.h x31, x31, x31
