
*** Running vivado
    with args -log nexys_rf_riscv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexys_rf_riscv.tcl


Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source nexys_rf_riscv.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 486.094 ; gain = 181.770
Command: read_checkpoint -auto_incremental -incremental C:/Users/nik/MSiS/lab3/lab3.srcs/utils_1/imports/synth_1/alu_riscv.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/nik/MSiS/lab3/lab3.srcs/utils_1/imports/synth_1/alu_riscv.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top nexys_rf_riscv -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.484 ; gain = 439.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys_rf_riscv' [C:/Users/nik/MSiS/lab3/lab3.srcs/sources_1/new/nexys_rf_riscv.sv:11]
ERROR: [Synth 8-439] module 'rf_riscv' not found [C:/Users/nik/MSiS/lab3/lab3.srcs/sources_1/new/nexys_rf_riscv.sv:37]
ERROR: [Synth 8-6156] failed synthesizing module 'nexys_rf_riscv' [C:/Users/nik/MSiS/lab3/lab3.srcs/sources_1/new/nexys_rf_riscv.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1425.699 ; gain = 546.695
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 18:11:10 2024...
