Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d571c54397a470d8609f5a4b2e3ad80 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'a' [D:/workspace/vivado/CPU54/CPU54.srcs/sources_1/new/sccomp_dataflow.v:17]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'aluc' [D:/workspace/vivado/CPU54/CPU54.srcs/sources_1/new/cpu_bus.v:59]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'r1' [D:/workspace/vivado/CPU54/CPU54.srcs/sources_1/new/cpu_bus.v:63]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'cause' [D:/workspace/vivado/CPU54/CPU54.srcs/sources_1/new/cpu_bus.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.gernal_reg
Compiling module xil_defaultlib.data_bus
Compiling module xil_defaultlib.hi_lo
Compiling module xil_defaultlib.ALU_ext
Compiling module xil_defaultlib.ALU_exters
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.address
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.IR_Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Controler
Compiling module xil_defaultlib.cpu_bus
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
