// Seed: 3096848426
module module_0 (
    output uwire id_0,
    output wand id_1,
    output tri0 id_2,
    output uwire id_3,
    input wor id_4,
    input tri id_5,
    output wor id_6,
    input supply0 id_7,
    input wor id_8,
    output supply1 id_9,
    output tri0 id_10,
    input wand id_11,
    input uwire id_12,
    output wand id_13,
    input wand id_14,
    output wire id_15,
    input tri id_16,
    output uwire id_17,
    output tri id_18,
    input tri id_19,
    input wand id_20
);
  assign id_13 = ~id_16 < id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1,
    input  wand id_2
);
  assign id_0 = 1;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
