Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Nov 19 16:06:35 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Ain_IBUF
   Bin_IBUF
   Cin_IBUF
   Latin_IBUF


