-- VHDL Entity ece411.BigWay.symbol
--
-- Created:
--          by - tkalbar2.stdt (gllnx25.ews.illinois.edu)
--          at - 21:41:03 12/02/10
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY BigWay IS
   PORT( 
      DataWrite      : IN     std_logic;
      Datain         : IN     lc3b_oword;
      DirtyIn        : IN     std_logic;
      DirtyWrite     : IN     std_logic;
      RESET_L        : IN     std_logic;
      TagIn          : IN     lc3b_tag;
      index          : IN     lc3b_cindex;
      Dirty          : OUT    std_logic;
      LineOut        : OUT    lc3b_oword;
      joined_address : OUT    lc3b_word;
      prehit         : OUT    std_logic
   );

-- Declarations

END BigWay ;

--
-- VHDL Architecture ece411.BigWay.struct
--
-- Created:
--          by - tkalbar2.stdt (gllnx25.ews.illinois.edu)
--          at - 21:41:04 12/02/10
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY ece411;

ARCHITECTURE struct OF BigWay IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL TagOut    : lc3b_tag;
   SIGNAL Valid     : std_logic;
   SIGNAL offset    : lc3b_coffset;
   SIGNAL tag_equal : std_logic;


   -- Component Declarations
   COMPONENT WAY_L2
   PORT (
      DataWrite  : IN     std_logic ;
      Datain     : IN     lc3b_oword ;
      DirtyIn    : IN     std_logic ;
      DirtyWrite : IN     std_logic ;
      RESET_L    : IN     std_logic ;
      TagIn      : IN     lc3b_tag ;
      index      : IN     lc3b_cindex ;
      Data       : OUT    lc3b_oword ;
      Dirty      : OUT    std_logic ;
      Tag        : OUT    lc3b_tag ;
      Valid      : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT addr_joiner
   PORT (
      index   : IN     lc3b_cindex ;
      offset  : IN     lc3b_coffset ;
      tag     : IN     lc3b_tag ;
      address : OUT    lc3b_word 
   );
   END COMPONENT;
   COMPONENT and2
   PORT (
      a : IN     std_logic ;
      b : IN     std_logic ;
      s : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT tag_comp
   PORT (
      tag_addr  : IN     lc3b_tag ;
      tag_cache : IN     lc3b_tag ;
      equal     : OUT    std_logic 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : WAY_L2 USE ENTITY ece411.WAY_L2;
   FOR ALL : addr_joiner USE ENTITY ece411.addr_joiner;
   FOR ALL : and2 USE ENTITY ece411.and2;
   FOR ALL : tag_comp USE ENTITY ece411.tag_comp;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_0 : WAY_L2
      PORT MAP (
         DataWrite  => DataWrite,
         Datain     => Datain,
         DirtyIn    => DirtyIn,
         DirtyWrite => DirtyWrite,
         RESET_L    => RESET_L,
         TagIn      => TagIn,
         index      => index,
         Data       => LineOut,
         Dirty      => Dirty,
         Tag        => TagOut,
         Valid      => Valid
      );
   aAddrJoiner : addr_joiner
      PORT MAP (
         index   => index,
         offset  => offset,
         tag     => TagOut,
         address => joined_address
      );
   andprehit : and2
      PORT MAP (
         a => tag_equal,
         b => Valid,
         s => prehit
      );
   comp0 : tag_comp
      PORT MAP (
         tag_addr  => TagIn,
         tag_cache => TagOut,
         equal     => tag_equal
      );

END struct;
