NUM_CCW	,	V_75
dma_addr_t	,	T_5
of_match_device	,	F_55
num_periods	,	V_101
"unable to register\n"	,	L_9
HW_APBHX_CTRL1	,	V_43
HW_APBHX_CTRL2	,	V_44
bar	,	V_109
HW_APBHX_CTRL0	,	V_14
dev	,	V_20
PIO_NUM	,	V_88
ccw	,	V_52
"mxs-dma"	,	L_3
async_tx_ack	,	F_31
platform_get_device_id	,	F_56
DMA_MEM_TO_DEV	,	V_158
for_each_sg	,	F_39
device_pause	,	V_151
nr_channels	,	V_35
tasklet	,	V_50
request_irq	,	F_28
completed	,	V_40
DMA_COMPLETE	,	V_24
mxs_dma_probe	,	F_52
dma_addr	,	V_98
MXS_DMA_USE_SEMAPHORE	,	V_9
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_155
of_node	,	V_117
reg_dbg1	,	V_18
GFP_KERNEL	,	V_54
args_count	,	V_125
device	,	V_144
dma_async_device_unregister	,	F_71
"%s: error in channel %d\n"	,	L_2
iores	,	V_136
device_prep_dma_cyclic	,	V_150
IRQ_NONE	,	V_42
free_irq	,	F_32
device_node	,	V_127
"initialized\n"	,	L_11
mxs_dma_enable_chan	,	F_11
dma_spec	,	V_119
of_property_read_u32	,	F_54
device_issue_pending	,	V_161
of_dma_controller_register	,	F_70
sg	,	V_68
mxs_dma_filter_fn	,	F_48
of_phandle_args	,	V_118
COMMAND	,	V_90
CCW_CHAIN	,	V_79
scatterlist	,	V_61
devm_ioremap_resource	,	F_58
irq	,	V_33
i	,	V_34
j	,	V_69
dma_async_device_register	,	F_69
buf	,	V_102
BM_APBH_CTRL0_APB_BURST_EN	,	V_111
period_len	,	V_100
platform_device	,	V_126
tx	,	V_30
__iomem	,	T_1
"maximum period size exceeded: %d &gt; %d\n"	,	L_6
dma_zalloc_coherent	,	F_27
dev_dbg	,	F_23
xfer_bytes	,	V_94
INIT_LIST_HEAD	,	F_63
err_clk	,	V_59
sgl	,	V_62
platform_get_irq	,	F_49
ret	,	V_51
err_out	,	V_76
chan_irq	,	V_37
err_alloc	,	V_56
"maximum bytes for sg entry exceeded: %d &gt; %d\n"	,	L_5
"failed to register controller\n"	,	L_10
DMA_ERROR	,	V_48
stmp_reset_block	,	F_47
dma_async_tx_descriptor	,	V_29
channels	,	V_143
mxs_dma_reset_chan	,	F_3
"failed to read dma-channels\n"	,	L_8
platform_get_resource	,	F_57
idx	,	V_73
CCW_WAIT4END	,	V_85
completed_cookie	,	V_110
desc	,	V_32
next	,	V_77
dma_cookie_complete	,	F_24
MXS_DMA_CHANNELS_MASK	,	V_113
BUG_ON	,	F_37
tasklet_init	,	F_65
dev_err	,	F_10
of_id	,	V_132
BM_APBH_CTRL0_APB_BURST8_EN	,	V_112
dma_chan	,	V_2
param	,	V_116
dma_type	,	V_134
device_free_chan_resources	,	V_147
of_device_id	,	V_131
dma_set_max_seg_size	,	F_67
mask	,	V_123
devm_clk_get	,	F_61
dma_tx_state	,	V_105
cap_mask	,	V_124
tx_submit	,	V_60
mxs_dma_filter_param	,	V_115
clk_disable_unprepare	,	F_35
device_alloc_chan_resources	,	V_146
CCW_HALT_ON_TERM	,	V_86
BIT	,	F_68
residue	,	V_107
mxs_dma_driver	,	V_162
DMA_TRANS_NONE	,	V_82
dma_cookie_assign	,	F_18
append	,	V_71
base	,	V_13
HW_APBHX_CHn_NXTCMDAR	,	F_12
CCW_TERM_FLUSH	,	V_87
ENOMEM	,	V_55
HW_APBX_CHn_DEBUG1	,	F_7
MXS_DMA_SG_LOOP	,	V_10
DMA_IN_PROGRESS	,	V_28
mxs_dma_init	,	F_46
dma_transfer_direction	,	V_64
dev_info	,	F_72
mxs_dma_prep_slave_sg	,	F_36
mxs_dma_xlate	,	F_50
DMA_CYCLIC	,	V_142
mxs_dma_resume_chan	,	F_16
DMA_RESIDUE_GRANULARITY_BURST	,	V_160
dmaengine_desc_get_callback_invoke	,	F_20
context	,	V_66
id	,	V_139
device_tx_status	,	V_148
dma_address	,	V_93
src_addr_widths	,	V_154
chan_id	,	V_7
clk	,	V_58
residue_granularity	,	V_159
max_wait	,	V_17
cookie	,	V_104
bits	,	V_78
device_prep_slave_sg	,	V_149
"dma-channels"	,	L_7
txstate	,	V_106
mxs_dma	,	V_6
IRQ_HANDLED	,	V_49
dma_request_channel	,	F_51
CCW_BLOCK_SIZE	,	V_53
MAX_XFER_BYTES	,	V_91
__func__	,	V_47
reset	,	V_11
mxs_dma_tasklet	,	F_19
pio_words	,	V_83
status	,	V_23
platform_device_id	,	V_129
desc_count	,	V_74
of_dma_data	,	V_122
flags	,	V_8
dma_async_tx_descriptor_init	,	F_30
list_add_tail	,	F_66
dma_parms	,	V_145
dma_is_apbh	,	F_4
fn_param	,	V_114
mxs_dma_int_handler	,	F_22
mxs_dma_engine	,	V_5
mxs_dma_chan	,	V_1
mxs_chans	,	V_36
MXS_DMA_CMD_NO_XFER	,	V_89
clk_prepare_enable	,	F_29
err_irq	,	V_57
mxs_dma_irq_to_chan	,	F_21
HW_APBHX_CHANNEL_CTRL	,	V_22
err	,	V_41
dma_set_tx_state	,	F_45
id_entry	,	V_130
mxs_dma_dt_ids	,	V_137
platform_driver_probe	,	F_74
device_terminate_all	,	V_153
EINVAL	,	V_38
bufaddr	,	V_92
mxs_dma_alloc_chan_resources	,	F_26
dst_addr_widths	,	V_156
DMA_DEV_TO_MEM	,	V_95
mxs_dma_type	,	V_133
mxs_dma_prep_dma_cyclic	,	F_41
HW_APBHX_CHn_SEMA	,	F_13
STMP_OFFSET_REG_CLR	,	V_27
__init	,	T_7
udelay	,	F_9
dma_status	,	V_103
mxs_chan	,	V_4
dma_free_coherent	,	F_33
chan	,	V_3
dma_device	,	V_46
data	,	V_31
mxs_dma_terminate_all	,	F_42
DMA_PAUSED	,	V_26
MXS_DMA_CMD_READ	,	V_97
"maximum number of sg exceeded: %d &gt; %d\n"	,	L_4
size_t	,	T_6
HW_APBHX_CHn_BAR	,	F_44
CCW_IRQ	,	V_80
ofdma	,	V_121
pdev	,	V_19
BP_APBHX_CHANNEL_CTRL_RESET_CHANNEL	,	V_21
u32	,	T_4
pio	,	V_70
tasklet_schedule	,	F_25
"Failed waiting for the DMA channel %d to leave state READ_FLUSH, trying to reset channel in READ_FLUSH state now\n"	,	L_1
of_dma	,	V_120
dma_cookie_t	,	T_2
resource	,	V_135
ccw_phys	,	V_25
MXS_DMA_CMD_WRITE	,	V_96
PTR_ERR	,	F_60
CCW_DEC_SEM	,	V_81
STMP_OFFSET_REG_SET	,	V_15
mxs_dma_ccw	,	V_67
directions	,	V_157
mxs_dma_tx_status	,	F_43
dma_cookie_init	,	F_64
DMA_PREP_INTERRUPT	,	V_72
mxs_dma_free_chan_resources	,	F_34
DMA_SLAVE	,	V_141
sg_len	,	V_63
devm_kzalloc	,	F_53
np	,	V_128
apbh_is_old	,	F_5
MXS_DMA_CHANNELS	,	V_45
driver_data	,	V_138
elapsed	,	V_16
dma_cap_set	,	F_62
BF_CCW	,	F_38
buf_len	,	V_99
DMA_CTRL_ACK	,	V_84
IORESOURCE_MEM	,	V_140
direction	,	V_65
readl	,	F_8
writel	,	F_6
last_ccw	,	V_108
irqreturn_t	,	T_3
to_mxs_dma_chan	,	F_1
mxs_dma_pause_chan	,	F_15
sg_dma_len	,	F_40
dev_id	,	V_39
device_resume	,	V_152
container_of	,	F_2
mxs_dma_module_init	,	F_73
BP_APBH_CTRL0_RESET_CHANNEL	,	V_12
dma_cap_mask_t	,	T_8
mxs_dma_disable_chan	,	F_14
mxs_dma_tx_submit	,	F_17
IS_ERR	,	F_59
