{
  "title": "GitHub Vhdl Languages Weekly Trending",
  "description": "Weekly Trending of Vhdl Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Mon, 07 Jul 2025 02:53:33 GMT",
  "items": [
    {
      "title": "open-logic/open-logic",
      "url": "https://github.com/open-logic/open-logic",
      "description": "Open Logic FPGA Standard Library",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "667",
      "forks": "76",
      "addStars": "20",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/12606595?s=40&v=4",
          "name": "obruendl",
          "url": "https://github.com/obruendl"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1317640?s=40&v=4",
          "name": "gckoeppel",
          "url": "https://github.com/gckoeppel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3243291?s=40&v=4",
          "name": "LukiLeu",
          "url": "https://github.com/LukiLeu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67621520?s=40&v=4",
          "name": "rbrglez",
          "url": "https://github.com/rbrglez"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11442?s=40&v=4",
          "name": "nickg",
          "url": "https://github.com/nickg"
        }
      ]
    },
    {
      "title": "chili-chips-ba/wireguard-fpga",
      "url": "https://github.com/chili-chips-ba/wireguard-fpga",
      "description": "Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "103",
      "forks": "2",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/5741611?s=40&v=4",
          "name": "eniokaljic",
          "url": "https://github.com/eniokaljic"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67533663?s=40&v=4",
          "name": "chili-chips-ba",
          "url": "https://github.com/chili-chips-ba"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/21970031?s=40&v=4",
          "name": "wyvernSemi",
          "url": "https://github.com/wyvernSemi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70281175?s=40&v=4",
          "name": "Juninho99",
          "url": "https://github.com/Juninho99"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/113244867?s=40&v=4",
          "name": "kerimbavcic",
          "url": "https://github.com/kerimbavcic"
        }
      ]
    },
    {
      "title": "ghdl/ghdl",
      "url": "https://github.com/ghdl/ghdl",
      "description": "VHDL 2008/93/87 simulator",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "2,584",
      "forks": "385",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13433645?s=40&v=4",
          "name": "tgingold",
          "url": "https://github.com/tgingold"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/956109?s=40&v=4",
          "name": "Paebbels",
          "url": "https://github.com/Paebbels"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38422348?s=40&v=4",
          "name": "umarcor",
          "url": "https://github.com/umarcor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16334725?s=40&v=4",
          "name": "gingold-adacore",
          "url": "https://github.com/gingold-adacore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6628437?s=40&v=4",
          "name": "eine",
          "url": "https://github.com/eine"
        }
      ]
    },
    {
      "title": "EPFL-LAP/dynamatic",
      "url": "https://github.com/EPFL-LAP/dynamatic",
      "description": "DHLS (Dynamic High-Level Synthesis) compiler based on MLIR",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "120",
      "forks": "34",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11032120?s=40&v=4",
          "name": "lucas-rami",
          "url": "https://github.com/lucas-rami"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/8530218?s=40&v=4",
          "name": "shundroid",
          "url": "https://github.com/shundroid"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48123265?s=40&v=4",
          "name": "Jiahui17",
          "url": "https://github.com/Jiahui17"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/36476551?s=40&v=4",
          "name": "Carmine50",
          "url": "https://github.com/Carmine50"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11596160?s=40&v=4",
          "name": "ebosnjak",
          "url": "https://github.com/ebosnjak"
        }
      ]
    },
    {
      "title": "OSVVM/OSVVM",
      "url": "https://github.com/OSVVM/OSVVM",
      "description": "OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "243",
      "forks": "69",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/1906717?s=40&v=4",
          "name": "JimLewis",
          "url": "https://github.com/JimLewis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48554337?s=40&v=4",
          "name": "klangthomas",
          "url": "https://github.com/klangthomas"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/97618265?s=40&v=4",
          "name": "riedel-ferringer",
          "url": "https://github.com/riedel-ferringer"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/4018223?s=40&v=4",
          "name": "kraigher",
          "url": "https://github.com/kraigher"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11442?s=40&v=4",
          "name": "nickg",
          "url": "https://github.com/nickg"
        }
      ]
    },
    {
      "title": "stnolting/neorv32",
      "url": "https://github.com/stnolting/neorv32",
      "description": "üñ•Ô∏è A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "1,799",
      "forks": "271",
      "addStars": "5",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/22944758?s=40&v=4",
          "name": "stnolting",
          "url": "https://github.com/stnolting"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38422348?s=40&v=4",
          "name": "umarcor",
          "url": "https://github.com/umarcor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/29815957?s=40&v=4",
          "name": "akaeba",
          "url": "https://github.com/akaeba"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9783727?s=40&v=4",
          "name": "LukasP46",
          "url": "https://github.com/LukasP46"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6671137?s=40&v=4",
          "name": "zipotron",
          "url": "https://github.com/zipotron"
        }
      ]
    }
  ]
}