INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Vivado/Basic_question_2/Basic_question_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
