m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
vlcd_ctrl
Z0 !s110 1739785307
!i10b 1
!s100 SH18IhFlYTToWL4ALW=W[2
I0^XdhG6Beng1W?mdgXVKR0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/IC_CONTEST/2007/contest_file
w1739785302
8C:/IC_CONTEST/2007/contest_file/lcd_ctrl.v
FC:/IC_CONTEST/2007/contest_file/lcd_ctrl.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1739785307.000000
!s107 C:/IC_CONTEST/2007/contest_file/lcd_ctrl.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/IC_CONTEST/2007/contest_file/lcd_ctrl.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtest
R0
!i10b 1
!s100 0eKjl0liPz@?olP]EX]n52
IP11Dfmzg>bk4ODN0W4XEh0
R1
R2
w1739784429
8C:/IC_CONTEST/2007/contest_file/testfixture.v
FC:/IC_CONTEST/2007/contest_file/testfixture.v
L0 8
R3
r1
!s85 0
31
R4
!s107 C:/IC_CONTEST/2007/contest_file/testfixture.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/IC_CONTEST/2007/contest_file/testfixture.v|
!i113 1
R5
R6
