 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : system
Version: X-2025.06-SP1
Date   : Mon Nov 24 23:40:35 2025
****************************************


Library(s) Used:

    saed14hvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_hvt/db_nldm/saed14hvt_tt0p8v25c.db)
    saed14rvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db)
    saed14lvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_lvt/db_nldm/saed14lvt_tt0p8v25c.db)
    saed14sram_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/sram/logic_synth/single/saed14sram_tt0p8v25c.db)
    saed14io_fc_tt0p8v25c_1p8v (File: /share/synopsys/libs/SAED14nm_PDK/lib/io_std/db_nldm/saed14io_fc_tt0p8v25c_1p8v.db)

Information: The library cell 'SAEDLVT14_LSRDPQ_1' in the library 'saed14lvt_tt0p8v25c' is not characterized for internal power. (PWR-227)
Information: The library cell 'SAEDLVT14_LSRDPQ_2' in the library 'saed14lvt_tt0p8v25c' is not characterized for internal power. (PWR-227)
Information: The design contains cells, other than constants and black boxes, that are not characterized for internal power. (PWR-228)

Operating Conditions: tt0p8v25c_i0p8v   Library: saed14lvt_dlvl_tt0p8v25c_i0p8v
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
system                 140000            saed14lvt_dlvl_tt0p8v25c_i0p8v


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
system                                 2.13e+05 1.86e+03 9.97e+08 2.16e+05 100.0
  u_wishbone_arbiter (wishbone_arbiter)    0.834    0.629 2.09e+05    1.672   0.0
    lt_x_3 (wishbone_arbiter_DW_cmp_J19_2) 1.92e-03 2.54e-03 1.29e+04 1.74e-02   0.0
    lt_x_4 (wishbone_arbiter_DW_cmp_J19_1) 1.93e-03 4.41e-03 1.53e+04 2.17e-02   0.0
    lt_x_5 (wishbone_arbiter_DW_cmp_J19_0) 1.88e-03 2.35e-03 1.23e+04 1.65e-02   0.0
  u_interrupt_controller1 (interrupt_controller_0)    1.228    5.938 8.25e+04    7.248   0.0
  u_interrupt_controller0 (interrupt_controller_1)    1.231    5.938 8.31e+04    7.252   0.0
  u_timer_module (timer_module)           1.175    5.793 1.27e+05    7.095   0.0
    sub_x_1 (timer_module_DW01_sub_J21_5)    0.000    0.000 2.11e+03 2.11e-03   0.0
    sub_x_2 (timer_module_DW01_sub_J21_4) 2.54e-05      N/A 2.77e+03 2.80e-03   0.0
    sub_x_3 (timer_module_DW01_dec_J21_2) 2.54e-05      N/A 3.52e+03 3.54e-03   0.0
    sub_x_4 (timer_module_DW01_sub_J21_3)    0.000    0.000 2.10e+03 2.10e-03   0.0
    sub_x_5 (timer_module_DW01_sub_J21_2) 2.54e-05      N/A 2.85e+03 2.88e-03   0.0
    sub_x_6 (timer_module_DW01_dec_J21_1) 2.54e-05      N/A 3.59e+03 3.61e-03   0.0
    sub_x_7 (timer_module_DW01_sub_J21_1)    0.000    0.000 2.10e+03 2.10e-03   0.0
    sub_x_8 (timer_module_DW01_sub_J21_0) 2.54e-05      N/A 2.85e+03 2.88e-03   0.0
    sub_x_9 (timer_module_DW01_dec_J21_0) 2.54e-05      N/A 3.59e+03 3.61e-03   0.0
  u_test_module (test_module)             0.709    3.160 5.73e+04    3.926   0.0
    sub_x_4 (test_module_DW01_dec_J22_1)    0.000    0.000 1.32e+03 1.32e-03   0.0
    sub_x_8 (test_module_DW01_dec_J22_0) 2.54e-05      N/A 1.27e+03 1.29e-03   0.0
  u_uart1 (uart_0)                        3.585   15.250 2.23e+05   19.057   0.0
    add_x_1 (uart_0_DW01_inc_J5_8_0)      0.000    0.000 1.12e+03 1.12e-03   0.0
    add_x_2 (uart_0_DW01_inc_J5_7_0)      0.000    0.000 1.36e+03 1.36e-03   0.0
    add_x_3 (uart_0_DW01_inc_J5_6_0)      0.000    0.000 1.01e+03 1.01e-03   0.0
    sub_x_4 (uart_0_DW01_dec_J5_1_0)   5.06e-05      N/A  699.540 7.44e-04   0.0
    add_x_7 (uart_0_DW01_inc_J5_5_0)   1.40e-02 1.42e-02 6.49e+03 3.47e-02   0.0
    lte_x_28 (uart_0_DW_cmp_J5_2_0)       0.000    0.000  167.120 1.67e-04   0.0
    add_x_30 (uart_0_DW01_inc_J5_4_0)     0.000    0.000 1.01e+03 1.01e-03   0.0
    add_x_31 (uart_0_DW01_inc_J5_3_0)     0.000    0.000 1.01e+03 1.01e-03   0.0
    add_x_32 (uart_0_DW01_inc_J5_2_0)     0.000    0.000 1.01e+03 1.01e-03   0.0
    sub_x_33 (uart_0_DW01_dec_J5_0_0)  5.06e-05      N/A  699.540 7.44e-04   0.0
    add_x_47 (uart_0_DW01_inc_J5_1_0)  1.30e-02 1.63e-02 2.57e+03 3.19e-02   0.0
    add_x_53 (uart_0_DW01_inc_J5_0_0)  2.02e-02 2.38e-02 2.53e+03 4.66e-02   0.0
    eq_x_5 (uart_0_DW_cmp_J5_1_0)         0.000    0.000  734.390 7.34e-04   0.0
    eq_x_6 (uart_0_DW_cmp_J5_0_0)         0.000    0.000  824.600 8.25e-04   0.0
  u_uart0 (uart_1)                        3.532   15.247 2.23e+05   19.002   0.0
    add_x_1 (uart_0_DW01_inc_J5_8_1)      0.000    0.000 1.12e+03 1.12e-03   0.0
    add_x_2 (uart_0_DW01_inc_J5_7_1)      0.000    0.000 1.36e+03 1.36e-03   0.0
    add_x_3 (uart_0_DW01_inc_J5_6_1)      0.000    0.000 1.01e+03 1.01e-03   0.0
    sub_x_4 (uart_0_DW01_dec_J5_1_1)   5.06e-05      N/A  699.540 7.44e-04   0.0
    add_x_7 (uart_0_DW01_inc_J5_5_1)   1.40e-02 1.42e-02 6.49e+03 3.47e-02   0.0
    lte_x_28 (uart_0_DW_cmp_J5_2_1)       0.000    0.000  167.120 1.67e-04   0.0
    add_x_30 (uart_0_DW01_inc_J5_4_1)     0.000    0.000 1.01e+03 1.01e-03   0.0
    add_x_31 (uart_0_DW01_inc_J5_3_1)     0.000    0.000 1.01e+03 1.01e-03   0.0
    add_x_32 (uart_0_DW01_inc_J5_2_1)     0.000    0.000 1.01e+03 1.01e-03   0.0
    sub_x_33 (uart_0_DW01_dec_J5_0_1)  5.06e-05      N/A  699.540 7.44e-04   0.0
    add_x_47 (uart_0_DW01_inc_J5_1_1)  1.31e-02 1.64e-02 2.57e+03 3.21e-02   0.0
    add_x_53 (uart_0_DW01_inc_J5_0_1)  1.87e-02 2.22e-02 2.52e+03 4.34e-02   0.0
    eq_x_5 (uart_0_DW_cmp_J5_1_1)         0.000    0.000  734.390 7.34e-04   0.0
    eq_x_6 (uart_0_DW_cmp_J5_0_1)         0.000    0.000  824.600 8.25e-04   0.0
  u_boot_mem_wrapper (boot_mem_wrapper)    0.106   55.920 4.00e+05   56.426   0.0
    u_boot_mem (boot_mem)                 0.106   55.920 4.00e+05   56.426   0.0
  u_iobuf (generic_iobuf)                 0.000    0.000 9.65e+08  964.901   0.4
  u_eth_top (eth_top)                    29.738  100.986 1.37e+06  132.092   0.1
    macstatus1 (eth_macstatus)            0.137    0.499 2.32e+04    0.659   0.0
      gte_x_3 (eth_macstatus_DW_cmp_J9_4) 3.98e-05 2.93e-05 2.86e+03 2.93e-03   0.0
      lte_x_4 (eth_macstatus_DW_cmp_J9_3) 6.65e-05 1.05e-05 2.93e+03 3.01e-03   0.0
      lt_x_9 (eth_macstatus_DW_cmp_J9_2) 5.90e-05 5.18e-05 3.06e+03 3.17e-03   0.0
      gt_x_13 (eth_macstatus_DW_cmp_J9_1) 8.51e-05 5.67e-05 2.86e+03 3.00e-03   0.0
      eq_x_7 (eth_macstatus_DW_cmp_J9_0) 1.39e-04 3.02e-04  827.016 1.27e-03   0.0
    wishbone (eth_wishbone)              18.072   69.006 8.21e+05   87.898   0.0
      gt_x_13 (eth_wishbone_DW_cmp_J3_6) 8.45e-03 3.03e-02  480.584 3.92e-02   0.0
      sub_x_20 (eth_wishbone_DW01_sub_J3_2)    0.000    0.000 2.41e+03 2.41e-03   0.0
      sub_x_21 (eth_wishbone_DW01_sub_J3_1)    0.000    0.000 2.80e+03 2.80e-03   0.0
      sub_x_22 (eth_wishbone_DW01_sub_J3_0)    0.000    0.000 2.53e+03 2.53e-03   0.0
      sub_x_23 (eth_wishbone_DW01_dec_J3_0)    0.000    0.000 2.78e+03 2.78e-03   0.0
      add_x_27 (eth_wishbone_DW01_inc_J3_5)    0.000    0.000 7.98e+03 7.98e-03   0.0
      lte_x_34 (eth_wishbone_DW_cmp_J3_5)    0.000    0.000  903.200 9.03e-04   0.0
      add_x_37 (eth_wishbone_DW01_inc_J3_4)    0.000    0.000 7.98e+03 7.98e-03   0.0
      add_x_39 (eth_wishbone_DW01_inc_J3_3)    0.000    0.000 7.98e+03 7.98e-03   0.0
      lt_x_40 (eth_wishbone_DW_cmp_J3_4)    0.000    0.000   53.840 5.38e-05   0.0
      gt_x_41 (eth_wishbone_DW_cmp_J3_3)    0.000    0.000  836.430 8.36e-04   0.0
      lt_x_42 (eth_wishbone_DW_cmp_J3_2)    0.000    0.000   53.840 5.38e-05   0.0
      gt_x_43 (eth_wishbone_DW_cmp_J3_1)    0.000    0.000  836.430 8.36e-04   0.0
      add_x_118 (eth_wishbone_DW01_inc_J3_2)    0.000    0.000 1.57e+03 1.57e-03   0.0
      add_x_119 (eth_wishbone_DW01_inc_J3_1)    0.000    0.000 1.57e+03 1.57e-03   0.0
      add_x_156 (eth_wishbone_DW01_inc_J3_0)    0.000    0.000 7.98e+03 7.98e-03   0.0
      gt_x_182 (eth_wishbone_DW_cmp_J3_0)    0.000    0.000  228.500 2.28e-04   0.0
      rx_fifo (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0)    4.567   21.621 2.38e+05   26.425   0.0
        sub_x_1 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_dec_J7_0)    0.000    0.000  699.530 7.00e-04   0.0
        add_x_2 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_inc_J7_0)    0.000    0.000 1.01e+03 1.01e-03   0.0
      tx_fifo (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1)    5.927   21.675 2.39e+05   27.840   0.0
        sub_x_1 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_dec_J6_0)    0.000    0.000  699.530 7.00e-04   0.0
        add_x_2 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_inc_J6_0)    0.000    0.000 1.01e+03 1.01e-03   0.0
      bd_ram (eth_spram_256x32)           0.241    7.559 5.12e+04    7.852   0.0
    rxethmac1 (eth_rxethmac)              1.016    3.355 9.01e+04    4.461   0.0
      crcrx (eth_crc_0)                   0.394    1.137 1.74e+04    1.548   0.0
      rxaddrcheck1 (eth_rxaddrcheck)   2.84e-02    0.106 2.05e+04    0.155   0.0
        eq_x_3 (eth_rxaddrcheck_DW_cmp_J15_5)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_4 (eth_rxaddrcheck_DW_cmp_J15_4)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_5 (eth_rxaddrcheck_DW_cmp_J15_3)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_6 (eth_rxaddrcheck_DW_cmp_J15_2)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_7 (eth_rxaddrcheck_DW_cmp_J15_1)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_8 (eth_rxaddrcheck_DW_cmp_J15_0)    0.000    0.000 1.88e+03 1.88e-03   0.0
      rxcounters1 (eth_rxcounters)        0.206    0.706 3.10e+04    0.943   0.0
        add_x_1 (eth_rxcounters_DW01_inc_J10_1)    0.000    0.000 4.08e+03 4.08e-03   0.0
        add_x_4 (eth_rxcounters_DW01_add_J10_0)    0.000    0.000 3.93e+03 3.93e-03   0.0
        gt_x_5 (eth_rxcounters_DW_cmp_J10_2)    0.000    0.000  945.080 9.45e-04   0.0
        lt_x_6 (eth_rxcounters_DW_cmp_J10_1)    0.000    0.000  909.230 9.09e-04   0.0
        add_x_8 (eth_rxcounters_DW01_inc_J10_0) 7.80e-04 1.55e-03 1.02e+03 3.35e-03   0.0
        eq_x_7 (eth_rxcounters_DW_cmp_J10_0) 2.67e-05 7.13e-05 3.55e+03 3.65e-03   0.0
      rxstatem1 (eth_rxstatem)         7.89e-02    0.220 3.67e+03    0.302   0.0
    txethmac1 (eth_txethmac)              1.256    3.956 1.01e+05    5.313   0.0
      eq_x_2 (eth_txethmac_DW_cmp_J17_0) 1.43e-04 3.03e-04  827.016 1.27e-03   0.0
      random1 (eth_random)                0.152    0.578 1.36e+04    0.743   0.0
        eq_x_19 (eth_random_DW_cmp_J16_9)    0.000    0.000 2.39e+03 2.39e-03   0.0
      txcrc (eth_crc_1)                   0.454    1.459 1.79e+04    1.931   0.0
      txstatem1 (eth_txstatem)            0.118    0.375 1.30e+04    0.506   0.0
        gte_x_1 (eth_txstatem_DW_cmp_J17_3) 4.38e-04 6.06e-04  856.242 1.90e-03   0.0
        gte_x_2 (eth_txstatem_DW_cmp_J17_2) 4.32e-04 5.97e-04  856.048 1.89e-03   0.0
        lte_x_3 (eth_txstatem_DW_cmp_J17_1) 2.18e-03 1.66e-03  972.918 4.81e-03   0.0
        ne_x_4 (eth_txstatem_DW_cmp_J17_0) 8.06e-04 2.19e-03 1.30e+03 4.30e-03   0.0
      txcounters1 (eth_txcounters)        0.371    0.993 4.16e+04    1.406   0.0
        add_x_1 (eth_txcounters_DW01_inc_J11_1) 8.16e-04 1.36e-03 4.08e+03 6.26e-03   0.0
        sub_x_4 (eth_txcounters_DW01_sub_J11_0) 8.68e-04 3.28e-04 2.78e+03 3.97e-03   0.0
        sub_x_5 (eth_txcounters_DW01_dec_J11_0) 3.57e-04 4.31e-04 3.15e+03 3.94e-03   0.0
        gte_x_6 (eth_txcounters_DW_cmp_J11_1) 6.31e-04 9.54e-04 3.00e+03 4.59e-03   0.0
        add_x_7 (eth_txcounters_DW01_inc_J11_0)    0.000    0.000 4.08e+03 4.08e-03   0.0
        eq_x_10 (eth_txcounters_DW_cmp_J11_0) 2.67e-05 7.13e-05 3.55e+03 3.65e-03   0.0
    maccontrol1 (eth_maccontrol)          0.841    2.812 8.24e+04    3.736   0.0
      transmitcontrol1 (eth_transmitcontrol)    0.223    0.721 2.26e+04    0.966   0.0
        add_x_9 (eth_transmitcontrol_DW01_add_J9_0)    0.000    0.000 1.01e+03 1.01e-03   0.0
        add_x_10 (eth_transmitcontrol_DW01_inc_J9_0)    0.000    0.000 1.29e+03 1.29e-03   0.0
      receivecontrol1 (eth_receivecontrol)    0.572    1.958 5.59e+04    2.586   0.0
        add_x_24 (eth_receivecontrol_DW01_inc_J23_1)    0.000    0.000 1.01e+03 1.01e-03   0.0
        sub_x_27 (eth_receivecontrol_DW01_dec_J23_0)    0.000    0.000 2.78e+03 2.78e-03   0.0
        add_x_31 (eth_receivecontrol_DW01_inc_J23_0)    0.000    0.000 1.29e+03 1.29e-03   0.0
        eq_x_1 (eth_receivecontrol_DW_cmp_J23_5)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_2 (eth_receivecontrol_DW_cmp_J23_4)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_3 (eth_receivecontrol_DW_cmp_J23_3)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_4 (eth_receivecontrol_DW_cmp_J23_2)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_5 (eth_receivecontrol_DW_cmp_J23_1)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_6 (eth_receivecontrol_DW_cmp_J23_0)    0.000    0.000 1.88e+03 1.88e-03   0.0
    ethreg1 (eth_registers)               5.548   14.185 1.75e+05   19.908   0.0
      lte_x_1 (eth_registers_DW_cmp_J9_1) 3.72e-03 6.06e-03 1.91e+03 1.17e-02   0.0
      gt_x_5 (eth_registers_DW_cmp_J9_0) 3.42e-05 5.55e-05  365.622 4.55e-04   0.0
      TXCTRL_2 (eth_register_1_0_0)    7.16e-03 4.60e-02  499.509 5.36e-02   0.0
      TXCTRL_1 (eth_register_8_00_0)   5.75e-02    0.371 3.81e+03    0.433   0.0
      TXCTRL_0 (eth_register_8_00_1)   5.69e-02    0.367 3.69e+03    0.427   0.0
      RXHASH1_3 (eth_register_8_00_2)  5.75e-02    0.371 3.81e+03    0.433   0.0
      RXHASH1_2 (eth_register_8_00_3)  5.69e-02    0.367 3.69e+03    0.427   0.0
      RXHASH1_1 (eth_register_8_00_4)  5.75e-02    0.371 3.81e+03    0.433   0.0
      RXHASH1_0 (eth_register_8_00_5)  5.69e-02    0.367 3.69e+03    0.427   0.0
      RXHASH0_3 (eth_register_8_00_6)  5.75e-02    0.371 3.81e+03    0.433   0.0
      RXHASH0_2 (eth_register_8_00_7)  5.69e-02    0.367 3.69e+03    0.427   0.0
      RXHASH0_1 (eth_register_8_00_8)  5.69e-02    0.367 3.69e+03    0.427   0.0
      RXHASH0_0 (eth_register_8_00_9)  5.75e-02    0.371 3.81e+03    0.433   0.0
      MAC_ADDR1_1 (eth_register_8_00_10) 5.69e-02    0.366 3.69e+03    0.427   0.0
      MAC_ADDR1_0 (eth_register_8_00_11) 5.75e-02    0.372 3.81e+03    0.433   0.0
      MAC_ADDR0_3 (eth_register_8_00_12) 5.69e-02    0.366 3.69e+03    0.427   0.0
      MAC_ADDR0_2 (eth_register_8_00_13) 5.75e-02    0.371 3.81e+03    0.433   0.0
      MAC_ADDR0_1 (eth_register_8_00_14) 5.69e-02    0.367 3.69e+03    0.427   0.0
      MAC_ADDR0_0 (eth_register_8_00_15) 5.75e-02    0.372 3.81e+03    0.433   0.0
      MIIRX_DATA (eth_register_16_0000)    0.115    0.738 7.47e+03    0.861   0.0
      MIITX_DATA_1 (eth_register_8_00_16) 5.69e-02    0.367 3.69e+03    0.427   0.0
      MIITX_DATA_0 (eth_register_8_00_17) 5.75e-02    0.371 3.81e+03    0.433   0.0
      MIIADDRESS_1 (eth_register_5_00_0) 3.59e-02    0.232 2.39e+03    0.271   0.0
      MIIADDRESS_0 (eth_register_5_00_1) 3.59e-02    0.232 2.39e+03    0.271   0.0
      MIICOMMAND2 (eth_register_WIDTH1_RESET_VALUE0_0) 7.16e-03 4.60e-02  499.509 5.36e-02   0.0
      MIICOMMAND1 (eth_register_WIDTH1_RESET_VALUE0_1) 7.16e-03 4.60e-02  499.509 5.36e-02   0.0
      MIICOMMAND0 (eth_register_WIDTH1_RESET_VALUE0_2) 7.16e-03 4.60e-02  504.410 5.36e-02   0.0
      MIIMODER_1 (eth_register_1_0_1)  7.16e-03 4.59e-02  504.408 5.36e-02   0.0
      MIIMODER_0 (eth_register_8_64)   5.75e-02    0.380 3.72e+03    0.441   0.0
      CTRLMODER_0 (eth_register_3_0)   2.15e-02    0.138 1.45e+03    0.161   0.0
      TX_BD_NUM_0 (eth_register_8_40_0) 5.77e-02    0.376 3.82e+03    0.437   0.0
      COLLCONF_2 (eth_register_4_f)    2.93e-02    0.202 1.96e+03    0.233   0.0
      COLLCONF_0 (eth_register_6_3f)   4.41e-02    0.306 2.86e+03    0.353   0.0
      PACKETLEN_3 (eth_register_8_00_18) 5.69e-02    0.367 3.69e+03    0.427   0.0
      PACKETLEN_2 (eth_register_8_40_1) 5.77e-02    0.376 3.82e+03    0.438   0.0
      PACKETLEN_1 (eth_register_8_06)  5.79e-02    0.381 3.76e+03    0.443   0.0
      PACKETLEN_0 (eth_register_8_00_19) 5.75e-02    0.371 3.81e+03    0.433   0.0
      IPGR2_0 (eth_register_7_12_0)    5.00e-02    0.327 3.24e+03    0.381   0.0
      IPGR1_0 (eth_register_7_0c)      5.06e-02    0.333 3.36e+03    0.386   0.0
      IPGT_0 (eth_register_7_12_1)     5.04e-02    0.333 3.29e+03    0.387   0.0
      INT_MASK_0 (eth_register_7_00)   5.03e-02    0.323 3.34e+03    0.377   0.0
      MODER_2 (eth_register_1_0_2)     7.16e-03 4.60e-02  504.410 5.36e-02   0.0
      MODER_1 (eth_register_8_a0)      4.26e-02    0.420 5.43e+03    0.468   0.0
      MODER_0 (eth_register_8_00_20)   5.75e-02    0.372 3.81e+03    0.433   0.0
    miim1 (eth_miim)                      1.602    3.876 4.70e+04    5.526   0.0
      add_x_9 (eth_miim_DW01_inc_J18_0)    0.000    0.000 1.57e+03 1.57e-03   0.0
      outctrl (eth_outputcontrol)      4.31e-02    0.279 5.31e+03    0.327   0.0
        gt_x_1 (eth_outputcontrol_DW_cmp_J10_1)    0.000    0.000   94.870 9.49e-05   0.0
        lt_x_2 (eth_outputcontrol_DW_cmp_J10_0)    0.000    0.000  244.040 2.44e-04   0.0
      shftrg (eth_shiftreg)               0.440    1.163 1.37e+04    1.617   0.0
      clkgen (eth_clockgen)               0.226    0.694 7.66e+03    0.928   0.0
        sub_x_2 (eth_clockgen_DW01_dec_J22_1) 1.67e-04 1.56e-04 1.15e+03 1.47e-03   0.0
        sub_x_3 (eth_clockgen_DW01_dec_J22_0) 5.91e-02 3.81e-02 1.25e+03 9.85e-02   0.0
  u_wb_rr_arb2 (wb_rr_arb2)               0.226    0.233 2.44e+04    0.483   0.0
  u_amber1 (a25_core_0)                  26.272  829.156 1.45e+07  869.949   0.4
    u_coprocessor (a25_coprocessor_0)     1.136   57.665 6.83e+05   59.483   0.0
    u_wishbone (a25_wishbone_0)           1.567   63.817 8.86e+05   66.269   0.0
    u_write_back (a25_write_back_0)       0.333   12.680 1.81e+05   13.194   0.0
    u_mem (a25_mem_0)                     1.471   77.154 1.12e+06   79.746   0.0
      lt_x_1 (a25_mem_0_DW_cmp_J19_2)  7.55e-03 6.81e-03 1.21e+04 2.65e-02   0.0
      lt_x_2 (a25_mem_0_DW_cmp_J19_1)  5.61e-03 1.02e-02 1.52e+04 3.10e-02   0.0
      lt_x_3 (a25_mem_0_DW_cmp_J19_0)  4.87e-03 6.48e-03 1.37e+04 2.51e-02   0.0
      u_dcache (a25_dcache_0)             1.080   59.522 7.92e+05   61.394   0.0
        add_x_3 (a25_dcache_0_DW01_inc_J20_0) 2.97e-04 7.11e-04 2.24e+03 3.24e-03   0.0
        eq_x_24 (a25_dcache_0_DW_cmp_J20_5) 3.12e-03 4.67e-03 2.93e+04 3.71e-02   0.0
        eq_x_28 (a25_dcache_0_DW_cmp_J20_4) 3.68e-03 1.29e-03 3.81e+04 4.30e-02   0.0
        eq_x_37 (a25_dcache_0_DW_cmp_J20_3) 9.51e-02    0.244 3.35e+04    0.373   0.0
        eq_x_38 (a25_dcache_0_DW_cmp_J20_2) 9.43e-02    0.245 3.14e+04    0.371   0.0
        eq_x_39 (a25_dcache_0_DW_cmp_J20_1) 9.68e-02    0.239 3.30e+04    0.369   0.0
        eq_x_40 (a25_dcache_0_DW_cmp_J20_0) 9.70e-02    0.240 3.29e+04    0.370   0.0
    u_execute (a25_execute_0)            11.653  390.657 8.46e+06  410.769   0.2
      add_x_8 (a25_execute_0_DW01_add_J4_3_0) 9.94e-02    0.103 4.09e+04    0.244   0.0
      sub_x_9 (a25_execute_0_DW01_sub_J4_0_0)    0.164 7.82e-02 1.06e+04    0.253   0.0
      add_x_10 (a25_execute_0_DW01_add_J4_2_0) 2.22e-03 5.42e-03 4.97e+04 5.73e-02   0.0
      add_x_11 (a25_execute_0_DW01_add_J4_1_0) 1.85e-03 3.23e-03 6.84e+04 7.35e-02   0.0
      add_x_12 (a25_execute_0_DW01_add_J4_0_0) 1.33e-03 1.93e-03 8.21e+04 8.53e-02   0.0
      u_register_bank (a25_register_bank_0)    5.431  289.527 5.10e+06  300.060   0.1
      u_multiply (a25_multiply_0)         2.060   27.289 6.93e+05   30.042   0.0
        add_x_1 (a25_multiply_0_DW01_inc_J23_1_0) 7.47e-04 1.69e-03 5.45e+04 5.70e-02   0.0
        add_x_3 (a25_multiply_0_DW01_add_J23_1_0) 5.72e-02    0.202 1.21e+05    0.380   0.0
        add_x_4 (a25_multiply_0_DW01_add_J23_0_0)    0.334    0.815 1.26e+05    1.275   0.0
        add_x_6 (a25_multiply_0_DW01_inc_J23_0_0) 2.90e-04 5.75e-04 1.29e+03 2.16e-03   0.0
      u_alu (a25_alu_0)                7.18e-02 6.10e-02 4.42e+05    0.575   0.0
        add_x_7 (a25_alu_0_DW01_add_J18_1_0) 3.12e-03 3.37e-03 5.09e+04 5.74e-02   0.0
        add_x_8 (a25_alu_0_DW01_add_J18_0_0) 1.71e-02 3.40e-02 1.34e+05    0.185   0.0
      u_barrel_shift (a25_barrel_shift_0) 7.77e-02 2.27e-02 4.94e+05    0.595   0.0
    u_decode (a25_decode_0)               7.130  156.359 2.21e+06  165.695   0.1
      gt_x_33 (a25_decode_0_DW_cmp_J2_7_0) 7.95e-03 7.44e-03 1.35e+03 1.67e-02   0.0
      add_x_491 (a25_decode_0_DW01_add_J2_0_0) 6.02e-02 5.74e-02 1.11e+04    0.129   0.0
    u_fetch (a25_fetch_0)                 2.791   70.714 9.77e+05   74.482   0.0
      lt_x_1 (a25_fetch_0_DW_cmp_J11_2_0) 4.77e-03 1.12e-02 4.60e+03 2.06e-02   0.0
      lt_x_2 (a25_fetch_0_DW_cmp_J11_1_0) 6.77e-03 1.46e-02 6.01e+03 2.74e-02   0.0
      lt_x_3 (a25_fetch_0_DW_cmp_J11_0_0) 6.06e-03 1.12e-02 5.41e+03 2.27e-02   0.0
      u_cache (a25_icache_0)              2.276   70.149 8.65e+05   73.289   0.0
        add_x_3 (a25_icache_0_DW01_inc_J15_0_0)    0.000    0.000 2.24e+03 2.24e-03   0.0
        ne_x_17 (a25_icache_0_DW_cmp_J15_5_0)    0.360    0.479 5.52e+04    0.894   0.0
        eq_x_21 (a25_icache_0_DW_cmp_J15_4_0) 6.83e-02 6.16e-03 4.55e+04    0.120   0.0
        eq_x_26 (a25_icache_0_DW_cmp_J15_3_0)    0.137    0.199 3.33e+04    0.369   0.0
        eq_x_27 (a25_icache_0_DW_cmp_J15_2_0)    0.137    0.187 3.18e+04    0.356   0.0
        eq_x_28 (a25_icache_0_DW_cmp_J15_1_0)    0.136    0.208 3.21e+04    0.376   0.0
        eq_x_29 (a25_icache_0_DW_cmp_J15_0_0)    0.134    0.203 3.11e+04    0.368   0.0
  u_amber0 (a25_core_1)                  29.955  826.213 1.48e+07  871.010   0.4
    u_coprocessor (a25_coprocessor_1)     1.322   55.319 6.71e+05   57.313   0.0
    u_wishbone (a25_wishbone_1)           1.991   63.127 8.56e+05   65.974   0.0
    u_write_back (a25_write_back_1)       0.388   12.653 2.02e+05   13.243   0.0
    u_mem (a25_mem_1)                     1.633   76.815 1.10e+06   79.553   0.0
      lt_x_1 (a25_mem_1_DW_cmp_J13_2)  1.45e-02 1.52e-02 1.29e+04 4.27e-02   0.0
      lt_x_2 (a25_mem_1_DW_cmp_J13_1)  1.19e-02 2.21e-02 1.29e+04 4.69e-02   0.0
      lt_x_3 (a25_mem_1_DW_cmp_J13_0)  1.07e-02 1.49e-02 1.28e+04 3.84e-02   0.0
      u_dcache (a25_dcache_1)             1.138   59.802 7.86e+05   61.726   0.0
        add_x_3 (a25_dcache_1_DW01_inc_J16_0) 2.76e-04 6.34e-04 2.24e+03 3.15e-03   0.0
        eq_x_24 (a25_dcache_1_DW_cmp_J16_5) 1.00e-02 1.42e-02 3.23e+04 5.65e-02   0.0
        eq_x_28 (a25_dcache_1_DW_cmp_J16_4) 1.15e-02 5.66e-03 3.87e+04 5.58e-02   0.0
        eq_x_37 (a25_dcache_1_DW_cmp_J16_3)    0.101    0.239 3.42e+04    0.375   0.0
        eq_x_38 (a25_dcache_1_DW_cmp_J16_2)    0.102    0.239 3.28e+04    0.374   0.0
        eq_x_39 (a25_dcache_1_DW_cmp_J16_1)    0.102    0.237 3.29e+04    0.372   0.0
        eq_x_40 (a25_dcache_1_DW_cmp_J16_0)    0.101    0.238 3.41e+04    0.374   0.0
    u_execute (a25_execute_1)            13.281  390.125 8.72e+06  412.124   0.2
      add_x_8 (a25_execute_0_DW01_add_J4_3_1)    0.103    0.106 4.22e+04    0.251   0.0
      sub_x_9 (a25_execute_0_DW01_sub_J4_0_1)    0.164 9.38e-02 1.04e+04    0.268   0.0
      add_x_10 (a25_execute_0_DW01_add_J4_2_1) 7.25e-03 1.78e-02 6.05e+04 8.56e-02   0.0
      add_x_11 (a25_execute_0_DW01_add_J4_1_1) 8.61e-03 1.37e-02 6.33e+04 8.56e-02   0.0
      add_x_12 (a25_execute_0_DW01_add_J4_0_1) 2.71e-03 3.77e-03 7.61e+04 8.26e-02   0.0
      u_register_bank (a25_register_bank_1)    6.097  289.614 5.32e+06  301.029   0.1
      u_multiply (a25_multiply_1)         2.186   26.957 6.45e+05   29.788   0.0
        add_x_1 (a25_multiply_0_DW01_inc_J23_1_1) 2.35e-03 4.39e-03 7.54e+04 8.21e-02   0.0
        add_x_3 (a25_multiply_0_DW01_add_J23_1_1) 6.29e-02    0.166 1.11e+05    0.340   0.0
        add_x_4 (a25_multiply_0_DW01_add_J23_0_1)    0.369    0.709 7.74e+04    1.155   0.0
        add_x_6 (a25_multiply_0_DW01_inc_J23_0_1) 2.26e-04 4.46e-04 1.29e+03 1.96e-03   0.0
      u_alu (a25_alu_1)                   0.214    0.222 4.91e+05    0.926   0.0
        add_x_7 (a25_alu_0_DW01_add_J18_1_1) 8.83e-03 6.71e-03 6.83e+04 8.38e-02   0.0
        add_x_8 (a25_alu_0_DW01_add_J18_0_1) 5.91e-02    0.139 1.47e+05    0.345   0.0
      u_barrel_shift (a25_barrel_shift_1)    0.191 5.91e-02 5.06e+05    0.756   0.0
    u_decode (a25_decode_1)               8.191  157.042 2.30e+06  167.531   0.1
      gt_x_33 (a25_decode_0_DW_cmp_J2_7_1) 8.17e-03 7.64e-03 1.37e+03 1.72e-02   0.0
      add_x_491 (a25_decode_0_DW01_add_J2_0_1) 6.91e-02 4.92e-02 1.37e+04    0.132   0.0
    u_fetch (a25_fetch_1)                 2.912   71.031 9.84e+05   74.928   0.0
      lt_x_1 (a25_fetch_0_DW_cmp_J11_2_1) 4.64e-03 1.11e-02 4.60e+03 2.03e-02   0.0
      lt_x_2 (a25_fetch_0_DW_cmp_J11_1_1) 6.79e-03 1.48e-02 5.34e+03 2.69e-02   0.0
      lt_x_3 (a25_fetch_0_DW_cmp_J11_0_1) 5.88e-03 1.11e-02 5.41e+03 2.24e-02   0.0
      u_cache (a25_icache_1)              2.390   70.540 8.78e+05   73.808   0.0
        add_x_3 (a25_icache_0_DW01_inc_J15_0_1)    0.000    0.000 2.24e+03 2.24e-03   0.0
        ne_x_17 (a25_icache_0_DW_cmp_J15_5_1)    0.373    0.491 5.20e+04    0.916   0.0
        eq_x_21 (a25_icache_0_DW_cmp_J15_4_1) 6.93e-02      N/A 4.65e+04    0.111   0.0
        eq_x_26 (a25_icache_0_DW_cmp_J15_3_1)    0.134    0.191 3.23e+04    0.357   0.0
        eq_x_27 (a25_icache_0_DW_cmp_J15_2_1)    0.137    0.190 3.31e+04    0.360   0.0
        eq_x_28 (a25_icache_0_DW_cmp_J15_1_1)    0.136    0.185 3.18e+04    0.353   0.0
        eq_x_29 (a25_icache_0_DW_cmp_J15_0_1)    0.137    0.187 3.18e+04    0.356   0.0
  u_clocks_resets (clocks_resets)      2.13e+05      N/A 1.30e+03 2.13e+05  98.6
1
