set_min_delay 10 -from port1 -rise_from core_clock -fall_from clk2 -through pin2 -rise_through ff1 -to * -probe -reset_path
