#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 12 21:35:11 2024
# Process ID: 812
# Current directory: E:/SoC/04_ZynqLab01/ZynqLab01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1316 E:\SoC\04_ZynqLab01\ZynqLab01\ZynqLab01.xpr
# Log file: E:/SoC/04_ZynqLab01/ZynqLab01/vivado.log
# Journal file: E:/SoC/04_ZynqLab01/ZynqLab01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/SoC/04_ZynqLab01/ZynqLab01/ZynqLab01.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {E:/SoC/04_ZynqLab01/ZynqLab01/ZynqLab01.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Successfully read diagram <design_1> from BD file <E:/SoC/04_ZynqLab01/ZynqLab01/ZynqLab01.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 12 22:27:48 2024...
