
AVRASM ver. 2.1.30  D:\Projects AVR\TVGen_1\Debug\List\TVGen_1.asm Mon Sep 12 21:20:59 2016

                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8A
                 ;Program type           : Application
                 ;Clock frequency        : 16,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Speed
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': No
                 ;'char' is unsigned     : No
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8A
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c012      	RJMP __RESET
000001 c02e      	RJMP _ext_int0_isr
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 c0cb      	RJMP _timer1_compb_isr
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 __RESET:
000013 94f8      	CLI
000014 27ee      	CLR  R30
000015 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000016 e0f1      	LDI  R31,1
000017 bffb      	OUT  GICR,R31
000018 bfeb      	OUT  GICR,R30
000019 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00001a e1f8      	LDI  R31,0x18
00001b bdf1      	OUT  WDTCR,R31
00001c bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00001d e08d      	LDI  R24,(14-2)+1
00001e e0a2      	LDI  R26,2
00001f 27bb      	CLR  R27
                 __CLEAR_REG:
000020 93ed      	ST   X+,R30
000021 958a      	DEC  R24
000022 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000023 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000024 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000025 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000026 93ed      	ST   X+,R30
000027 9701      	SBIW R24,1
000028 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000029 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00002a bfed      	OUT  SPL,R30
00002b e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00002c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00002d e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00002e e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00002f c139      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 16.04.2016
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;//Тайминги
                 ;#define F_CPU 16000000
                 ;#define Timer_WholeLine	F_CPU/15625		         //One PAL line 64us
                 ;#define Timer_HalfLine	(Timer_WholeLine/2)-1	     //Half PAL line = 32us
                 ;#define Timer_ShortSync (Timer_WholeLine/32)+5	 //2,35us
                 ;#define Timer_LongSync	(Timer_ShortSync*15)-6	 //29,65us
                 ;#define Timer_NormalSync (Timer_WholeLine/16)+11 //4,7us
                 ;#define Timer_MidSync (Timer_WholeLine*15/32)-43 //27.3us
                 ;#define Phase_Sync_Const  Timer_WholeLine/500     // поправочная добавка на один выравнивающий импульс
                 ;
                 ;#define Sync OCR1B
                 ;
                 ;// Declare your global variables here
                 ;
                 ;volatile unsigned int synccount;	//  счетчик импульсов синхронизации
                 ;volatile long int delta;        // поправочный коэфициент
                 ;volatile unsigned char phaselock;
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 002E {
                 
                 	.CSEG
                 _ext_int0_isr:
                 ; .FSTART _ext_int0_isr
000030 920a      	ST   -Y,R0
000031 921a      	ST   -Y,R1
000032 936a      	ST   -Y,R22
000033 937a      	ST   -Y,R23
000034 938a      	ST   -Y,R24
000035 939a      	ST   -Y,R25
000036 93aa      	ST   -Y,R26
000037 93ba      	ST   -Y,R27
000038 93ea      	ST   -Y,R30
000039 93fa      	ST   -Y,R31
00003a b7ef      	IN   R30,SREG
00003b 93ea      	ST   -Y,R30
                 ; 0000 002F // Place your code here
                 ; 0000 0030     if ((synccount < 5)||(synccount > 635)) {
00003c 91a0 0160 	LDS  R26,_synccount
00003e 91b0 0161 	LDS  R27,_synccount+1
000040 9715      	SBIW R26,5
000041 f040      	BRLO _0x4
000042 91a0 0160 	LDS  R26,_synccount
000044 91b0 0161 	LDS  R27,_synccount+1
000046 37ac      	CPI  R26,LOW(0x27C)
000047 e0e2      	LDI  R30,HIGH(0x27C)
000048 07be      	CPC  R27,R30
000049 f068      	BRLO _0x3
                 _0x4:
                 ; 0000 0031 
                 ; 0000 0032          delta = 0;
00004a e0e0      	LDI  R30,LOW(0)
00004b 93e0 0162 	STS  _delta,R30
00004d 93e0 0163 	STS  _delta+1,R30
00004f 93e0 0164 	STS  _delta+2,R30
000051 93e0 0165 	STS  _delta+3,R30
                 ; 0000 0033          phaselock = 1;
000053 e0e1      	LDI  R30,LOW(1)
000054 93e0 0166 	STS  _phaselock,R30
                 ; 0000 0034     }
                 ; 0000 0035     else  {
000056 c06f      	RJMP _0x6
                 _0x3:
                 ; 0000 0036         phaselock = 0;
000057 e0e0      	LDI  R30,LOW(0)
000058 93e0 0166 	STS  _phaselock,R30
                 ; 0000 0037         if (synccount <= 55) {
00005a 91a0 0160 	LDS  R26,_synccount
00005c 91b0 0161 	LDS  R27,_synccount+1
00005e 97d8      	SBIW R26,56
00005f f4d8      	BRSH _0x7
                 ; 0000 0038 
                 ; 0000 0039            delta = (synccount-5) * Phase_Sync_Const  ;
000060 91e0 0160 	LDS  R30,_synccount
000062 91f0 0161 	LDS  R31,_synccount+1
000064 9735      	SBIW R30,5
000065 2766      	CLR  R22
000066 2777      	CLR  R23
                +
000067 e0a0     +LDI R26 , LOW ( 0xF42400 )
000068 e2b4     +LDI R27 , HIGH ( 0xF42400 )
000069 ef84     +LDI R24 , BYTE3 ( 0xF42400 )
00006a e090     +LDI R25 , BYTE4 ( 0xF42400 )
                 	__GETD2N 0xF42400
00006b d158      	RCALL __MULD12U
00006c 01df      	MOVW R26,R30
00006d 01cb      	MOVW R24,R22
                +
00006e e0e9     +LDI R30 , LOW ( 0x3D09 )
00006f e3fd     +LDI R31 , HIGH ( 0x3D09 )
000070 e060     +LDI R22 , BYTE3 ( 0x3D09 )
000071 e070     +LDI R23 , BYTE4 ( 0x3D09 )
                 	__GETD1N 0x3D09
000072 d171      	RCALL __DIVD21U
000073 01df      	MOVW R26,R30
000074 01cb      	MOVW R24,R22
                +
000075 efe4     +LDI R30 , LOW ( 0x1F4 )
000076 e0f1     +LDI R31 , HIGH ( 0x1F4 )
000077 e060     +LDI R22 , BYTE3 ( 0x1F4 )
000078 e070     +LDI R23 , BYTE4 ( 0x1F4 )
                 	__GETD1N 0x1F4
000079 d16a      	RCALL __DIVD21U
00007a c043      	RJMP _0x21
                 ; 0000 003A         }
                 ; 0000 003B         else  {
                 _0x7:
                 ; 0000 003C             if (synccount <= 585 ) {
00007b 91a0 0160 	LDS  R26,_synccount
00007d 91b0 0161 	LDS  R27,_synccount+1
00007f 34aa      	CPI  R26,LOW(0x24A)
000080 e0e2      	LDI  R30,HIGH(0x24A)
000081 07be      	CPC  R27,R30
000082 f4d8      	BRSH _0x9
                 ; 0000 003D 
                 ; 0000 003E                  OCR1A = Timer_HalfLine;
000083 efef      	LDI  R30,LOW(511)
000084 e0f1      	LDI  R31,HIGH(511)
000085 bdfb      	OUT  0x2A+1,R31
000086 bdea      	OUT  0x2A,R30
                 ; 0000 003F                  Sync = Timer_MidSync;
000087 ebe5      	LDI  R30,LOW(437)
000088 e0f1      	LDI  R31,HIGH(437)
000089 bdf9      	OUT  0x28+1,R31
00008a bde8      	OUT  0x28,R30
                 ; 0000 0040 		         synccount=1;
00008b e0e1      	LDI  R30,LOW(1)
00008c e0f0      	LDI  R31,HIGH(1)
00008d 93e0 0160 	STS  _synccount,R30
00008f 93f0 0161 	STS  _synccount+1,R31
                 ; 0000 0041                  delta = 0;
000091 e0e0      	LDI  R30,LOW(0)
000092 93e0 0162 	STS  _delta,R30
000094 93e0 0163 	STS  _delta+1,R30
000096 93e0 0164 	STS  _delta+2,R30
000098 93e0 0165 	STS  _delta+3,R30
                 ; 0000 0042                  phaselock = 1;
00009a e0e1      	LDI  R30,LOW(1)
00009b 93e0 0166 	STS  _phaselock,R30
                 ; 0000 0043             }
                 ; 0000 0044             else  {
00009d c028      	RJMP _0xA
                 _0x9:
                 ; 0000 0045 
                 ; 0000 0046                 delta = -((625-(synccount-15)) * Phase_Sync_Const)  ;
00009e 91e0 0160 	LDS  R30,_synccount
0000a0 91f0 0161 	LDS  R31,_synccount+1
0000a2 973f      	SBIW R30,15
0000a3 e7a1      	LDI  R26,LOW(625)
0000a4 e0b2      	LDI  R27,HIGH(625)
0000a5 d163      	RCALL __SWAPW12
0000a6 1bea      	SUB  R30,R26
0000a7 0bfb      	SBC  R31,R27
0000a8 2766      	CLR  R22
0000a9 2777      	CLR  R23
                +
0000aa e0a0     +LDI R26 , LOW ( 0xF42400 )
0000ab e2b4     +LDI R27 , HIGH ( 0xF42400 )
0000ac ef84     +LDI R24 , BYTE3 ( 0xF42400 )
0000ad e090     +LDI R25 , BYTE4 ( 0xF42400 )
                 	__GETD2N 0xF42400
0000ae d115      	RCALL __MULD12U
0000af 01df      	MOVW R26,R30
0000b0 01cb      	MOVW R24,R22
                +
0000b1 e0e9     +LDI R30 , LOW ( 0x3D09 )
0000b2 e3fd     +LDI R31 , HIGH ( 0x3D09 )
0000b3 e060     +LDI R22 , BYTE3 ( 0x3D09 )
0000b4 e070     +LDI R23 , BYTE4 ( 0x3D09 )
                 	__GETD1N 0x3D09
0000b5 d12e      	RCALL __DIVD21U
0000b6 01df      	MOVW R26,R30
0000b7 01cb      	MOVW R24,R22
                +
0000b8 efe4     +LDI R30 , LOW ( 0x1F4 )
0000b9 e0f1     +LDI R31 , HIGH ( 0x1F4 )
0000ba e060     +LDI R22 , BYTE3 ( 0x1F4 )
0000bb e070     +LDI R23 , BYTE4 ( 0x1F4 )
                 	__GETD1N 0x1F4
0000bc d127      	RCALL __DIVD21U
0000bd d0fe      	RCALL __ANEGD1
                 _0x21:
0000be 93e0 0162 	STS  _delta,R30
0000c0 93f0 0163 	STS  _delta+1,R31
0000c2 9360 0164 	STS  _delta+2,R22
0000c4 9370 0165 	STS  _delta+3,R23
                 ; 0000 0047             };
                 _0xA:
                 ; 0000 0048         };
                 ; 0000 0049 
                 ; 0000 004A 
                 ; 0000 004B 
                 ; 0000 004C     };
                 _0x6:
                 ; 0000 004D 
                 ; 0000 004E 
                 ; 0000 004F }
0000c6 91e9      	LD   R30,Y+
0000c7 bfef      	OUT  SREG,R30
0000c8 91f9      	LD   R31,Y+
0000c9 91e9      	LD   R30,Y+
0000ca 91b9      	LD   R27,Y+
0000cb 91a9      	LD   R26,Y+
0000cc 9199      	LD   R25,Y+
0000cd 9189      	LD   R24,Y+
0000ce 9179      	LD   R23,Y+
0000cf 9169      	LD   R22,Y+
0000d0 9019      	LD   R1,Y+
0000d1 9009      	LD   R0,Y+
0000d2 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer1 output compare B interrupt service routine
                 ;interrupt [TIM1_COMPB] void timer1_compb_isr(void)
                 ; 0000 0053 {
                 _timer1_compb_isr:
                 ; .FSTART _timer1_compb_isr
0000d3 93aa      	ST   -Y,R26
0000d4 93ba      	ST   -Y,R27
0000d5 93ea      	ST   -Y,R30
0000d6 93fa      	ST   -Y,R31
0000d7 b7ef      	IN   R30,SREG
0000d8 93ea      	ST   -Y,R30
                 ; 0000 0054 // Place your code here
                 ; 0000 0055 
                 ; 0000 0056 switch (synccount)
0000d9 91e0 0160 	LDS  R30,_synccount
0000db 91f0 0161 	LDS  R31,_synccount+1
                 ; 0000 0057 	{
                 ; 0000 0058 	case 5://++++++++++++++++++++++++++++++++++++++++++++++++++++++++=
0000dd 30e5      	CPI  R30,LOW(0x5)
0000de e0a0      	LDI  R26,HIGH(0x5)
0000df 07fa      	CPC  R31,R26
0000e0 f469      	BRNE _0xE
                 ; 0000 0059             OCR1A = Timer_HalfLine + delta;
0000e1 91e0 0162 	LDS  R30,_delta
0000e3 91f0 0163 	LDS  R31,_delta+1
0000e5 50e1      	SUBI R30,LOW(-511)
0000e6 4ffe      	SBCI R31,HIGH(-511)
0000e7 bdfb      	OUT  0x2A+1,R31
0000e8 bdea      	OUT  0x2A,R30
                 ; 0000 005A 			Sync = Timer_ShortSync;
0000e9 e2e5      	LDI  R30,LOW(37)
0000ea e0f0      	LDI  R31,HIGH(37)
0000eb bdf9      	OUT  0x28+1,R31
0000ec bde8      	OUT  0x28,R30
                 ; 0000 005B 			synccount++;
0000ed c06d      	RJMP _0x22
                 ; 0000 005C 	break;
                 ; 0000 005D 	case 9://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0xE:
0000ee 30e9      	CPI  R30,LOW(0x9)
0000ef e0a0      	LDI  R26,HIGH(0x9)
0000f0 07fa      	CPC  R31,R26
0000f1 f449      	BRNE _0xF
                 ; 0000 005E 			OCR1A = Timer_WholeLine-1;
0000f2 efef      	LDI  R30,LOW(1023)
0000f3 e0f3      	LDI  R31,HIGH(1023)
0000f4 bdfb      	OUT  0x2A+1,R31
0000f5 bdea      	OUT  0x2A,R30
                 ; 0000 005F 			Sync = Timer_NormalSync;
0000f6 e4eb      	LDI  R30,LOW(75)
0000f7 e0f0      	LDI  R31,HIGH(75)
0000f8 bdf9      	OUT  0x28+1,R31
0000f9 bde8      	OUT  0x28,R30
                 ; 0000 0060 			synccount++;
0000fa c060      	RJMP _0x22
                 ; 0000 0061 	break;
                 ; 0000 0062 	case 314://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0xF:
0000fb 33ea      	CPI  R30,LOW(0x13A)
0000fc e0a1      	LDI  R26,HIGH(0x13A)
0000fd 07fa      	CPC  R31,R26
0000fe f469      	BRNE _0x10
                 ; 0000 0063 			OCR1A = Timer_HalfLine + delta;
0000ff 91e0 0162 	LDS  R30,_delta
000101 91f0 0163 	LDS  R31,_delta+1
000103 50e1      	SUBI R30,LOW(-511)
000104 4ffe      	SBCI R31,HIGH(-511)
000105 bdfb      	OUT  0x2A+1,R31
000106 bdea      	OUT  0x2A,R30
                 ; 0000 0064 			Sync = Timer_ShortSync;
000107 e2e5      	LDI  R30,LOW(37)
000108 e0f0      	LDI  R31,HIGH(37)
000109 bdf9      	OUT  0x28+1,R31
00010a bde8      	OUT  0x28,R30
                 ; 0000 0065 			synccount++;
00010b c04f      	RJMP _0x22
                 ; 0000 0066 	break;
                 ; 0000 0067 	case 320://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x10:
00010c 34e0      	CPI  R30,LOW(0x140)
00010d e0a1      	LDI  R26,HIGH(0x140)
00010e 07fa      	CPC  R31,R26
00010f f449      	BRNE _0x11
                 ; 0000 0068 			OCR1A = Timer_HalfLine;
000110 efef      	LDI  R30,LOW(511)
000111 e0f1      	LDI  R31,HIGH(511)
000112 bdfb      	OUT  0x2A+1,R31
000113 bdea      	OUT  0x2A,R30
                 ; 0000 0069             Sync = Timer_MidSync;
000114 ebe5      	LDI  R30,LOW(437)
000115 e0f1      	LDI  R31,HIGH(437)
000116 bdf9      	OUT  0x28+1,R31
000117 bde8      	OUT  0x28,R30
                 ; 0000 006A 			synccount++;
000118 c042      	RJMP _0x22
                 ; 0000 006B 	break;
                 ; 0000 006C 	case 325://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x11:
000119 34e5      	CPI  R30,LOW(0x145)
00011a e0a1      	LDI  R26,HIGH(0x145)
00011b 07fa      	CPC  R31,R26
00011c f469      	BRNE _0x12
                 ; 0000 006D 			OCR1A = Timer_HalfLine + delta;
00011d 91e0 0162 	LDS  R30,_delta
00011f 91f0 0163 	LDS  R31,_delta+1
000121 50e1      	SUBI R30,LOW(-511)
000122 4ffe      	SBCI R31,HIGH(-511)
000123 bdfb      	OUT  0x2A+1,R31
000124 bdea      	OUT  0x2A,R30
                 ; 0000 006E             Sync = Timer_ShortSync;
000125 e2e5      	LDI  R30,LOW(37)
000126 e0f0      	LDI  R31,HIGH(37)
000127 bdf9      	OUT  0x28+1,R31
000128 bde8      	OUT  0x28,R30
                 ; 0000 006F 			synccount++;
000129 c031      	RJMP _0x22
                 ; 0000 0070 	break;
                 ; 0000 0071 	case 330://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x12:
00012a 34ea      	CPI  R30,LOW(0x14A)
00012b e0a1      	LDI  R26,HIGH(0x14A)
00012c 07fa      	CPC  R31,R26
00012d f449      	BRNE _0x13
                 ; 0000 0072 			OCR1A = Timer_WholeLine-1;
00012e efef      	LDI  R30,LOW(1023)
00012f e0f3      	LDI  R31,HIGH(1023)
000130 bdfb      	OUT  0x2A+1,R31
000131 bdea      	OUT  0x2A,R30
                 ; 0000 0073 			Sync = Timer_NormalSync;
000132 e4eb      	LDI  R30,LOW(75)
000133 e0f0      	LDI  R31,HIGH(75)
000134 bdf9      	OUT  0x28+1,R31
000135 bde8      	OUT  0x28,R30
                 ; 0000 0074 			synccount++;
000136 c024      	RJMP _0x22
                 ; 0000 0075 	break;
                 ; 0000 0076 	case 635://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x13:
000137 37eb      	CPI  R30,LOW(0x27B)
000138 e0a2      	LDI  R26,HIGH(0x27B)
000139 07fa      	CPC  R31,R26
00013a f469      	BRNE _0x14
                 ; 0000 0077 		    OCR1A = Timer_HalfLine + delta;
00013b 91e0 0162 	LDS  R30,_delta
00013d 91f0 0163 	LDS  R31,_delta+1
00013f 50e1      	SUBI R30,LOW(-511)
000140 4ffe      	SBCI R31,HIGH(-511)
000141 bdfb      	OUT  0x2A+1,R31
000142 bdea      	OUT  0x2A,R30
                 ; 0000 0078 		    Sync = Timer_ShortSync;
000143 e2e5      	LDI  R30,LOW(37)
000144 e0f0      	LDI  R31,HIGH(37)
000145 bdf9      	OUT  0x28+1,R31
000146 bde8      	OUT  0x28,R30
                 ; 0000 0079 		    synccount++;
000147 c013      	RJMP _0x22
                 ; 0000 007A 	break;
                 ; 0000 007B 	case 640://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x14:
000148 38e0      	CPI  R30,LOW(0x280)
000149 e0a2      	LDI  R26,HIGH(0x280)
00014a 07fa      	CPC  R31,R26
00014b f479      	BRNE _0x16
                 ; 0000 007C 		    OCR1A = Timer_HalfLine;
00014c efef      	LDI  R30,LOW(511)
00014d e0f1      	LDI  R31,HIGH(511)
00014e bdfb      	OUT  0x2A+1,R31
00014f bdea      	OUT  0x2A,R30
                 ; 0000 007D             Sync = Timer_MidSync;
000150 ebe5      	LDI  R30,LOW(437)
000151 e0f1      	LDI  R31,HIGH(437)
000152 bdf9      	OUT  0x28+1,R31
000153 bde8      	OUT  0x28,R30
                 ; 0000 007E 		    synccount=1;
000154 e0e1      	LDI  R30,LOW(1)
000155 e0f0      	LDI  R31,HIGH(1)
000156 93e0 0160 	STS  _synccount,R30
000158 93f0 0161 	STS  _synccount+1,R31
                 ; 0000 007F 	break;
00015a c007      	RJMP _0xD
                 ; 0000 0080 
                 ; 0000 0081 	default://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x16:
                 ; 0000 0082 	synccount++;
                 _0x22:
00015b e6a0      	LDI  R26,LOW(_synccount)
00015c e0b1      	LDI  R27,HIGH(_synccount)
00015d 91ed      	LD   R30,X+
00015e 91fd      	LD   R31,X+
00015f 9631      	ADIW R30,1
000160 93fe      	ST   -X,R31
000161 93ee      	ST   -X,R30
                 ; 0000 0083   }
                 _0xD:
                 ; 0000 0084 
                 ; 0000 0085 }
000162 91e9      	LD   R30,Y+
000163 bfef      	OUT  SREG,R30
000164 91f9      	LD   R31,Y+
000165 91e9      	LD   R30,Y+
000166 91b9      	LD   R27,Y+
000167 91a9      	LD   R26,Y+
000168 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0088 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0089 // Declare your local variables here
                 ; 0000 008A 
                 ; 0000 008B // Input/Output Ports initialization
                 ; 0000 008C // Port B initialization
                 ; 0000 008D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=Out Bit1=In Bit0=Out
                 ; 0000 008E DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (1<<DDB2) | (0<<DDB1) | (1<<DDB0);
000169 e0e5      	LDI  R30,LOW(5)
00016a bbe7      	OUT  0x17,R30
                 ; 0000 008F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=0 Bit1=T Bit0=0
                 ; 0000 0090 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00016b e0e0      	LDI  R30,LOW(0)
00016c bbe8      	OUT  0x18,R30
                 ; 0000 0091 
                 ; 0000 0092 // Port C initialization
                 ; 0000 0093 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0094 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00016d bbe4      	OUT  0x14,R30
                 ; 0000 0095 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0096 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00016e bbe5      	OUT  0x15,R30
                 ; 0000 0097 
                 ; 0000 0098 // Port D initialization
                 ; 0000 0099 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 009A DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00016f bbe1      	OUT  0x11,R30
                 ; 0000 009B // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=P Bit1=T Bit0=T
                 ; 0000 009C PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (1<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000170 e0e4      	LDI  R30,LOW(4)
000171 bbe2      	OUT  0x12,R30
                 ; 0000 009D 
                 ; 0000 009E // Timer/Counter 0 initialization
                 ; 0000 009F // Clock source: System Clock
                 ; 0000 00A0 // Clock value: Timer 0 Stopped
                 ; 0000 00A1 TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
000172 e0e0      	LDI  R30,LOW(0)
000173 bfe3      	OUT  0x33,R30
                 ; 0000 00A2 TCNT0=0x00;
000174 bfe2      	OUT  0x32,R30
                 ; 0000 00A3 
                 ; 0000 00A4 // Timer/Counter 1 initialization
                 ; 0000 00A5 // Clock source: System Clock
                 ; 0000 00A6 // Clock value: 16000,000 kHz
                 ; 0000 00A7 // Mode: Fast PWM top=OCR1A
                 ; 0000 00A8 // OC1A output: Disconnected
                 ; 0000 00A9 // OC1B output: Inverted PWM
                 ; 0000 00AA // Noise Canceler: Off
                 ; 0000 00AB // Input Capture on Falling Edge
                 ; 0000 00AC // Timer Period: 0,0625 us
                 ; 0000 00AD // Output Pulse(s):
                 ; 0000 00AE // OC1B Period: 0,0625 us
                 ; 0000 00AF // Timer1 Overflow Interrupt: Off
                 ; 0000 00B0 // Input Capture Interrupt: Off
                 ; 0000 00B1 // Compare A Match Interrupt: Off
                 ; 0000 00B2 // Compare B Match Interrupt: On
                 ; 0000 00B3 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (1<<COM1B1) | (1<<COM1B0) | (1<<WGM11) | (1<<WGM10);
000175 e3e3      	LDI  R30,LOW(51)
000176 bdef      	OUT  0x2F,R30
                 ; 0000 00B4 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (1<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10);
000177 e1e9      	LDI  R30,LOW(25)
000178 bdee      	OUT  0x2E,R30
                 ; 0000 00B5 TCNT1H=0x00;
000179 e0e0      	LDI  R30,LOW(0)
00017a bded      	OUT  0x2D,R30
                 ; 0000 00B6 TCNT1L=0x00;
00017b bdec      	OUT  0x2C,R30
                 ; 0000 00B7 ICR1H=0x00;
00017c bde7      	OUT  0x27,R30
                 ; 0000 00B8 ICR1L=0x00;
00017d bde6      	OUT  0x26,R30
                 ; 0000 00B9 OCR1AH=0x00;
00017e bdeb      	OUT  0x2B,R30
                 ; 0000 00BA OCR1AL=0x00;
00017f bdea      	OUT  0x2A,R30
                 ; 0000 00BB OCR1BH=0x00;
000180 bde9      	OUT  0x29,R30
                 ; 0000 00BC OCR1BL=0x00;
000181 bde8      	OUT  0x28,R30
                 ; 0000 00BD 
                 ; 0000 00BE // Timer/Counter 2 initialization
                 ; 0000 00BF // Clock source: System Clock
                 ; 0000 00C0 // Clock value: Timer2 Stopped
                 ; 0000 00C1 // Mode: Normal top=0xFF
                 ; 0000 00C2 // OC2 output: Disconnected
                 ; 0000 00C3 ASSR=0<<AS2;
000182 bde2      	OUT  0x22,R30
                 ; 0000 00C4 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000183 bde5      	OUT  0x25,R30
                 ; 0000 00C5 TCNT2=0x00;
000184 bde4      	OUT  0x24,R30
                 ; 0000 00C6 OCR2=0x00;
000185 bde3      	OUT  0x23,R30
                 ; 0000 00C7 
                 ; 0000 00C8 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00C9 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (1<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
000186 e0e8      	LDI  R30,LOW(8)
000187 bfe9      	OUT  0x39,R30
                 ; 0000 00CA 
                 ; 0000 00CB // External Interrupt(s) initialization
                 ; 0000 00CC // INT0: On
                 ; 0000 00CD // INT0 Mode: Rising Edge
                 ; 0000 00CE // INT1: Off
                 ; 0000 00CF GICR|=(0<<INT1) | (1<<INT0);
000188 b7eb      	IN   R30,0x3B
000189 64e0      	ORI  R30,0x40
00018a bfeb      	OUT  0x3B,R30
                 ; 0000 00D0 MCUCR=(0<<ISC11) | (0<<ISC10) | (1<<ISC01) | (1<<ISC00);
00018b e0e3      	LDI  R30,LOW(3)
00018c bfe5      	OUT  0x35,R30
                 ; 0000 00D1 GIFR=(0<<INTF1) | (1<<INTF0);
00018d e4e0      	LDI  R30,LOW(64)
00018e bfea      	OUT  0x3A,R30
                 ; 0000 00D2 
                 ; 0000 00D3 // USART initialization
                 ; 0000 00D4 // USART disabled
                 ; 0000 00D5 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00018f e0e0      	LDI  R30,LOW(0)
000190 b9ea      	OUT  0xA,R30
                 ; 0000 00D6 
                 ; 0000 00D7 // Analog Comparator initialization
                 ; 0000 00D8 // Analog Comparator: Off
                 ; 0000 00D9 // The Analog Comparator's positive input is
                 ; 0000 00DA // connected to the AIN0 pin
                 ; 0000 00DB // The Analog Comparator's negative input is
                 ; 0000 00DC // connected to the AIN1 pin
                 ; 0000 00DD ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000191 e8e0      	LDI  R30,LOW(128)
000192 b9e8      	OUT  0x8,R30
                 ; 0000 00DE SFIOR=(0<<ACME);
000193 e0e0      	LDI  R30,LOW(0)
000194 bfe0      	OUT  0x30,R30
                 ; 0000 00DF 
                 ; 0000 00E0 // ADC initialization
                 ; 0000 00E1 // ADC disabled
                 ; 0000 00E2 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000195 b9e6      	OUT  0x6,R30
                 ; 0000 00E3 
                 ; 0000 00E4 // SPI initialization
                 ; 0000 00E5 // SPI disabled
                 ; 0000 00E6 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000196 b9ed      	OUT  0xD,R30
                 ; 0000 00E7 
                 ; 0000 00E8 // TWI initialization
                 ; 0000 00E9 // TWI disabled
                 ; 0000 00EA TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000197 bfe6      	OUT  0x36,R30
                 ; 0000 00EB 
                 ; 0000 00EC // Initialize Sync for PAL
                 ; 0000 00ED synccount = 1;
000198 e0e1      	LDI  R30,LOW(1)
000199 e0f0      	LDI  R31,HIGH(1)
00019a 93e0 0160 	STS  _synccount,R30
00019c 93f0 0161 	STS  _synccount+1,R31
                 ; 0000 00EE delta = 0;
00019e e0e0      	LDI  R30,LOW(0)
00019f 93e0 0162 	STS  _delta,R30
0001a1 93e0 0163 	STS  _delta+1,R30
0001a3 93e0 0164 	STS  _delta+2,R30
0001a5 93e0 0165 	STS  _delta+3,R30
                 ; 0000 00EF Sync = Timer_MidSync;     	//Начинаем с двух прерываний на строку.
0001a7 ebe5      	LDI  R30,LOW(437)
0001a8 e0f1      	LDI  R31,HIGH(437)
0001a9 bdf9      	OUT  0x28+1,R31
0001aa bde8      	OUT  0x28,R30
                 ; 0000 00F0 OCR1A = Timer_HalfLine;
0001ab efef      	LDI  R30,LOW(511)
0001ac e0f1      	LDI  R31,HIGH(511)
0001ad bdfb      	OUT  0x2A+1,R31
0001ae bdea      	OUT  0x2A,R30
                 ; 0000 00F1 phaselock = 0;
0001af e0e0      	LDI  R30,LOW(0)
0001b0 93e0 0166 	STS  _phaselock,R30
                 ; 0000 00F2 
                 ; 0000 00F3 // Global enable interrupts
                 ; 0000 00F4 #asm("sei")
0001b2 9478      	sei
                 ; 0000 00F5 
                 ; 0000 00F6 while (1)
                 _0x17:
                 ; 0000 00F7       {
                 ; 0000 00F8       // Place your code here
                 ; 0000 00F9            if (phaselock) {
0001b3 91e0 0166 	LDS  R30,_phaselock
0001b5 30e0      	CPI  R30,0
0001b6 f011      	BREQ _0x1A
                 ; 0000 00FA                PORTB.0 = 1;
0001b7 9ac0      	SBI  0x18,0
                 ; 0000 00FB            }
                 ; 0000 00FC            else  {
0001b8 c001      	RJMP _0x1D
                 _0x1A:
                 ; 0000 00FD                PORTB.0 = 0;
0001b9 98c0      	CBI  0x18,0
                 ; 0000 00FE            };
                 _0x1D:
                 ; 0000 00FF 
                 ; 0000 0100       }
0001ba cff8      	RJMP _0x17
                 ; 0000 0101 }
                 _0x20:
0001bb cfff      	RJMP _0x20
                 ; .FEND
                 
                 	.DSEG
                 _synccount:
000160           	.BYTE 0x2
                 _delta:
000162           	.BYTE 0x4
                 _phaselock:
000166           	.BYTE 0x1
                 
                 	.CSEG
                 
                 	.CSEG
                 __ANEGD1:
0001bc 95f0      	COM  R31
0001bd 9560      	COM  R22
0001be 9570      	COM  R23
0001bf 95e1      	NEG  R30
0001c0 4fff      	SBCI R31,-1
0001c1 4f6f      	SBCI R22,-1
0001c2 4f7f      	SBCI R23,-1
0001c3 9508      	RET
                 
                 __MULD12U:
0001c4 9f7a      	MUL  R23,R26
0001c5 2d70      	MOV  R23,R0
0001c6 9f6b      	MUL  R22,R27
0001c7 0d70      	ADD  R23,R0
0001c8 9ff8      	MUL  R31,R24
0001c9 0d70      	ADD  R23,R0
0001ca 9fe9      	MUL  R30,R25
0001cb 0d70      	ADD  R23,R0
0001cc 9f6a      	MUL  R22,R26
0001cd 2d60      	MOV  R22,R0
0001ce 0d71      	ADD  R23,R1
0001cf 9ffb      	MUL  R31,R27
0001d0 0d60      	ADD  R22,R0
0001d1 1d71      	ADC  R23,R1
0001d2 9fe8      	MUL  R30,R24
0001d3 0d60      	ADD  R22,R0
0001d4 1d71      	ADC  R23,R1
0001d5 2788      	CLR  R24
0001d6 9ffa      	MUL  R31,R26
0001d7 2df0      	MOV  R31,R0
0001d8 0d61      	ADD  R22,R1
0001d9 1f78      	ADC  R23,R24
0001da 9feb      	MUL  R30,R27
0001db 0df0      	ADD  R31,R0
0001dc 1d61      	ADC  R22,R1
0001dd 1f78      	ADC  R23,R24
0001de 9fea      	MUL  R30,R26
0001df 2de0      	MOV  R30,R0
0001e0 0df1      	ADD  R31,R1
0001e1 1f68      	ADC  R22,R24
0001e2 1f78      	ADC  R23,R24
0001e3 9508      	RET
                 
                 __DIVD21U:
0001e4 933f      	PUSH R19
0001e5 934f      	PUSH R20
0001e6 935f      	PUSH R21
0001e7 2400      	CLR  R0
0001e8 2411      	CLR  R1
0001e9 2744      	CLR  R20
0001ea 2755      	CLR  R21
0001eb e230      	LDI  R19,32
                 __DIVD21U1:
0001ec 0faa      	LSL  R26
0001ed 1fbb      	ROL  R27
0001ee 1f88      	ROL  R24
0001ef 1f99      	ROL  R25
0001f0 1c00      	ROL  R0
0001f1 1c11      	ROL  R1
0001f2 1f44      	ROL  R20
0001f3 1f55      	ROL  R21
0001f4 1a0e      	SUB  R0,R30
0001f5 0a1f      	SBC  R1,R31
0001f6 0b46      	SBC  R20,R22
0001f7 0b57      	SBC  R21,R23
0001f8 f428      	BRCC __DIVD21U2
0001f9 0e0e      	ADD  R0,R30
0001fa 1e1f      	ADC  R1,R31
0001fb 1f46      	ADC  R20,R22
0001fc 1f57      	ADC  R21,R23
0001fd c001      	RJMP __DIVD21U3
                 __DIVD21U2:
0001fe 60a1      	SBR  R26,1
                 __DIVD21U3:
0001ff 953a      	DEC  R19
000200 f759      	BRNE __DIVD21U1
000201 01fd      	MOVW R30,R26
000202 01bc      	MOVW R22,R24
000203 01d0      	MOVW R26,R0
000204 01ca      	MOVW R24,R20
000205 915f      	POP  R21
000206 914f      	POP  R20
000207 913f      	POP  R19
000208 9508      	RET
                 
                 __SWAPW12:
000209 2e1b      	MOV  R1,R27
00020a 2fbf      	MOV  R27,R31
00020b 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
00020c 2e1a      	MOV  R1,R26
00020d 2fae      	MOV  R26,R30
00020e 2de1      	MOV  R30,R1
00020f 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8A register use summary:
r0 :  17 r1 :  16 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   4 r20:   7 r21:   6 r22:  26 r23:  24 
r24:  22 r25:   7 r26:  49 r27:  22 r28:   1 r29:   1 r30: 186 r31:  89 
x  :   6 y  :  32 z  :   0 
Registers used: 17 out of 35 (48.6%)

ATmega8A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  10 add   :  10 
adiw  :   1 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :  11 brpl  :   0 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   1 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  11 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   3 cp    :   0 
cpc   :  10 cpi   :  11 cpse  :   0 dec   :   2 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 
inc   :   0 ld    :  18 ldd   :   0 ldi   : 108 lds   :  23 lpm   :   0 
lsl   :   1 lsr   :   0 mov   :  10 movw  :  12 mul   :  10 muls  :   0 
mulsu :   0 neg   :   1 nop   :   0 or    :   0 ori   :   1 out   :  82 
pop   :   3 push  :   3 rcall :   8 ret   :   4 reti  :   2 rjmp  :  35 
rol   :   7 ror   :   0 sbc   :   4 sbci  :   7 sbi   :   1 sbic  :   0 
sbis  :   0 sbiw  :   5 sbr   :   1 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  20 std   :   0 
sts   :  26 sub   :   2 subi  :   4 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 43 out of 114 (37.7%)

ATmega8A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000420   1056      0   1056    8192  12.9%
[.dseg] 0x000060 0x000167      0      7      7    1024   0.7%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
