{
  "module_name": "gpio-visconti.c",
  "hash_id": "367a0752a74e9d0c39fc5ebd72382d6ef6af33c3726f046fa3658d54f5e54581",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpio/gpio-visconti.c",
  "human_readable_source": "\n \n\n#include <linux/gpio/driver.h>\n#include <linux/init.h>\n#include <linux/interrupt.h>\n#include <linux/module.h>\n#include <linux/io.h>\n#include <linux/of_irq.h>\n#include <linux/platform_device.h>\n#include <linux/seq_file.h>\n#include <linux/bitops.h>\n\n \n#define GPIO_DIR\t0x00\n#define GPIO_IDATA\t0x08\n#define GPIO_ODATA\t0x10\n#define GPIO_OSET\t0x18\n#define GPIO_OCLR\t0x20\n#define GPIO_INTMODE\t0x30\n\n#define BASE_HW_IRQ 24\n\nstruct visconti_gpio {\n\tvoid __iomem *base;\n\tspinlock_t lock;  \n\tstruct gpio_chip gpio_chip;\n\tstruct device *dev;\n};\n\nstatic int visconti_gpio_irq_set_type(struct irq_data *d, unsigned int type)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\n\tstruct visconti_gpio *priv = gpiochip_get_data(gc);\n\tu32 offset = irqd_to_hwirq(d);\n\tu32 bit = BIT(offset);\n\tu32 intc_type = IRQ_TYPE_EDGE_RISING;\n\tu32 intmode, odata;\n\tint ret = 0;\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&priv->lock, flags);\n\n\todata = readl(priv->base + GPIO_ODATA);\n\tintmode = readl(priv->base + GPIO_INTMODE);\n\n\tswitch (type) {\n\tcase IRQ_TYPE_EDGE_RISING:\n\t\todata &= ~bit;\n\t\tintmode &= ~bit;\n\t\tbreak;\n\tcase IRQ_TYPE_EDGE_FALLING:\n\t\todata |= bit;\n\t\tintmode &= ~bit;\n\t\tbreak;\n\tcase IRQ_TYPE_EDGE_BOTH:\n\t\tintmode |= bit;\n\t\tbreak;\n\tcase IRQ_TYPE_LEVEL_HIGH:\n\t\tintc_type = IRQ_TYPE_LEVEL_HIGH;\n\t\todata &= ~bit;\n\t\tintmode &= ~bit;\n\t\tbreak;\n\tcase IRQ_TYPE_LEVEL_LOW:\n\t\tintc_type = IRQ_TYPE_LEVEL_HIGH;\n\t\todata |= bit;\n\t\tintmode &= ~bit;\n\t\tbreak;\n\tdefault:\n\t\tret = -EINVAL;\n\t\tgoto err;\n\t}\n\n\twritel(odata, priv->base + GPIO_ODATA);\n\twritel(intmode, priv->base + GPIO_INTMODE);\n\tirq_set_irq_type(offset, intc_type);\n\n\tret = irq_chip_set_type_parent(d, type);\nerr:\n\tspin_unlock_irqrestore(&priv->lock, flags);\n\treturn ret;\n}\n\nstatic int visconti_gpio_child_to_parent_hwirq(struct gpio_chip *gc,\n\t\t\t\t\t       unsigned int child,\n\t\t\t\t\t       unsigned int child_type,\n\t\t\t\t\t       unsigned int *parent,\n\t\t\t\t\t       unsigned int *parent_type)\n{\n\t \n\tif (child < 16) {\n\t\t \n\t\t*parent_type = IRQ_TYPE_LEVEL_HIGH;\n\t\t*parent = child + BASE_HW_IRQ;\n\t\treturn 0;\n\t}\n\treturn -EINVAL;\n}\n\nstatic int visconti_gpio_populate_parent_fwspec(struct gpio_chip *chip,\n\t\t\t\t\t\tunion gpio_irq_fwspec *gfwspec,\n\t\t\t\t\t\tunsigned int parent_hwirq,\n\t\t\t\t\t\tunsigned int parent_type)\n{\n\tstruct irq_fwspec *fwspec = &gfwspec->fwspec;\n\n\tfwspec->fwnode = chip->irq.parent_domain->fwnode;\n\tfwspec->param_count = 3;\n\tfwspec->param[0] = 0;\n\tfwspec->param[1] = parent_hwirq;\n\tfwspec->param[2] = parent_type;\n\n\treturn 0;\n}\n\nstatic void visconti_gpio_mask_irq(struct irq_data *d)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\n\n\tirq_chip_mask_parent(d);\n\tgpiochip_disable_irq(gc, irqd_to_hwirq(d));\n}\n\nstatic void visconti_gpio_unmask_irq(struct irq_data *d)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\n\n\tgpiochip_enable_irq(gc, irqd_to_hwirq(d));\n\tirq_chip_unmask_parent(d);\n}\n\nstatic void visconti_gpio_irq_print_chip(struct irq_data *d, struct seq_file *p)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\n\tstruct visconti_gpio *priv = gpiochip_get_data(gc);\n\n\tseq_printf(p, dev_name(priv->dev));\n}\n\nstatic const struct irq_chip visconti_gpio_irq_chip = {\n\t.irq_mask = visconti_gpio_mask_irq,\n\t.irq_unmask = visconti_gpio_unmask_irq,\n\t.irq_eoi = irq_chip_eoi_parent,\n\t.irq_set_type = visconti_gpio_irq_set_type,\n\t.irq_print_chip = visconti_gpio_irq_print_chip,\n\t.flags = IRQCHIP_SET_TYPE_MASKED | IRQCHIP_MASK_ON_SUSPEND |\n\t\t IRQCHIP_IMMUTABLE,\n\tGPIOCHIP_IRQ_RESOURCE_HELPERS,\n};\n\nstatic int visconti_gpio_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct visconti_gpio *priv;\n\tstruct gpio_irq_chip *girq;\n\tstruct irq_domain *parent;\n\tstruct device_node *irq_parent;\n\tint ret;\n\n\tpriv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);\n\tif (!priv)\n\t\treturn -ENOMEM;\n\n\tspin_lock_init(&priv->lock);\n\tpriv->dev = dev;\n\n\tpriv->base = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(priv->base))\n\t\treturn PTR_ERR(priv->base);\n\n\tirq_parent = of_irq_find_parent(dev->of_node);\n\tif (!irq_parent) {\n\t\tdev_err(dev, \"No IRQ parent node\\n\");\n\t\treturn -ENODEV;\n\t}\n\n\tparent = irq_find_host(irq_parent);\n\tof_node_put(irq_parent);\n\tif (!parent) {\n\t\tdev_err(dev, \"No IRQ parent domain\\n\");\n\t\treturn -ENODEV;\n\t}\n\n\tret = bgpio_init(&priv->gpio_chip, dev, 4,\n\t\t\t priv->base + GPIO_IDATA,\n\t\t\t priv->base + GPIO_OSET,\n\t\t\t priv->base + GPIO_OCLR,\n\t\t\t priv->base + GPIO_DIR,\n\t\t\t NULL,\n\t\t\t 0);\n\tif (ret) {\n\t\tdev_err(dev, \"unable to init generic GPIO\\n\");\n\t\treturn ret;\n\t}\n\n\tgirq = &priv->gpio_chip.irq;\n\tgpio_irq_chip_set_chip(girq, &visconti_gpio_irq_chip);\n\tgirq->fwnode = of_node_to_fwnode(dev->of_node);\n\tgirq->parent_domain = parent;\n\tgirq->child_to_parent_hwirq = visconti_gpio_child_to_parent_hwirq;\n\tgirq->populate_parent_alloc_arg = visconti_gpio_populate_parent_fwspec;\n\tgirq->default_type = IRQ_TYPE_NONE;\n\tgirq->handler = handle_level_irq;\n\n\treturn devm_gpiochip_add_data(dev, &priv->gpio_chip, priv);\n}\n\nstatic const struct of_device_id visconti_gpio_of_match[] = {\n\t{ .compatible = \"toshiba,gpio-tmpv7708\", },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, visconti_gpio_of_match);\n\nstatic struct platform_driver visconti_gpio_driver = {\n\t.probe\t\t= visconti_gpio_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"visconti_gpio\",\n\t\t.of_match_table = visconti_gpio_of_match,\n\t}\n};\nmodule_platform_driver(visconti_gpio_driver);\n\nMODULE_AUTHOR(\"Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>\");\nMODULE_DESCRIPTION(\"Toshiba Visconti GPIO Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}