<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</text>
<text>Date: Thu Jul 25 13:32:12 2024
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS095T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCSG325</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>UART_TOP</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/UART_TOP.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>71</cell>
 <cell>93516</cell>
 <cell>0.08</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>45</cell>
 <cell>93516</cell>
 <cell>0.05</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>240</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>4</cell>
 <cell>80</cell>
 <cell>5.00</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>4</cell>
 <cell>80</cell>
 <cell>5.00</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>40</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>876</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>308</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>292</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>1</cell>
 <cell>48</cell>
 <cell>2.08</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>71</cell>
 <cell>45</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>71</cell>
 <cell>45</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>2</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>45</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>24</cell>
 <cell>INT_NET</cell>
 <cell>Net   : i_Reset_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: i_Reset_ibuf</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : i_UART_RX_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: i_UART_RX_ibuf</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_RX_Inst/r_Bit_Index_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_RX_Inst/r_Bit_Index[0]</cell>
</row>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_RX_Inst/r_Bit_Index_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_RX_Inst/r_Bit_Index[1]</cell>
</row>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_RX_Inst/r_Bit_Index_1_sqmuxa_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_RX_Inst/r_Bit_Index_1_sqmuxa</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_RX_Inst/r_Bit_Index_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_RX_Inst/r_Bit_Index[2]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_TX_Inst/r_TX_Data_0_sqmuxa_1_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_TX_Inst/r_TX_Data_0_sqmuxa_1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_TX_Inst/r_Bit_Index[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_TX_Inst/r_Bit_Index_1[1]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_TX_Inst/r_Bit_Index[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_TX_Inst/r_Bit_Index_1[0]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_TX_Inst/un1_r_TX_Data_0_sqmuxa_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_TX_Inst/un1_r_TX_Data_0_sqmuxa</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>24</cell>
 <cell>INT_NET</cell>
 <cell>Net   : i_Reset_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: i_Reset_ibuf</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : i_UART_RX_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: i_UART_RX_ibuf</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_RX_Inst/r_Bit_Index_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_RX_Inst/r_Bit_Index[0]</cell>
</row>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_RX_Inst/r_Bit_Index_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_RX_Inst/r_Bit_Index[1]</cell>
</row>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_RX_Inst/r_Bit_Index_1_sqmuxa_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_RX_Inst/r_Bit_Index_1_sqmuxa</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_RX_Inst/r_Bit_Index_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_RX_Inst/r_Bit_Index[2]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_TX_Inst/r_TX_Data_0_sqmuxa_1_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_TX_Inst/r_TX_Data_0_sqmuxa_1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_TX_Inst/r_Bit_Index[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_TX_Inst/r_Bit_Index_1[1]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_TX_Inst/r_Bit_Index[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_TX_Inst/r_Bit_Index_1[0]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : UART_TX_Inst/un1_r_TX_Data_0_sqmuxa_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: UART_TX_Inst/un1_r_TX_Data_0_sqmuxa</cell>
</row>
</table>
</doc>
