
---------- Begin Simulation Statistics ----------
simSeconds                                  22.757374                       # Number of seconds simulated (Second)
simTicks                                 22757373598103                       # Number of ticks simulated (Tick)
finalTick                                22757373598103                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4114.78                       # Real time elapsed on the host (Second)
hostTickRate                               5530645529                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8683168                       # Number of bytes of host memory used (Byte)
simInsts                                    721917938                       # Number of instructions simulated (Count)
simOps                                     1210055064                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   175445                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     294075                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1706845692                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.364321                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.422954                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1402093115                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  7947558                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1464900392                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 655398                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            199985597                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         319251474                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved             1572270                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1695802119                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.863839                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.512317                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1085827602     64.03%     64.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 245088672     14.45%     78.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 141779499      8.36%     86.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  90973002      5.36%     92.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  60662544      3.58%     95.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  30963591      1.83%     97.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  24338806      1.44%     99.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   9514475      0.56%     99.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   6653928      0.39%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1695802119                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 5581697     48.76%     48.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     48.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     48.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                300530      2.63%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     32      0.00%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     51.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  33504      0.29%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    19      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     51.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd              3680      0.03%     51.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     51.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     51.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     51.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                26      0.00%     51.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     51.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult            86026      0.75%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     52.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                3872734     33.83%     86.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1509278     13.18%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             41256      0.36%     99.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            19623      0.17%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      6044940      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     910281385     62.14%     62.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      4846692      0.33%     62.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       9018023      0.62%     63.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     34929973      2.38%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1832      0.00%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7036      0.00%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2067752      0.14%     66.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        79957      0.01%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       277789      0.02%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2938      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     51391445      3.51%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      5808234      0.40%     69.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1375970      0.09%     70.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     50601771      3.45%     73.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt       934561      0.06%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    230493857     15.73%     89.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     76389478      5.21%     94.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     75421599      5.15%     99.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      4925154      0.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1464900392                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.858250                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            11448410                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.007815                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4090152275                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1361316804                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1103685680                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 547554436                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                248843816                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        237732876                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1196290556                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    274013306                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   4323736                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         2640860                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        11043573                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      207801442                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      85476697                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     22421454                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      5810073                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1549      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       6770376      4.98%      4.98% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      6982788      5.14%     10.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1739      0.00%     10.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    105465187     77.59%     87.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     16196661     11.92%     99.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       508521      0.37%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      135926821                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1278      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       771221      2.71%      2.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       984657      3.45%      6.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          710      0.00%      6.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     22044343     77.34%     83.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      4687504     16.45%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        11728      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      28501441                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          416      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        38504      0.63%      0.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         3185      0.05%      0.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          331      0.01%      0.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      6102491     99.23%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         2958      0.05%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1968      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      6149853                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          271      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      5999154      5.58%      5.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      5998130      5.58%     11.17% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         1029      0.00%     11.17% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     83420844     77.65%     88.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     11509157     10.71%     99.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       496793      0.46%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    107425378                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          271      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        38423      0.66%      0.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         2322      0.04%      0.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          300      0.01%      0.71% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      5801279     99.22%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         2336      0.04%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1859      0.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      5846790                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     63753307     46.90%     46.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     64905054     47.75%     94.65% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      6770376      4.98%     99.63% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       498084      0.37%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    135926821                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      3206143     54.21%     54.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      2669708     45.14%     99.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect        38504      0.65%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          255      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      5914610                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         105466736                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     41775559                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           6149853                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           8453                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      3333799                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       2816054                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            135926821                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              3292580                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                98604552                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.725424                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           10178                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          510260                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             498084                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            12176                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1549      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      6770376      4.98%      4.98% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      6982788      5.14%     10.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1739      0.00%     10.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    105465187     77.59%     87.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     16196661     11.92%     99.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       508521      0.37%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    135926821                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          324      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      6769510     18.14%     18.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         3959      0.01%     18.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1738      0.00%     18.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     30034717     80.47%     98.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         3500      0.01%     98.64% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.64% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       508521      1.36%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      37322269                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         3185      0.10%      0.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      3286437     99.81%     99.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         2958      0.09%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      3292580                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         3185      0.10%      0.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      3286437     99.81%     99.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         2958      0.09%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      3292580                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 22757373598103                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       510260                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       498084                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        12176                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2299                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       512559                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              7755748                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                7755743                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            1756588                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                5999154                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             5960731                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             38423                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       199968855                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         6375288                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           6144571                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1667020297                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.725879                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.694552                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1250681452     75.02%     75.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       158136095      9.49%     84.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        78744897      4.72%     89.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        68856318      4.13%     93.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        24199905      1.45%     94.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        21437561      1.29%     96.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        14574280      0.87%     96.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         6691196      0.40%     97.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        43698593      2.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1667020297                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                     4249456                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               5999159                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      5645903      0.47%      0.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    792116385     65.46%     65.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      4540493      0.38%     66.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      8565706      0.71%     67.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     33239702      2.75%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1808      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7004      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1958714      0.16%     69.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     69.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        79724      0.01%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       277470      0.02%     69.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1891      0.00%     69.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     51315450      4.24%     74.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      5798127      0.48%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1328449      0.11%     74.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     50384160      4.16%     78.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt       934552      0.08%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    139610270     11.54%     90.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     69753752      5.76%     96.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     39743293      3.28%     99.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      4752205      0.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1210055064                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      43698593                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            721917938                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1210055064                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      721917938                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1210055064                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.364321                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.422954                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          253859520                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          235093734                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1007826703                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        179353563                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        74505957                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      5645903      0.47%      0.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    792116385     65.46%     65.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      4540493      0.38%     66.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      8565706      0.71%     67.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     33239702      2.75%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1808      0.00%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         7004      0.00%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1958714      0.16%     69.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     69.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        79724      0.01%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       277470      0.02%     69.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1891      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     51315450      4.24%     74.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      5798127      0.48%     74.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1328449      0.11%     74.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     50384160      4.16%     78.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt       934552      0.08%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    139610270     11.54%     90.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     69753752      5.76%     96.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     39743293      3.28%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      4752205      0.39%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1210055064                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    107425378                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    100928131                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      6496976                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     83420844                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     24004263                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      5999159                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      5999154                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles               1186208105                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             281815223                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 204360557                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              17131974                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                6286260                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             63813028                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  6665                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1430341035                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 30937                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts          1460576656                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        120419404                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       304974038                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       80833906                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.855717                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      602058119                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     417786381                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      424487684                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     227053601                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1512740121                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    830304369                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         385807944                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    631630889                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites         1017                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           72173514                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     418096670                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                12585588                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles               527541                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         10239                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        91864                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 102341567                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               5079914                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1695802119                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.856186                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.316325                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1462862402     86.26%     86.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 11518907      0.68%     86.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 18984425      1.12%     88.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 11626966      0.69%     88.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 15636301      0.92%     89.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 16327990      0.96%     90.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 18018421      1.06%     91.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 11356506      0.67%     92.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                129470201      7.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1695802119                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             854032843                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.500357                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          135926821                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.079636                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   1270783011                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   6286260                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  125946418                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 24909340                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1410040673                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               677491                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                207801442                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                85476697                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts               2651765                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   2414559                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 17613602                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         134374                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3611690                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      3562020                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              7173710                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1342540908                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1341418556                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 937912474                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1577397851                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.785905                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.594595                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     8327814                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                28447877                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 5731                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              134374                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               10970739                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               289364                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               84797666                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          179353563                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             16.689005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.431300                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7497410      4.18%      4.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19            143417476     79.96%     84.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29             22720377     12.67%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              4980842      2.78%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               555412      0.31%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                35315      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3484      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  444      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  341      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  301      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                367      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                543      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                486      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                523      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                995      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                906      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1074      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1262      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1582      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1930      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2317      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2500      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2435      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               2852      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               3347      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               3718      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               4111      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               4362      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               4498      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               5206      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            97147      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            179353563                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               197258634                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                80836128                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   8592006                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    375025                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 22757373598103                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               102343010                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2343                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 22757373598103                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 22757373598103                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                6286260                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles               1193526542                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               184827117                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          31640                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 211413109                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              99717451                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1422360832                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                434751                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               40788011                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 633508                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               53860736                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            2192                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2315535048                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  4707313452                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1519525357                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 428749682                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1934620882                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                380914157                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1092                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1083                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 111127627                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       3033139027                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2848863197                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                721917938                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1210055064                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1840                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples 102341267.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples 184400356.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.037284926604                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        516618                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        516618                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            633575644                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             8369240                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    290224481                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    74508096                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  290224481                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  74508096                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                12345935                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               65645019                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0               14615116                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  95454                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2               13183509                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3              159989135                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6              102341267                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0               9058116                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 68510                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               9129985                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              56251485                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                208468995                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 56061744                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  9105451                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  2396862                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   739539                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   466034                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   260379                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   146680                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    88921                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    58326                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   33799                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   20522                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                   11710                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    6854                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    4591                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    3067                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    2108                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    1472                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     797                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     319                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     192                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      95                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      67                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                  286229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                  307796                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  515337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  516709                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  517079                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  517053                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  517013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  516948                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  516926                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  516901                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  516846                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  516821                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  516772                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  516731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  516700                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  516705                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  516677                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  516670                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    1148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       516618                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      537.878870                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1047.472609                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-4095        512420     99.19%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-8191         2443      0.47%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-12287         1143      0.22%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-16383          236      0.05%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-20479           77      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-24575           95      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-28671           60      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-32767           41      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-36863           48      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-40959           36      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40960-45055            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::49152-53247            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::53248-57343            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::57344-61439            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::61440-65535            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::69632-73727            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         516618                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       516618                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.155900                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.127760                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.977114                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            209039     40.46%     40.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             21270      4.12%     44.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18            283356     54.85%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              2635      0.51%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               318      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         516618                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                790139840                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               7897293999                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             495726782                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               347021327.61305547                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               21783127.99862470                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   22757373464773                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       62394.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   6549841088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data   1250860672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data     54702141                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 287811818.871136307716                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 54965071.720941849053                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 2403710.637529799715                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst    102341267                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data    187883214                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     74508096                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 2677580468178                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 5533893628373                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 563083706564711                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26163.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29453.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   7557349.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   6549841088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data   1347452911                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      7897293999                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   6549841088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   6549841088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    495726782                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    495726782                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst     102341267                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data     187883214                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        290224481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     74508096                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        74508096                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       287811819                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        59209509                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          347021328                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    287811819                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      287811819                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       21783128                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          21783128                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      287811819                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       80992637                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         368804456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             277878546                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              8863047                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0      11402240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1      10430098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2      11057129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3      80298065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4      15495253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       8732263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       7432894                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7      30634480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8      38488834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       9858947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      7995999                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      7702460                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12     10522212                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13     15185477                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      6148640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      6493555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        480608                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        401836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        462823                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        396363                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        377603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        587255                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        416511                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        471267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8       2353943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        377761                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       478715                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       393880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       382572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       460721                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       449091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       372098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             3001251359051                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           1389392730000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        8211474096551                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10800.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29550.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits            216761228                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             5583757                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             78.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            63.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     64396600                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   284.975612                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   183.463815                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   294.139892                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127     17342213     26.93%     26.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255     23007482     35.73%     62.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      7501159     11.65%     74.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511      4540305      7.05%     81.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639      2733901      4.25%     85.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767      1572742      2.44%     88.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895      1177184      1.83%     89.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       796765      1.24%     91.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      5724849      8.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     64396600                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead        17784226944                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       567235008                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               781.470975                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                24.925328                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.30                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                77.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 22757373598103                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     279674963820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     148650749610                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    1252944493080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    18762068520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1796447664960.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 10010369987130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 309046209600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   13815896136720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    607.095370                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 700711145064                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 759918640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 21296743813039                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     180116817300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      95734347390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    731108325360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    27503036820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1796447664960.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 9636350279310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 624010174080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   13091270645220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    575.254020                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1527916747038                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 759918640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 20469538211065                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 22757373598103                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq            288099751                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           288099749                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            72383368                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           72383368                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                  2                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                 2                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq      2124728                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp      2124728                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq      2124728                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp      2124728                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port    204682533                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total    204682533                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    524782619                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total    524782619                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               729465152                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   6549841024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total   6549841024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port   1843179685                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total   1843179685                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               8393020709                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          364732577                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                364732577    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            364732577                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 22757373598103                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        5856395893109                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       7018369852649                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       6311311371171                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                  19.613579                       # Number of seconds simulated (Second)
simTicks                                 19613579194928                       # Number of ticks simulated (Tick)
finalTick                                42370952793031                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3519.79                       # Real time elapsed on the host (Second)
hostTickRate                               5572378381                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8692384                       # Number of bytes of host memory used (Byte)
simInsts                                   1329617430                       # Number of instructions simulated (Count)
simOps                                     2199305936                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   377755                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     624841                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1471055216                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.420695                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.413104                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1151571691                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  7920244                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1212760928                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 569423                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            170240942                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         263781415                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved             1570390                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1462686498                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.829133                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.462939                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 942565460     64.44%     64.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 214095167     14.64%     79.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 123850064      8.47%     87.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  79871259      5.46%     93.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  50009894      3.42%     96.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  22223038      1.52%     97.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  16474339      1.13%     99.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   7427160      0.51%     99.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   6170117      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1462686498                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2851064     33.60%     33.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     33.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     33.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                300258      3.54%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     37.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    583      0.01%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     37.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd              3462      0.04%     37.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     37.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     37.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     37.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                33      0.00%     37.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     37.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult            85781      1.01%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     38.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                3798729     44.77%     82.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1403128     16.54%     99.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             34253      0.40%     99.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             7725      0.09%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      5048468      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     707977435     58.38%     58.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      4307024      0.36%     59.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       7712825      0.64%     59.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     34898269      2.88%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           36      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            2      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1850469      0.15%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           68      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       244827      0.02%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     51358970      4.23%     67.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      5808131      0.48%     67.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1376059      0.11%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     50602475      4.17%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt       934558      0.08%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    191166007     15.76%     87.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     69327089      5.72%     93.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     75203654      6.20%     99.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      4944562      0.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1212760928                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.824416                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             8485016                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006996                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3350849311                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1081723151                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       863985286                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 546413482                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                248137867                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        237289955                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   942780648                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    273416828                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   3655747                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         2088355                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         8368718                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      177281911                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      78320712                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     22217286                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      5697218                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       6273752      6.20%      6.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      6490829      6.41%     12.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          541      0.00%     12.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     74872578     73.96%     86.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     13389454     13.23%     99.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       210902      0.21%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      101238056                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       745977      3.24%      3.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       963455      4.19%      7.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          139      0.00%      7.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     16747091     72.81%     80.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      4539729     19.74%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         3668      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      23000059                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        38277      0.67%      0.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1575      0.03%      0.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           20      0.00%      0.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      5648969     99.26%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1936      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          349      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      5691126                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      5527774      7.07%      7.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      5527372      7.06%     14.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          402      0.00%     14.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     58125479     74.29%     88.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      8849725     11.31%     99.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       207230      0.26%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     78237982                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        38216      0.71%      0.71% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         1206      0.02%      0.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           17      0.00%      0.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      5351340     99.23%     99.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1732      0.03%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          315      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      5392826                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     48611705     48.02%     48.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     46143617     45.58%     93.60% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      6273752      6.20%     99.79% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       208982      0.21%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    101238056                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      2971606     54.12%     54.12% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      2480718     45.18%     99.30% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect        38277      0.70%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          100      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      5490701                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          74872578                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     26308735                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           5691126                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           5293                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      3097199                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       2593927                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            101238056                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              3058553                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                74620567                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.737080                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            5726                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          211443                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             208982                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2461                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      6273752      6.20%      6.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      6490829      6.41%     12.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          541      0.00%     12.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     74872578     73.96%     86.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     13389454     13.23%     99.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       210902      0.21%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    101238056                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      6272884     23.57%     23.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1514      0.01%     23.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          541      0.00%     23.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     20129667     75.63%     99.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1981      0.01%     99.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       210902      0.79%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      26617489                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1575      0.05%      0.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      3055042     99.89%     99.94% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1936      0.06%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      3058553                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1575      0.05%      0.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      3055042     99.89%     99.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1936      0.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      3058553                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 19613579194928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       211443                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       208982                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2461                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          369                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       211812                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              7237347                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                7237346                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            1709571                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                5527774                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             5489558                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             38216                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       170336089                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         6349854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           5687374                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1437862644                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.688001                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.632972                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1087276750     75.62%     75.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       136071312      9.46%     85.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        69469203      4.83%     89.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        56730331      3.95%     93.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        20755482      1.44%     95.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        17091370      1.19%     96.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        11781974      0.82%     97.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         4610237      0.32%     97.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        34075985      2.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1437862644                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                     4233204                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               5527774                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      4701848      0.48%      0.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    608061305     61.47%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      4001600      0.40%     62.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      7361813      0.74%     63.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     33213780      3.36%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           16      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            2      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1762844      0.18%     66.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     66.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           68      0.00%     66.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       244678      0.02%     66.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     66.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     66.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     66.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     51282662      5.18%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      5798138      0.59%     72.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1328447      0.13%     72.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     50384161      5.09%     77.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt       934552      0.09%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    112718991     11.39%     89.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     63050788      6.37%     95.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     39527637      4.00%     99.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      4877542      0.49%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    989250872                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      34075985                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            607699492                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              989250872                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      607699492                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        989250872                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.420695                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.413104                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          220174958                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          234701200                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         788628550                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        152246628                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        67928330                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      4701848      0.48%      0.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    608061305     61.47%     61.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      4001600      0.40%     62.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      7361813      0.74%     63.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     33213780      3.36%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           16      0.00%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            2      0.00%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1762844      0.18%     66.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     66.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           68      0.00%     66.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       244678      0.02%     66.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     66.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     66.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     66.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     51282662      5.18%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      5798138      0.59%     72.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1328447      0.13%     72.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     50384161      5.09%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt       934552      0.09%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    112718991     11.39%     89.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     63050788      6.37%     95.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     39527637      4.00%     99.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      4877542      0.49%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    989250872                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     78237982                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     72502576                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      5735406                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     58125479                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     20112503                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      5527774                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      5527774                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles               1011103210                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             263356233                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 170772350                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              11645884                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                5808821                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             45399611                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3772                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1176743602                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 16704                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts          1209105181                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         89288963                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       265593758                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       73835430                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.821931                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      444711496                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     321461686                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      423806201                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     226564542                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1213688407                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    653995010                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         339429188                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    521589827                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           52626351                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     354500698                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                11625164                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles               520309                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            70                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        81885                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  88648699                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               4759620                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1462686498                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.816532                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.273566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1272526819     87.00%     87.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  8361808      0.57%     87.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 16066803      1.10%     88.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  8194208      0.56%     89.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 13975769      0.96%     90.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 13329926      0.91%     91.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 12602853      0.86%     91.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  9944753      0.68%     92.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                107683559      7.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1462686498                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             723436920                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.491781                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          101238056                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.068820                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   1101770954                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   5808821                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  121491211                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 23958858                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1159491935                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               677312                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                177281911                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                78320712                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts               2641948                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   2374954                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 16955889                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         128162                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3341960                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      3277685                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              6619645                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1102149697                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1101275241                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 756157376                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1305459552                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.748629                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.579227                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     8034021                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                25035268                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 5597                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              128162                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               10392367                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               289379                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               76331873                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          152246628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             16.646632                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.109958                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7219316      4.74%      4.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19            120684657     79.27%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29             20229680     13.29%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              3461485      2.27%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               474973      0.31%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                29868      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3392      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  469      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  332      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  326      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                368      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                528      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                430      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                562      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1006      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                956      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1089      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1231      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1602      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1852      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2266      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2529      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2470      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               2877      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               3417      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               3734      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               4110      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               4211      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               4556      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               5316      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            97020      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              439                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            152246628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               167507856                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                73835514                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   8586775                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    203208                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19613579194928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                88648716                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       347                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19613579194928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 19613579194928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                5808821                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles               1016415132                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               178719244                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            554                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 174551173                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              87191574                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1169948487                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                389683                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               33914755                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 373013                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               50068307                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             104                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          1843665119                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  3804935186                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1210282838                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 428029413                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1524003840                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                319661120                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      11                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  85397886                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2563352079                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2344029537                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                607699492                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  989250872                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1508                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  88648391.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples 155860202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.028389202336                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        513384                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        513384                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            542065228                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             8322812                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    247147221                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    67928405                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  247147221                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  67928405                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                11452186                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               59114847                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                3485804                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  80408                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2               12373814                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3              142558804                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               88648391                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0               6563990                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 34082                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               8763962                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              52566371                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                175269406                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 48397451                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  8488613                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  2178631                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   617183                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   357981                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   165453                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    80698                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    46954                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    31193                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   20110                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   13422                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    9050                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    6233                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    4470                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    3073                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    2123                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    1454                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     783                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     336                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     207                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     134                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                  287348                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                  309000                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  512045                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  513558                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  513871                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  513827                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  513744                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  513723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  513673                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  513622                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  513603                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  513566                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  513537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  513486                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  513468                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  513476                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  513445                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  513436                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    1127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       513384                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      459.101764                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     422.453777                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-4095        513324     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-8191           21      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-12287           11      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-16383            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-20479            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-24575            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-28671            7      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-32767            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-36863            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-40959            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40960-45055            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::45056-49151            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::53248-57343            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::69632-73727            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         513384                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       513384                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.167584                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.139573                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.974762                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            204581     39.85%     39.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             21382      4.16%     44.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18            284540     55.42%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              2567      0.50%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               314      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         513384                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                732939904                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               6867109263                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             462218813                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               350120148.63538057                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               23566265.41266512                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   19613579288259                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       62250.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   5673497024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data   1103881329                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data     54726135                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 289263727.319445371628                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 56281483.253472656012                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 2790216.637978649698                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     88648391                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data    158498830                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     67928405                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 2323638214814                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 4754670486183                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 485715759207683                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26211.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29998.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   7150407.24                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   5673497024                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data   1193612231                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      6867109255                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   5673497024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   5673497024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    462218813                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    462218813                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      88648391                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data     158498829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        247147220                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     67928405                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        67928405                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       289263727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        60856421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          350120148                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    289263727                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      289263727                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       23566265                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          23566265                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      289263727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       84422686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         373686414                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             235695035                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              8813563                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       7605451                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1      10530671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       9849691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3      79797305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4      14949519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       7212710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       7235992                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7      16424761                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8      33250148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       7034577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      6135956                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      6703611                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      9373623                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      7528542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      6119342                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      5943136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        443057                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        423577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        417995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        395930                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        399115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        529190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        452640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        465309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8       2371067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        396744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       428048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       418655                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       403067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       386685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       467036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       415448                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             2659026794747                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           1178475175000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        7078308700997                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11281.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30031.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits            179771603                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             5545455                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             76.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            62.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     59191542                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   264.371404                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   173.626278                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   274.444951                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127     16628257     28.09%     28.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255     21825994     36.87%     64.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      6872964     11.61%     76.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511      4197871      7.09%     83.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639      2461448      4.16%     87.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767      1391159      2.35%     90.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895      1045530      1.77%     91.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       693404      1.17%     93.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      4074915      6.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     59191542                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead        15084482240                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       564068032                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               769.083607                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                28.759056                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                75.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 19613579194928                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     263237412900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     139914006870                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    1096747554000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    18409963860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1548279389280.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 8739566370030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 171979572960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   11978134269900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    610.706192                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 368628326511                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 654940520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 18590010348417                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     159390182700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      84717895020                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    586114995900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    27596835000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1548279389280.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 8275509036420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 562764696000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   11244373030320                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    573.295313                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1388165261615                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 654940520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 17570473413313                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 19613579194928                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq            245030619                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           245030617                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            65811803                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           65811803                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq      2116602                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp      2116602                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq      2116602                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp      2116602                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port    177296782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total    177296782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    452854468                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total    452854468                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               630151250                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   5673497024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total   5673497024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port   1655831036                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total   1655831036                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               7329328060                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          315075626                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                315075626    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            315075626                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 19613579194928                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        5106592745323                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       6082944696691                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       5410547584188                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                  23.716673                       # Number of seconds simulated (Second)
simTicks                                 23716672895021                       # Number of ticks simulated (Tick)
finalTick                                66087625688052                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4446.34                       # Real time elapsed on the host (Second)
hostTickRate                               5333970326                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8892496                       # Number of bytes of host memory used (Byte)
simInsts                                   2145270364                       # Number of instructions simulated (Count)
simOps                                     3703202549                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   482479                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     832864                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1778794937                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.180823                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.458542                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1522923384                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   120943                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1582413519                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  26460                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             19147698                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          31015537                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1958                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1774896900                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.891552                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.544502                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1121977191     63.21%     63.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 268537567     15.13%     78.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 148070066      8.34%     86.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  88187582      4.97%     91.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  52635695      2.97%     94.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  49195200      2.77%     97.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  30433283      1.71%     99.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  12827932      0.72%     99.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   3032384      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1774896900                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 4947037     66.98%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 128672      1.74%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 448934      6.08%     74.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                330442      4.47%     79.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2310      0.03%     79.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite          1528634     20.70%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     14977320      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1151236289     72.75%     73.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      4287494      0.27%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          6307      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      5394098      0.34%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          252      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           43      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      6433160      0.41%     74.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      4374430      0.28%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     14393561      0.91%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            7      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       257364      0.02%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            3      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            1      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    247883194     15.66%     91.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    105873408      6.69%     98.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     10463653      0.66%     98.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     16832935      1.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1582413519                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.889599                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             7386029                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004668                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4818007524                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1481300314                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1456777867                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 129128896                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 60924607                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         58610387                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1509427999                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     65394229                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    421944                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         1122705                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         3898037                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      194346312                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     123289720                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3714443                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      3466639                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      11060431      7.23%      7.23% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      9653922      6.31%     13.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      1415683      0.92%     14.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    117759983     76.93%     91.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     10327074      6.75%     98.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      2862081      1.87%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      153079174                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        98587      2.74%      2.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       107397      2.99%      5.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          365      0.01%      5.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      2936220     81.68%     87.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       294183      8.18%     95.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       157957      4.39%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3594709                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         1032      0.07%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          512      0.04%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect        51311      3.70%      3.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1194315     86.03%     89.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        38231      2.75%     92.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     92.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       102846      7.41%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1388247                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     10961846      7.33%      7.33% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      9546528      6.39%     13.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect      1415318      0.95%     14.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    114823747     76.81%     91.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     10032891      6.71%     98.19% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.19% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      2704128      1.81%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    149484458                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         1028      0.08%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          335      0.03%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect        51309      3.88%      3.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1130016     85.37%     89.35% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        38147      2.88%     92.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       102816      7.77%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1323651                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     62603178     40.90%     40.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     75346812     49.22%     90.12% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     11060431      7.23%     97.34% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      4068753      2.66%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    153079174                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      1102525     79.42%     79.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       284621     20.50%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         1032      0.07%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           16      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1388194                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         117759983                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     55684041                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1388247                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          76922                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      1103621                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        284626                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            153079174                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               948432                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               102187860                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.667549                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           77177                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         4277764                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            4068753                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           209011                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     11060431      7.23%      7.23% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      9653922      6.31%     13.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      1415683      0.92%     14.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    117759983     76.93%     91.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     10327074      6.75%     98.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      2862081      1.87%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    153079174                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     11060430     21.73%     21.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        38766      0.08%     21.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      1415683      2.78%     24.59% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     35398626     69.56%     94.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       115728      0.23%     94.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      2862081      5.62%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      50891314                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          512      0.05%      0.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       909689     95.92%     95.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        38231      4.03%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       948432                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          512      0.05%      0.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       909689     95.92%     95.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        38231      4.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       948432                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 23716672895021                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      4277764                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      4068753                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       209011                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       154157                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      4431921                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             11168192                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               11168193                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             206349                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               10961846                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            10960818                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              1028                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        19342419                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          118985                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1454792                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1771514120                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.848933                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.834309                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1275734998     72.01%     72.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       171965248      9.71%     81.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2       100232995      5.66%     87.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        84784033      4.79%     92.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        30174746      1.70%     93.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        18186434      1.03%     94.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        23029501      1.30%     96.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        11944204      0.67%     96.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        55461961      3.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1771514120                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       79154                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              10961846                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     14342661      0.95%      0.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1140836733     75.86%     76.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      4236519      0.28%     77.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         6131      0.00%     77.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      5340909      0.36%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          240      0.00%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           42      0.00%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      6433120      0.43%     77.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      4374424      0.29%     78.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     14032944      0.93%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       257360      0.02%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            1      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    186235734     12.38%     91.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    105628457      7.02%     98.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      5340044      0.36%     98.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     16831288      1.12%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1503896613                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      55461961                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            815652934                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1503896613                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      815652934                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1503896613                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.180823                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.458542                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          314035523                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           58144124                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1459783432                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        191575778                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       122459745                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     14342661      0.95%      0.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1140836733     75.86%     76.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      4236519      0.28%     77.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         6131      0.00%     77.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      5340909      0.36%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          240      0.00%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           42      0.00%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      6433120      0.43%     77.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt      4374424      0.29%     78.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     14032944      0.93%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            4      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       257360      0.02%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            1      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     79.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    186235734     12.38%     91.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    105628457      7.02%     98.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      5340044      0.36%     98.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     16831288      1.12%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1503896613                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    149484458                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    134403166                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     15081292                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    114823747                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     34660711                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     10961846                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     10961846                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                991066608                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             549567353                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 184947654                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              47828138                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1487147                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             74882396                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 39391                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1526624757                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 11891                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts          1581991568                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        150550855                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       258305310                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      122697467                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.889361                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      812952251                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     528564247                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       77814506                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      38818542                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1876536947                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1076028938                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         381002777                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    682917418                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          135                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           90475996                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     567835362                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3051798                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles               285788                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        883122                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles       158893                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  94876092                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1098137                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1774896900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.866970                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.298949                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1516078729     85.42%     85.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 21091309      1.19%     86.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 17374412      0.98%     87.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 15531476      0.88%     88.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 18250024      1.03%     89.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 25940363      1.46%     90.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 17222761      0.97%     91.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 16953488      0.96%     92.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                126454338      7.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1774896900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             836074354                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.470023                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          153079174                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.086058                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   1204207836                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1487147                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    8981092                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                111891914                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1523044327                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                17948                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                194346312                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               123289720                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 40525                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     81665                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                106529064                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          32910                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         297543                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1233608                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1531151                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1515904046                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1515388254                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1012605412                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1548799323                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.851918                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.653800                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    35751386                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2770551                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 3412                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               32910                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 829991                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   30                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               60747817                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          191575778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             14.022231                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.014942                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               35716333     18.64%     18.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19            131755281     68.77%     87.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29             19847641     10.36%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              3372431      1.76%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               869231      0.45%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                12147      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2690      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               76                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            191575778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               194373498                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               122754065                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    343183                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     14803                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 23716672895021                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                95032153                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                    156737                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 23716672895021                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 23716672895021                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1487147                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles               1007974580                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               121635331                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3914                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 211152507                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             432643421                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1523729253                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                178151                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2654787                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 905268                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              414387343                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          2586612967                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  5181862974                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1821463080                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  79053215                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2551373856                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 35239060                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     139                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 140                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 282590090                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       3239286771                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3049861345                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                815652934                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1503896613                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    55                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  94876090.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples 149375502.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.037258433644                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         71324                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         71324                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            613901520                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1145324                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    253122436                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                   122516107                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  253122436                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                 122516107                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                10083118                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts              121303833                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       28.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0               35852452                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 386363                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2               19613435                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3              102394096                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               94876090                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0              30347409                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                772968                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2              18880744                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              72514986                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                194788821                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 41912681                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  3892183                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   816001                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   539235                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   397442                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   297984                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   207649                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    90800                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    48343                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   21260                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   14347                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    6891                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    2650                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    2116                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     713                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      89                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      48                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   34607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   36375                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   71254                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   71347                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   71353                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   71343                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   71342                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   71342                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   71339                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   71335                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   71334                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   71333                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   71331                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   71329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   71330                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   71325                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   71325                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   71324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        71324                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     3407.538767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    3958.827296                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023         29482     41.34%     41.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047         6757      9.47%     50.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071         5467      7.67%     58.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095         4686      6.57%     65.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119         6879      9.64%     74.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-6143         7082      9.93%     84.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167          886      1.24%     85.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191         1727      2.42%     88.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215          290      0.41%     88.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-10239          580      0.81%     89.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-11263         1176      1.65%     91.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287         1217      1.71%     92.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-13311         2556      3.58%     96.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-14335          874      1.23%     97.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-15359         1543      2.16%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15360-16383          109      0.15%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-17407            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17408-18431            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-19455            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-21503            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-23551            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::25600-26623            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          71324                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        71324                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.996719                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.967867                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.990223                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             34967     49.03%     49.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1738      2.44%     51.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             34509     48.38%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               106      0.15%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          71324                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                645319552                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               7005014860                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             687531773                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               295362460.45163482                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               28989385.48603662                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   23716672748358                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       63136.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   6072069760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    866473175                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      6102713                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 256025361.857343435287                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 36534347.749169513583                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 257317.416612900357                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     94876090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data    158246346                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data    122516107                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 2516374823066                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 4079578164888                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 668876110997735                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26522.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25779.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   5459495.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   6072069760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    932945108                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      7005014868                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   6072069760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   6072069760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    687531773                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    687531773                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      94876090                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data     158246347                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        253122437                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data    122516107                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total       122516107                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       256025362                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        39337099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          295362461                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    256025362                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      256025362                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       28989385                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          28989385                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      256025362                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       68326484                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         324351846                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             243039318                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1212274                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       8419852                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1      19662654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2      26441506                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       2256944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       7323423                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       4297677                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       2232206                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7      45624724                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8      60512756                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       3478836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      5450629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11     18346387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      7053144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      1632925                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      8313617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15     21992038                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         43189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         46542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         44464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         46525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         46364                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         75692                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         46727                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         50289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        490759                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         48122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        44636                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        47332                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        47020                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        43402                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        45696                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        45515                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             2038965775454                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           1215196590000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        6595952987954                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8389.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27139.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits            203173584                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1092147                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     39985858                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   390.940727                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   237.725588                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   365.449727                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      9790119     24.48%     24.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255     10932910     27.34%     51.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      4373175     10.94%     62.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511      2521502      6.31%     69.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639      1244672      3.11%     72.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767      1460904      3.65%     75.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895      1488782      3.72%     79.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       633361      1.58%     81.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      7540433     18.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     39985858                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead        15554516352                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        77585536                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               655.847320                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.271350                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.12                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 23716672895021                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     128080190280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      68076231795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    830089160040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2086914240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1872173771520.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 10000782224040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 685491045120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   13586779537035                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    572.878818                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1655833889964                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 791951680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 21268887325057                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     157418857260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      83670099315                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    905211570480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     4241156040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1872173771520.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 10038539277690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 653695631520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   13714950363825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    578.283068                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1592875866247                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 791951680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 21331845348774                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 23716672895021                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq            253082859                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           253082863                       # Transaction distribution (Count)
system.membus.transDist::WriteReq           122476530                       # Transaction distribution (Count)
system.membus.transDist::WriteResp          122476530                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq        39577                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp        39577                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq        39577                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp        39577                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port    189752181                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total    189752181                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    561524909                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total    561524909                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               751277090                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   6072069824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total   6072069824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port   1620476897                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total   1620476897                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               7692546721                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          375638543                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                375638543    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            375638543                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 23716672895021                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        6641895948450                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       6475500201803                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       6290246690310                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
