library ieee;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;


entity ROM12 is
	port (

			clock		: IN STD_LOGIC  := '1';

			address1		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q1		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address2		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q2		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address3		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q3		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address4		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q4		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address5		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q5		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address6		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q6		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address7		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q7		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address8		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q8		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address9		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q9		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address10		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q10		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address11		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q11		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
			address12		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
			q12		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0)
			);
end entity;




architecture BEH of ROM12 is
subtype INT12 is  integer range 0 to 4095 ;
type MEM is array(0 to 4095) of INT12;

begin
		process (clock)
		variable ROM : MEM := (0,1,2,3,others=>0);
		begin
			if (rising_edge(clock)) then
				q1<=conv_std_logic_vector (   ROM(conv_integer(address1))  , 12   );
				q2<=conv_std_logic_vector (   ROM(conv_integer(address2))  , 12   );
				q3<=conv_std_logic_vector (   ROM(conv_integer(address3))  , 12   );
				q4<=conv_std_logic_vector (   ROM(conv_integer(address4))  , 12   );
				q5<=conv_std_logic_vector (   ROM(conv_integer(address5))  , 12   );
				q6<=conv_std_logic_vector (   ROM(conv_integer(address6))  , 12   );
				q7<=conv_std_logic_vector (   ROM(conv_integer(address7))  , 12   );
				q8<=conv_std_logic_vector (   ROM(conv_integer(address8))  , 12   );
				q9<=conv_std_logic_vector (   ROM(conv_integer(address9))  , 12   );
				q10<=conv_std_logic_vector (   ROM(conv_integer(address10))  , 12   );
				q11<=conv_std_logic_vector (   ROM(conv_integer(address11))  , 12   );
				q12<=conv_std_logic_vector (   ROM(conv_integer(address12))  , 12   );
			end if;
		end process;

end BEH;