#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x156716bd0 .scope module, "cpu" "cpu" 2 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_0x148040568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000012e4af0 .functor XNOR 1, v0x600000be4750_0, L_0x148040568, C4<0>, C4<0>;
v0x600000beb7b0_0 .net "ALUInA", 31 0, L_0x6000008ed720;  1 drivers
v0x600000beb840_0 .net "ALUInB", 31 0, L_0x6000008ed9a0;  1 drivers
v0x600000beb8d0_0 .net "ALUOp", 3 0, v0x600000beff00_0;  1 drivers
v0x600000beb960_0 .net "ALUOut", 31 0, L_0x6000008ee3a0;  1 drivers
v0x600000beb9f0_0 .net "ALUSrc", 0 0, v0x600000be8120_0;  1 drivers
v0x600000beba80_0 .net "ALUcntrl", 1 0, v0x600000be81b0_0;  1 drivers
v0x600000bebb10_0 .net "Bne", 0 0, v0x600000be8240_0;  1 drivers
v0x600000bebba0_0 .net "Branch", 0 0, v0x600000be82d0_0;  1 drivers
v0x600000bebc30_0 .net "DMemOut", 31 0, L_0x6000008ee8a0;  1 drivers
v0x600000bebcc0_0 .var "EXMEM_ALUOut", 31 0;
v0x600000bebd50_0 .var "EXMEM_Branch", 0 0;
v0x600000bebde0_0 .var "EXMEM_MemRead", 0 0;
v0x600000bebe70_0 .var "EXMEM_MemToReg", 0 0;
v0x600000bebf00_0 .var "EXMEM_MemWrite", 0 0;
v0x600000be4000_0 .var "EXMEM_MemWriteData", 31 0;
v0x600000be4090_0 .var "EXMEM_RegWrite", 0 0;
v0x600000be4120_0 .var "EXMEM_RegWriteAddr", 4 0;
v0x600000be41b0_0 .var "EXMEM_Zero", 0 0;
v0x600000be4240_0 .var "EXMEM_instr_rd", 4 0;
v0x600000be42d0_0 .net "ForwardA", 1 0, v0x600000befba0_0;  1 drivers
v0x600000be4360_0 .net "ForwardB", 1 0, v0x600000befc30_0;  1 drivers
v0x600000be43f0_0 .var "IDEX_ALUSrc", 0 0;
v0x600000be4480_0 .var "IDEX_ALUcntrl", 1 0;
v0x600000be4510_0 .var "IDEX_Branch", 0 0;
v0x600000be45a0_0 .var "IDEX_MemRead", 0 0;
v0x600000be4630_0 .var "IDEX_MemToReg", 0 0;
v0x600000be46c0_0 .var "IDEX_MemWrite", 0 0;
v0x600000be4750_0 .var "IDEX_RegDst", 0 0;
v0x600000be47e0_0 .var "IDEX_RegWrite", 0 0;
v0x600000be4870_0 .var "IDEX_instr_rd", 4 0;
v0x600000be4900_0 .var "IDEX_instr_rs", 4 0;
v0x600000be4990_0 .var "IDEX_instr_rt", 4 0;
v0x600000be4a20_0 .var "IDEX_rdA", 31 0;
v0x600000be4ab0_0 .var "IDEX_rdB", 31 0;
v0x600000be4b40_0 .var "IDEX_signExtend", 31 0;
v0x600000be4bd0_0 .var "IFID_PCplus4", 31 0;
v0x600000be4c60_0 .var "IFID_instr", 31 0;
v0x600000be4cf0_0 .var "MEMWB_ALUOut", 31 0;
v0x600000be4d80_0 .var "MEMWB_DMemOut", 31 0;
v0x600000be4e10_0 .var "MEMWB_MemToReg", 0 0;
v0x600000be4ea0_0 .var "MEMWB_RegWrite", 0 0;
v0x600000be4f30_0 .var "MEMWB_RegWriteAddr", 4 0;
v0x600000be4fc0_0 .var "MEMWB_instr_rd", 4 0;
v0x600000be5050_0 .net "MemRead", 0 0, v0x600000be8360_0;  1 drivers
v0x600000be50e0_0 .net "MemToReg", 0 0, v0x600000be83f0_0;  1 drivers
v0x600000be5170_0 .net "MemWrite", 0 0, v0x600000be8480_0;  1 drivers
v0x600000be5200_0 .var "PC", 31 0;
v0x600000be5290_0 .net "RegDst", 0 0, v0x600000be8510_0;  1 drivers
v0x600000be5320_0 .net "RegWrite", 0 0, v0x600000be85a0_0;  1 drivers
v0x600000be53b0_0 .net "RegWriteAddr", 4 0, L_0x6000008ee4e0;  1 drivers
v0x600000be5440_0 .net "Zero", 0 0, L_0x6000008ee440;  1 drivers
v0x600000be54d0_0 .net *"_ivl_19", 0 0, L_0x6000008ed0e0;  1 drivers
v0x600000be5560_0 .net *"_ivl_20", 15 0, L_0x6000008ed180;  1 drivers
v0x600000be55f0_0 .net *"_ivl_25", 0 0, L_0x6000008ed540;  1 drivers
v0x600000be5680_0 .net *"_ivl_27", 0 0, L_0x6000008ed5e0;  1 drivers
v0x600000be5710_0 .net *"_ivl_28", 31 0, L_0x6000008ed680;  1 drivers
v0x600000be57a0_0 .net *"_ivl_33", 0 0, L_0x6000008ed7c0;  1 drivers
v0x600000be5830_0 .net *"_ivl_35", 0 0, L_0x6000008ed860;  1 drivers
v0x600000be58c0_0 .net *"_ivl_36", 31 0, L_0x6000008ed900;  1 drivers
v0x600000be5950_0 .net/2u *"_ivl_40", 0 0, L_0x148040568;  1 drivers
v0x600000be59e0_0 .net *"_ivl_42", 0 0, L_0x6000012e4af0;  1 drivers
o0x148008a00 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000be5a70_0 .net "clock", 0 0, o0x148008a00;  0 drivers
v0x600000be5b00_0 .net "func", 5 0, L_0x6000008ecd20;  1 drivers
v0x600000be5b90_0 .net "imm", 15 0, L_0x6000008ed040;  1 drivers
v0x600000be5c20_0 .net "instr", 31 0, L_0x6000008ecbe0;  1 drivers
v0x600000be5cb0_0 .net "instr_rd", 4 0, L_0x6000008ec280;  1 drivers
v0x600000be5d40_0 .net "instr_rs", 4 0, L_0x6000008ecdc0;  1 drivers
v0x600000be5dd0_0 .net "instr_rt", 4 0, L_0x6000008ece60;  1 drivers
v0x600000be5e60_0 .net "opcode", 5 0, L_0x6000008ecc80;  1 drivers
v0x600000be5ef0_0 .net "rdA", 31 0, L_0x6000012e4850;  1 drivers
v0x600000be5f80_0 .net "rdB", 31 0, L_0x6000012e48c0;  1 drivers
o0x148008ac0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000be6010_0 .net "reset", 0 0, o0x148008ac0;  0 drivers
v0x600000be60a0_0 .net "signExtend", 31 0, L_0x6000008ed220;  1 drivers
v0x600000be6130_0 .net "wRegData", 31 0, L_0x6000008ee940;  1 drivers
E_0x6000037fae80/0 .event negedge, v0x600000be8fc0_0;
E_0x6000037fae80/1 .event posedge, v0x600000be8cf0_0;
E_0x6000037fae80 .event/or E_0x6000037fae80/0, E_0x6000037fae80/1;
L_0x6000008ecc80 .part v0x600000be4c60_0, 26, 6;
L_0x6000008ecd20 .part v0x600000be4c60_0, 0, 6;
L_0x6000008ecdc0 .part v0x600000be4c60_0, 21, 5;
L_0x6000008ece60 .part v0x600000be4c60_0, 16, 5;
L_0x6000008ec280 .part v0x600000be4c60_0, 11, 5;
L_0x6000008ed040 .part v0x600000be4c60_0, 0, 16;
L_0x6000008ed0e0 .part L_0x6000008ed040, 15, 1;
LS_0x6000008ed180_0_0 .concat [ 1 1 1 1], L_0x6000008ed0e0, L_0x6000008ed0e0, L_0x6000008ed0e0, L_0x6000008ed0e0;
LS_0x6000008ed180_0_4 .concat [ 1 1 1 1], L_0x6000008ed0e0, L_0x6000008ed0e0, L_0x6000008ed0e0, L_0x6000008ed0e0;
LS_0x6000008ed180_0_8 .concat [ 1 1 1 1], L_0x6000008ed0e0, L_0x6000008ed0e0, L_0x6000008ed0e0, L_0x6000008ed0e0;
LS_0x6000008ed180_0_12 .concat [ 1 1 1 1], L_0x6000008ed0e0, L_0x6000008ed0e0, L_0x6000008ed0e0, L_0x6000008ed0e0;
L_0x6000008ed180 .concat [ 4 4 4 4], LS_0x6000008ed180_0_0, LS_0x6000008ed180_0_4, LS_0x6000008ed180_0_8, LS_0x6000008ed180_0_12;
L_0x6000008ed220 .concat [ 16 16 0 0], L_0x6000008ed040, L_0x6000008ed180;
L_0x6000008ed540 .part v0x600000befba0_0, 1, 1;
L_0x6000008ed5e0 .part v0x600000befba0_0, 0, 1;
L_0x6000008ed680 .functor MUXZ 32, v0x600000be4a20_0, v0x600000bebcc0_0, L_0x6000008ed5e0, C4<>;
L_0x6000008ed720 .functor MUXZ 32, L_0x6000008ed680, L_0x6000008ee940, L_0x6000008ed540, C4<>;
L_0x6000008ed7c0 .part v0x600000befba0_0, 1, 1;
L_0x6000008ed860 .part v0x600000befba0_0, 0, 1;
L_0x6000008ed900 .functor MUXZ 32, v0x600000be4ab0_0, v0x600000bebcc0_0, L_0x6000008ed860, C4<>;
L_0x6000008ed9a0 .functor MUXZ 32, L_0x6000008ed900, L_0x6000008ee940, L_0x6000008ed7c0, C4<>;
L_0x6000008ee4e0 .functor MUXZ 5, v0x600000be4870_0, v0x600000be4990_0, L_0x6000012e4af0, C4<>;
L_0x6000008ee580 .part v0x600000be4b40_0, 0, 6;
L_0x6000008ee940 .functor MUXZ 32, v0x600000be4cf0_0, v0x600000be4d80_0, v0x600000be4e10_0, C4<>;
S_0x156704080 .scope module, "Forward_Unit" "Forwarding" 2 184, 3 110 0, S_0x156716bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "ForwardA";
    .port_info 1 /OUTPUT 2 "ForwardB";
    .port_info 2 /INPUT 1 "EXMEM_RegWrite";
    .port_info 3 /INPUT 5 "IDEX_instr_rd";
    .port_info 4 /INPUT 5 "IDEX_instr_rs";
    .port_info 5 /INPUT 5 "IDEX_instr_rt";
    .port_info 6 /INPUT 5 "EXMEM_instr_rd";
    .port_info 7 /INPUT 5 "MEMWB_instr_rd";
v0x600000befa80_0 .net "EXMEM_RegWrite", 0 0, v0x600000be4090_0;  1 drivers
v0x600000befb10_0 .net "EXMEM_instr_rd", 4 0, v0x600000be4240_0;  1 drivers
v0x600000befba0_0 .var "ForwardA", 1 0;
v0x600000befc30_0 .var "ForwardB", 1 0;
v0x600000befcc0_0 .net "IDEX_instr_rd", 4 0, v0x600000be4870_0;  1 drivers
v0x600000befd50_0 .net "IDEX_instr_rs", 4 0, v0x600000be4900_0;  1 drivers
v0x600000befde0_0 .net "IDEX_instr_rt", 4 0, v0x600000be4990_0;  1 drivers
v0x600000befe70_0 .net "MEMWB_instr_rd", 4 0, v0x600000be4fc0_0;  1 drivers
E_0x6000037faeb0/0 .event edge, v0x600000befa80_0, v0x600000befcc0_0, v0x600000befd50_0, v0x600000befb10_0;
E_0x6000037faeb0/1 .event edge, v0x600000befde0_0, v0x600000befe70_0;
E_0x6000037faeb0 .event/or E_0x6000037faeb0/0, E_0x6000037faeb0/1;
S_0x1567041f0 .scope module, "control_alu" "control_alu" 2 180, 3 138 0, S_0x156716bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "ALUOp";
    .port_info 1 /INPUT 2 "ALUcntrl";
    .port_info 2 /INPUT 6 "func";
v0x600000beff00_0 .var "ALUOp", 3 0;
v0x600000be8000_0 .net "ALUcntrl", 1 0, v0x600000be4480_0;  1 drivers
v0x600000be8090_0 .net "func", 5 0, L_0x6000008ee580;  1 drivers
E_0x6000037faf10 .event edge, v0x600000be8090_0, v0x600000be8000_0;
S_0x156706a80 .scope module, "control_main" "control_main" 2 123, 3 5 0, S_0x156716bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "RegDst";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUcntrl";
    .port_info 8 /INPUT 6 "opcode";
    .port_info 9 /OUTPUT 1 "Bne";
v0x600000be8120_0 .var "ALUSrc", 0 0;
v0x600000be81b0_0 .var "ALUcntrl", 1 0;
v0x600000be8240_0 .var "Bne", 0 0;
v0x600000be82d0_0 .var "Branch", 0 0;
v0x600000be8360_0 .var "MemRead", 0 0;
v0x600000be83f0_0 .var "MemToReg", 0 0;
v0x600000be8480_0 .var "MemWrite", 0 0;
v0x600000be8510_0 .var "RegDst", 0 0;
v0x600000be85a0_0 .var "RegWrite", 0 0;
v0x600000be8630_0 .net "opcode", 5 0, L_0x6000008ecc80;  alias, 1 drivers
E_0x6000037faf40 .event edge, v0x600000be8630_0;
S_0x156706bf0 .scope module, "cpu_DMem" "Memory" 2 199, 4 33 0, S_0x156716bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_0x1480405b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000012e4b60 .functor XNOR 1, v0x600000bebf00_0, L_0x1480405b0, C4<0>, C4<0>;
L_0x1480405f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000012e4bd0 .functor XNOR 1, v0x600000bebde0_0, L_0x1480405f8, C4<0>, C4<0>;
L_0x6000012e4c40 .functor AND 1, L_0x6000012e4b60, L_0x6000012e4bd0, C4<1>, C4<1>;
v0x600000be86c0_0 .net/2u *"_ivl_0", 0 0, L_0x1480405b0;  1 drivers
v0x600000be8750_0 .net *"_ivl_10", 31 0, L_0x6000008ee6c0;  1 drivers
v0x600000be87e0_0 .net *"_ivl_13", 9 0, L_0x6000008ee760;  1 drivers
v0x600000be8870_0 .net *"_ivl_14", 13 0, L_0x6000008ee800;  1 drivers
L_0x148040640 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000be8900_0 .net *"_ivl_17", 3 0, L_0x148040640;  1 drivers
L_0x148040688 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000be8990_0 .net *"_ivl_18", 31 0, L_0x148040688;  1 drivers
v0x600000be8a20_0 .net *"_ivl_2", 0 0, L_0x6000012e4b60;  1 drivers
v0x600000be8ab0_0 .net/2u *"_ivl_4", 0 0, L_0x1480405f8;  1 drivers
v0x600000be8b40_0 .net *"_ivl_6", 0 0, L_0x6000012e4bd0;  1 drivers
v0x600000be8bd0_0 .net *"_ivl_9", 0 0, L_0x6000012e4c40;  1 drivers
v0x600000be8c60_0 .net "addr", 31 0, v0x600000bebcc0_0;  1 drivers
v0x600000be8cf0_0 .net "clock", 0 0, o0x148008a00;  alias, 0 drivers
v0x600000be8d80 .array "data", 0 4095, 31 0;
v0x600000be8e10_0 .net "din", 31 0, v0x600000be4000_0;  1 drivers
v0x600000be8ea0_0 .net "dout", 31 0, L_0x6000008ee8a0;  alias, 1 drivers
v0x600000be8f30_0 .net "ren", 0 0, v0x600000bebde0_0;  1 drivers
v0x600000be8fc0_0 .net "reset", 0 0, o0x148008ac0;  alias, 0 drivers
v0x600000be9050_0 .net "wen", 0 0, v0x600000bebf00_0;  1 drivers
E_0x6000037faf70 .event negedge, v0x600000be8cf0_0;
E_0x6000037fafa0 .event posedge, v0x600000be9050_0, v0x600000be8f30_0;
E_0x6000037fa160 .event edge, v0x600000be9050_0, v0x600000be8f30_0;
L_0x6000008ee6c0 .array/port v0x600000be8d80, L_0x6000008ee800;
L_0x6000008ee760 .part v0x600000bebcc0_0, 0, 10;
L_0x6000008ee800 .concat [ 10 4 0 0], L_0x6000008ee760, L_0x148040640;
L_0x6000008ee8a0 .functor MUXZ 32, L_0x148040688, L_0x6000008ee6c0, L_0x6000012e4c40, C4<>;
S_0x156707f80 .scope module, "cpu_IMem" "Memory" 2 67, 4 33 0, S_0x156716bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_0x148040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x148040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000012e4700 .functor XNOR 1, L_0x148040178, L_0x148040010, C4<0>, C4<0>;
L_0x148040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x148040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000012e4770 .functor XNOR 1, L_0x148040130, L_0x148040058, C4<0>, C4<0>;
L_0x6000012e47e0 .functor AND 1, L_0x6000012e4700, L_0x6000012e4770, C4<1>, C4<1>;
v0x600000be90e0_0 .net/2u *"_ivl_0", 0 0, L_0x148040010;  1 drivers
v0x600000be9170_0 .net *"_ivl_10", 31 0, L_0x6000008eca00;  1 drivers
v0x600000be9200_0 .net *"_ivl_13", 9 0, L_0x6000008ecaa0;  1 drivers
v0x600000be9290_0 .net *"_ivl_14", 13 0, L_0x6000008ecb40;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000be9320_0 .net *"_ivl_17", 3 0, L_0x1480400a0;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000be93b0_0 .net *"_ivl_18", 31 0, L_0x1480400e8;  1 drivers
v0x600000be9440_0 .net *"_ivl_2", 0 0, L_0x6000012e4700;  1 drivers
v0x600000be94d0_0 .net/2u *"_ivl_4", 0 0, L_0x148040058;  1 drivers
v0x600000be9560_0 .net *"_ivl_6", 0 0, L_0x6000012e4770;  1 drivers
v0x600000be95f0_0 .net *"_ivl_9", 0 0, L_0x6000012e47e0;  1 drivers
v0x600000be9680_0 .net "addr", 31 0, v0x600000be5200_0;  1 drivers
v0x600000be9710_0 .net "clock", 0 0, o0x148008a00;  alias, 0 drivers
v0x600000be97a0 .array "data", 0 4095, 31 0;
L_0x1480401c0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000be9830_0 .net "din", 31 0, L_0x1480401c0;  1 drivers
v0x600000be98c0_0 .net "dout", 31 0, L_0x6000008ecbe0;  alias, 1 drivers
v0x600000be9950_0 .net "ren", 0 0, L_0x148040130;  1 drivers
v0x600000be99e0_0 .net "reset", 0 0, o0x148008ac0;  alias, 0 drivers
v0x600000be9a70_0 .net "wen", 0 0, L_0x148040178;  1 drivers
E_0x6000037fadc0 .event posedge, v0x600000be9a70_0, v0x600000be9950_0;
E_0x6000037fa2e0 .event edge, v0x600000be9a70_0, v0x600000be9950_0;
L_0x6000008eca00 .array/port v0x600000be97a0, L_0x6000008ecb40;
L_0x6000008ecaa0 .part v0x600000be5200_0, 0, 10;
L_0x6000008ecb40 .concat [ 10 4 0 0], L_0x6000008ecaa0, L_0x1480400a0;
L_0x6000008ecbe0 .functor MUXZ 32, L_0x1480400e8, L_0x6000008eca00, L_0x6000012e47e0, C4<>;
S_0x1567080f0 .scope module, "cpu_alu" "ALU" 2 146, 4 11 0, S_0x156716bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 32 "inA";
    .port_info 3 /INPUT 32 "inB";
    .port_info 4 /INPUT 4 "op";
P_0x600002ce3e00 .param/l "N" 0 4 11, +C4<00000000000000000000000000100000>;
L_0x6000012e4930 .functor AND 32, L_0x6000008ed720, L_0x6000008ed9a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x6000012e49a0 .functor OR 32, L_0x6000008ed720, L_0x6000008ed9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000012e4a10 .functor OR 32, L_0x6000008ed720, L_0x6000008ed9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000012e4a80 .functor NOT 32, L_0x6000012e4a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148040298 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000be9b00_0 .net/2u *"_ivl_0", 3 0, L_0x148040298;  1 drivers
v0x600000be9b90_0 .net *"_ivl_10", 31 0, L_0x6000012e49a0;  1 drivers
L_0x148040328 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000be9c20_0 .net/2u *"_ivl_12", 3 0, L_0x148040328;  1 drivers
v0x600000be9cb0_0 .net *"_ivl_14", 0 0, L_0x6000008edb80;  1 drivers
v0x600000be9d40_0 .net *"_ivl_16", 31 0, L_0x6000008edc20;  1 drivers
L_0x148040370 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x600000be9dd0_0 .net/2u *"_ivl_18", 3 0, L_0x148040370;  1 drivers
v0x600000be9e60_0 .net *"_ivl_2", 0 0, L_0x6000008eda40;  1 drivers
v0x600000be9ef0_0 .net *"_ivl_20", 0 0, L_0x6000008edcc0;  1 drivers
v0x600000be9f80_0 .net *"_ivl_22", 31 0, L_0x6000008edd60;  1 drivers
L_0x1480403b8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x600000bea010_0 .net/2u *"_ivl_24", 3 0, L_0x1480403b8;  1 drivers
v0x600000bea0a0_0 .net *"_ivl_26", 0 0, L_0x6000008ede00;  1 drivers
v0x600000bea130_0 .net *"_ivl_28", 0 0, L_0x6000008edea0;  1 drivers
L_0x148040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600000bea1c0_0 .net/2u *"_ivl_30", 31 0, L_0x148040400;  1 drivers
L_0x148040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bea250_0 .net/2u *"_ivl_32", 31 0, L_0x148040448;  1 drivers
v0x600000bea2e0_0 .net *"_ivl_34", 31 0, L_0x6000008edf40;  1 drivers
L_0x148040490 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x600000bea370_0 .net/2u *"_ivl_36", 3 0, L_0x148040490;  1 drivers
v0x600000bea400_0 .net *"_ivl_38", 0 0, L_0x6000008edfe0;  1 drivers
v0x600000bea490_0 .net *"_ivl_4", 31 0, L_0x6000012e4930;  1 drivers
v0x600000bea520_0 .net *"_ivl_40", 31 0, L_0x6000012e4a10;  1 drivers
v0x600000bea5b0_0 .net *"_ivl_42", 31 0, L_0x6000012e4a80;  1 drivers
L_0x1480404d8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000bea640_0 .net *"_ivl_44", 31 0, L_0x1480404d8;  1 drivers
v0x600000bea6d0_0 .net *"_ivl_46", 31 0, L_0x6000008ee080;  1 drivers
v0x600000bea760_0 .net *"_ivl_48", 31 0, L_0x6000008ee120;  1 drivers
v0x600000bea7f0_0 .net *"_ivl_50", 31 0, L_0x6000008ee1c0;  1 drivers
v0x600000bea880_0 .net *"_ivl_52", 31 0, L_0x6000008ee260;  1 drivers
v0x600000bea910_0 .net *"_ivl_54", 31 0, L_0x6000008ee300;  1 drivers
L_0x148040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bea9a0_0 .net/2u *"_ivl_58", 31 0, L_0x148040520;  1 drivers
L_0x1480402e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600000beaa30_0 .net/2u *"_ivl_6", 3 0, L_0x1480402e0;  1 drivers
v0x600000beaac0_0 .net *"_ivl_8", 0 0, L_0x6000008edae0;  1 drivers
v0x600000beab50_0 .net "inA", 31 0, L_0x6000008ed720;  alias, 1 drivers
v0x600000beabe0_0 .net "inB", 31 0, L_0x6000008ed9a0;  alias, 1 drivers
v0x600000beac70_0 .net "op", 3 0, v0x600000beff00_0;  alias, 1 drivers
v0x600000bead00_0 .net "out", 31 0, L_0x6000008ee3a0;  alias, 1 drivers
v0x600000bead90_0 .net "zero", 0 0, L_0x6000008ee440;  alias, 1 drivers
L_0x6000008eda40 .cmp/eq 4, v0x600000beff00_0, L_0x148040298;
L_0x6000008edae0 .cmp/eq 4, v0x600000beff00_0, L_0x1480402e0;
L_0x6000008edb80 .cmp/eq 4, v0x600000beff00_0, L_0x148040328;
L_0x6000008edc20 .arith/sum 32, L_0x6000008ed720, L_0x6000008ed9a0;
L_0x6000008edcc0 .cmp/eq 4, v0x600000beff00_0, L_0x148040370;
L_0x6000008edd60 .arith/sub 32, L_0x6000008ed720, L_0x6000008ed9a0;
L_0x6000008ede00 .cmp/eq 4, v0x600000beff00_0, L_0x1480403b8;
L_0x6000008edea0 .cmp/gt 32, L_0x6000008ed9a0, L_0x6000008ed720;
L_0x6000008edf40 .functor MUXZ 32, L_0x148040448, L_0x148040400, L_0x6000008edea0, C4<>;
L_0x6000008edfe0 .cmp/eq 4, v0x600000beff00_0, L_0x148040490;
L_0x6000008ee080 .functor MUXZ 32, L_0x1480404d8, L_0x6000012e4a80, L_0x6000008edfe0, C4<>;
L_0x6000008ee120 .functor MUXZ 32, L_0x6000008ee080, L_0x6000008edf40, L_0x6000008ede00, C4<>;
L_0x6000008ee1c0 .functor MUXZ 32, L_0x6000008ee120, L_0x6000008edd60, L_0x6000008edcc0, C4<>;
L_0x6000008ee260 .functor MUXZ 32, L_0x6000008ee1c0, L_0x6000008edc20, L_0x6000008edb80, C4<>;
L_0x6000008ee300 .functor MUXZ 32, L_0x6000008ee260, L_0x6000012e49a0, L_0x6000008edae0, C4<>;
L_0x6000008ee3a0 .functor MUXZ 32, L_0x6000008ee300, L_0x6000012e4930, L_0x6000008eda40, C4<>;
L_0x6000008ee440 .cmp/eq 32, L_0x6000008ee3a0, L_0x148040520;
S_0x156707aa0 .scope module, "cpu_regs" "RegFile" 2 81, 4 66 0, S_0x156716bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_0x6000012e4850 .functor BUFZ 32, L_0x6000008ed2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000012e48c0 .functor BUFZ 32, L_0x6000008ed400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000beae20_0 .net *"_ivl_0", 31 0, L_0x6000008ed2c0;  1 drivers
v0x600000beaeb0_0 .net *"_ivl_10", 6 0, L_0x6000008ed4a0;  1 drivers
L_0x148040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000beaf40_0 .net *"_ivl_13", 1 0, L_0x148040250;  1 drivers
v0x600000beafd0_0 .net *"_ivl_2", 6 0, L_0x6000008ed360;  1 drivers
L_0x148040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000beb060_0 .net *"_ivl_5", 1 0, L_0x148040208;  1 drivers
v0x600000beb0f0_0 .net *"_ivl_8", 31 0, L_0x6000008ed400;  1 drivers
v0x600000beb180_0 .net "clock", 0 0, o0x148008a00;  alias, 0 drivers
v0x600000beb210 .array "data", 0 31, 31 0;
v0x600000beb2a0_0 .var/i "i", 31 0;
v0x600000beb330_0 .net "raA", 4 0, L_0x6000008ecdc0;  alias, 1 drivers
v0x600000beb3c0_0 .net "raB", 4 0, L_0x6000008ece60;  alias, 1 drivers
v0x600000beb450_0 .net "rdA", 31 0, L_0x6000012e4850;  alias, 1 drivers
v0x600000beb4e0_0 .net "rdB", 31 0, L_0x6000012e48c0;  alias, 1 drivers
v0x600000beb570_0 .net "reset", 0 0, o0x148008ac0;  alias, 0 drivers
v0x600000beb600_0 .net "wa", 4 0, v0x600000be4f30_0;  1 drivers
v0x600000beb690_0 .net "wd", 31 0, L_0x6000008ee940;  alias, 1 drivers
v0x600000beb720_0 .net "wen", 0 0, v0x600000be4ea0_0;  1 drivers
E_0x6000037fad90 .event negedge, v0x600000be8fc0_0, v0x600000be8cf0_0;
L_0x6000008ed2c0 .array/port v0x600000beb210, L_0x6000008ed360;
L_0x6000008ed360 .concat [ 5 2 0 0], L_0x6000008ecdc0, L_0x148040208;
L_0x6000008ed400 .array/port v0x600000beb210, L_0x6000008ed4a0;
L_0x6000008ed4a0 .concat [ 5 2 0 0], L_0x6000008ece60, L_0x148040250;
    .scope S_0x156707f80;
T_0 ;
    %wait E_0x6000037fa2e0;
    %load/vec4 v0x600000be9950_0;
    %load/vec4 v0x600000be9a70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 4 44 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x156707f80;
T_1 ;
    %wait E_0x6000037fadc0;
    %load/vec4 v0x600000be9680_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 4 48 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x156707f80;
T_2 ;
    %wait E_0x6000037faf70;
    %load/vec4 v0x600000be99e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000be9a70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000be9950_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600000be9830_0;
    %load/vec4 v0x600000be9680_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x600000be97a0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x156707aa0;
T_3 ;
    %wait E_0x6000037fad90;
    %load/vec4 v0x600000beb570_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000beb2a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600000beb2a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x600000beb2a0_0;
    %ix/getv/s 4, v0x600000beb2a0_0;
    %store/vec4a v0x600000beb210, 4, 0;
    %load/vec4 v0x600000beb2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000beb2a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000beb720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000beb600_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600000beb690_0;
    %load/vec4 v0x600000beb600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000beb210, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x156706a80;
T_4 ;
    %wait E_0x6000037faf40;
    %load/vec4 v0x600000be8630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600000be8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be83f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600000be81b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8480_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600000be8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be85a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8240_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be83f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000be81b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be85a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8240_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be83f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000be81b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be8120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be85a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8240_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be82d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be8360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be83f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000be81b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be8120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be85a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8240_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600000be8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8360_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600000be83f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000be81b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be8480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be85a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8240_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600000be8510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000be82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be83f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000be81b0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600000be8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be85a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000be8240_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1567041f0;
T_5 ;
    %wait E_0x6000037faf10;
    %load/vec4 v0x600000be8000_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x600000be8090_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600000beff00_0, 0, 4;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x156704080;
T_6 ;
    %wait E_0x6000037faeb0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %assign/vec4 v0x600000befc30_0, 0;
    %assign/vec4 v0x600000befba0_0, 0;
    %load/vec4 v0x600000befa80_0;
    %load/vec4 v0x600000befcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000befd50_0;
    %load/vec4 v0x600000befb10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600000befba0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000befa80_0;
    %load/vec4 v0x600000befcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000befde0_0;
    %load/vec4 v0x600000befb10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600000befc30_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x600000befa80_0;
    %load/vec4 v0x600000befcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000befd50_0;
    %load/vec4 v0x600000befe70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000befba0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x600000befa80_0;
    %load/vec4 v0x600000befcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000befde0_0;
    %load/vec4 v0x600000befe70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000befc30_0, 0;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x156706bf0;
T_7 ;
    %wait E_0x6000037fa160;
    %load/vec4 v0x600000be8f30_0;
    %load/vec4 v0x600000be9050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 4 44 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x156706bf0;
T_8 ;
    %wait E_0x6000037fafa0;
    %load/vec4 v0x600000be8c60_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 4 48 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x156706bf0;
T_9 ;
    %wait E_0x6000037faf70;
    %load/vec4 v0x600000be8fc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000be9050_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000be8f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x600000be8e10_0;
    %load/vec4 v0x600000be8c60_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x600000be8d80, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x156716bd0;
T_10 ;
    %wait E_0x6000037fae80;
    %load/vec4 v0x600000be6010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x600000be5200_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000be5200_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be5200_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x600000be5200_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x600000be5200_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x156716bd0;
T_11 ;
    %wait E_0x6000037fae80;
    %load/vec4 v0x600000be6010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be4bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be4c60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600000be5200_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x600000be4bd0_0, 0;
    %load/vec4 v0x600000be5c20_0;
    %assign/vec4 v0x600000be4c60_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x156716bd0;
T_12 ;
    %wait E_0x6000037fae80;
    %load/vec4 v0x600000be6010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be4a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be4ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be4b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000be4870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000be4900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000be4990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be4750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000be4480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be43f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be4510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be45a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be46c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be47e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000be5ef0_0;
    %assign/vec4 v0x600000be4a20_0, 0;
    %load/vec4 v0x600000be5f80_0;
    %assign/vec4 v0x600000be4ab0_0, 0;
    %load/vec4 v0x600000be60a0_0;
    %assign/vec4 v0x600000be4b40_0, 0;
    %load/vec4 v0x600000be5cb0_0;
    %assign/vec4 v0x600000be4870_0, 0;
    %load/vec4 v0x600000be5d40_0;
    %assign/vec4 v0x600000be4900_0, 0;
    %load/vec4 v0x600000be5dd0_0;
    %assign/vec4 v0x600000be4990_0, 0;
    %load/vec4 v0x600000be5290_0;
    %assign/vec4 v0x600000be4750_0, 0;
    %load/vec4 v0x600000beba80_0;
    %assign/vec4 v0x600000be4480_0, 0;
    %load/vec4 v0x600000beb9f0_0;
    %assign/vec4 v0x600000be43f0_0, 0;
    %load/vec4 v0x600000bebba0_0;
    %assign/vec4 v0x600000be4510_0, 0;
    %load/vec4 v0x600000be5050_0;
    %assign/vec4 v0x600000be45a0_0, 0;
    %load/vec4 v0x600000be5170_0;
    %assign/vec4 v0x600000be46c0_0, 0;
    %load/vec4 v0x600000be50e0_0;
    %assign/vec4 v0x600000be4630_0, 0;
    %load/vec4 v0x600000be5320_0;
    %assign/vec4 v0x600000be47e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x156716bd0;
T_13 ;
    %wait E_0x6000037fae80;
    %load/vec4 v0x600000be6010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bebcc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000be4120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be41b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bebd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bebde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bebf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bebe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be4090_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600000beb960_0;
    %assign/vec4 v0x600000bebcc0_0, 0;
    %load/vec4 v0x600000be53b0_0;
    %assign/vec4 v0x600000be4120_0, 0;
    %load/vec4 v0x600000be4ab0_0;
    %assign/vec4 v0x600000be4000_0, 0;
    %load/vec4 v0x600000be5440_0;
    %assign/vec4 v0x600000be41b0_0, 0;
    %load/vec4 v0x600000be4510_0;
    %assign/vec4 v0x600000bebd50_0, 0;
    %load/vec4 v0x600000be45a0_0;
    %assign/vec4 v0x600000bebde0_0, 0;
    %load/vec4 v0x600000be46c0_0;
    %assign/vec4 v0x600000bebf00_0, 0;
    %load/vec4 v0x600000be4630_0;
    %assign/vec4 v0x600000bebe70_0, 0;
    %load/vec4 v0x600000be47e0_0;
    %assign/vec4 v0x600000be4090_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x156716bd0;
T_14 ;
    %wait E_0x6000037fae80;
    %load/vec4 v0x600000be6010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be4d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be4cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000be4f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be4e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000be4ea0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600000bebc30_0;
    %assign/vec4 v0x600000be4d80_0, 0;
    %load/vec4 v0x600000bebcc0_0;
    %assign/vec4 v0x600000be4cf0_0, 0;
    %load/vec4 v0x600000be4120_0;
    %assign/vec4 v0x600000be4f30_0, 0;
    %load/vec4 v0x600000bebe70_0;
    %assign/vec4 v0x600000be4e10_0, 0;
    %load/vec4 v0x600000be4090_0;
    %assign/vec4 v0x600000be4ea0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cpu.v";
    "control.v";
    "library.v";
