// Seed: 3069807507
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input wor id_2
    , id_13,
    output tri1 id_3,
    output wor id_4,
    output supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input wor id_10,
    input uwire id_11
    , id_14
);
  wire id_15;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wire id_4
);
  wire id_6;
  ;
  logic [7:0] id_7;
  assign id_7 = 1 ? id_7[-1] : id_3;
  parameter id_8 = 1 - 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_4
  );
endmodule
