<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>XDPP1100 Firmware: MMU Driver module</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_infineon.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">XDPP1100 Firmware
   </div>
   <div id="projectbrief">The firmware documentation for the XDPP1100 device family.</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pg_shasta_mmu_drv.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">MMU Driver module </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><h1><a class="anchor" id="sctShasta_mmu_drv_Intro"></a>
MMU Driver</h1>
<p>The Memory Management Unit supports two main functionalities.</p><ul>
<li>Memory Mapping: <br />
 The MMU driver firmware module provides a memory mapping functionality. The System memory comprising of ROM, OTP, RAM1, RAM2 is segmented in 1kbyte pages. Each page of each block can be re-mapped to any other memory block.</li>
<li>Write protection: <br />
 Additionally each page can be write protected. A write to a protected memory cell generates a Hardfault Interrupt which captures the status information. The status information contains the block and the page information of the affected memory cell.</li>
<li>Register Write protection: <br />
 This is a specific protection for the configuration registers of the device.</li>
</ul>
<p>The memory blocks, the start address, block index and number of pages are shown below. <br />
 The RAM is segmented in 2 blocks for layout purposes.</p>
<table class="doxtable">
<tr>
<th align="center">Memory </th><th align="center">Start Address </th><th align="center">Block </th><th align="center">Pages  </th></tr>
<tr>
<td align="center">ROM </td><td align="center">0x1000_0000 </td><td align="center">0 </td><td align="center">64 </td></tr>
<tr>
<td align="center">OTP </td><td align="center">0x1001_0000 </td><td align="center">1 </td><td align="center">64 </td></tr>
<tr>
<td align="center">RAM1 </td><td align="center">0x2002_C000 </td><td align="center">2 </td><td align="center">16 </td></tr>
<tr>
<td align="center">RAM2 </td><td align="center">0x2003_0000 </td><td align="center">3 </td><td align="center">16 </td></tr>
</table>
<p>The MMU allows mapping according to the table below. Any mapping is allowed.</p>
<table class="doxtable">
<tr>
<th align="center"></th><th align="center">ROM </th><th align="center">OTP </th><th align="center">RAM1 </th><th align="center">RAM2  </th></tr>
<tr>
<td align="center">ROM </td><td align="center">x </td><td align="center">x </td><td align="center">x </td><td align="center">x </td></tr>
<tr>
<td align="center">OTP </td><td align="center">x </td><td align="center">x </td><td align="center">x </td><td align="center">x </td></tr>
<tr>
<td align="center">RAM1 </td><td align="center">x </td><td align="center">x </td><td align="center">x </td><td align="center">x </td></tr>
<tr>
<td align="center">RAM2 </td><td align="center">x </td><td align="center">x </td><td align="center">x </td><td align="center">x </td></tr>
</table>
<p>The register protection is organized as follows.</p>
<table class="doxtable">
<tr>
<th align="center">Register </th><th align="center">Start Address </th><th align="center">Index </th><th>Comment  </th></tr>
<tr>
<td align="center">NONE </td><td align="center"></td><td align="center">1 </td><td>Dummy entry not used </td></tr>
<tr>
<td align="center">CPUP </td><td align="center">0x6000_0000 </td><td align="center">2 </td><td>CPU registers </td></tr>
<tr>
<td align="center">TRIM </td><td align="center">0x7000_0000 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">ANA </td><td align="center">0x7000_0400 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">VDPS0 </td><td align="center">0x7000_0800 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">VDPS1 </td><td align="center">0x7000_0C00 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">VDPS2 </td><td align="center">0x7000_1000 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">VCTRL0 </td><td align="center">0x7000_1400 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">VCTRL1 </td><td align="center">0x7000_1800 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">PID0 </td><td align="center">0x7000_1C00 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">PID1 </td><td align="center">0x7000_2000 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">ISP0 </td><td align="center">0x7000_2400 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">ISP1 </td><td align="center">0x7000_2800 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">PWM </td><td align="center">0x7000_2C00 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">COMM </td><td align="center">0x7000_3000 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">TELEM0 </td><td align="center">0x7000_3400 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">TELEM1 </td><td align="center">0x7000_3800 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">FAULT0 </td><td align="center">0x7000_3C00 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">FAULT1 </td><td align="center">0x7000_4000 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">FAN1 </td><td align="center">0x7000_4400 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">FAN2 </td><td align="center">0x7000_4800 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">TS </td><td align="center">0x7000_4C00 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">TLMCOM </td><td align="center">0x7000_5000 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">FAULTCOM </td><td align="center">0x7000_5400 </td><td align="center">4 </td><td>Regulation registers </td></tr>
<tr>
<td align="center">BIFP </td><td align="center">0x7008_0000 </td><td align="center">8 </td><td>Peripheral registers </td></tr>
</table>
<h1><a class="anchor" id="sctShasta_mmu_drv_init"></a>
MMU Initialization</h1>
<p>During initialization the protection is disabled and the mapping is set to default. <br />
 The behavior after initialization is the same as with mapping disabled.</p>
<h1><a class="anchor" id="sctShasta_mmu_drv_example"></a>
Example application</h1>
<p>The example shows the protection and mapping feature of the MMU. </p><div class="fragment"><div class="line"><span class="comment">// function to read and write from memory</span></div>
<div class="line"><span class="preprocessor">#define MMIO32(x)   (*(volatile uint32_t *)(x))</span></div>
<div class="line"></div>
<div class="line"><a class="code" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="code" href="environment_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="code" href="struct___d_r_i_v_e_r___m_m_u.html">DRIVER_MMU</a> *drv_mmu;</div>
<div class="line"></div>
<div class="line"><span class="keywordtype">void</span> test_execute(<span class="keywordtype">void</span>) {</div>
<div class="line">    <span class="comment">// Get the API Handler</span></div>
<div class="line">    drv_mmu = &amp;<a class="code" href="mmu__drv_8c.html#a77af1edb8574f52a8d8faf6e31ee940e">Driver_MMU</a>;</div>
<div class="line"></div>
<div class="line">    <span class="comment">// Initialize the mmu with 1:1 mapping</span></div>
<div class="line">    drv_mmu-&gt;<a class="code" href="struct___d_r_i_v_e_r___m_m_u.html#afea2a7e78ccb7643d694c4bd7fa2ed5f">Initialize</a>();</div>
<div class="line"></div>
<div class="line">    <span class="comment">//Protection Test</span></div>
<div class="line">    <span class="comment">// Set protection</span></div>
<div class="line">    drv_mmu-&gt;SetMemProtection(<a class="code" href="mmu__drv_8h.html#a569ddee6da7befff387e20e9296846eca7ef442720f7c0dad11c2a3eb97cbb89c">ROM</a>, 63);</div>
<div class="line">    <span class="comment">//write to memory</span></div>
<div class="line">    MMIO32(0x1000FF00)=0x1000;</div>
<div class="line">    <span class="comment">//read from memory</span></div>
<div class="line">    x = MMIO32(0x1000FF00);</div>
<div class="line">    <span class="comment">// Clear protection</span></div>
<div class="line">    drv_mmu-&gt;ClearMemProtection(<a class="code" href="mmu__drv_8h.html#a569ddee6da7befff387e20e9296846eca7ef442720f7c0dad11c2a3eb97cbb89c">ROM</a>, 63);</div>
<div class="line"></div>
<div class="line">    <span class="comment">// Map block 0 of OTP (0x10010000) to Block 0 of RAM2 (0x20030000)</span></div>
<div class="line">    drv_mmu-&gt;Configure(OTP, 0, <a class="code" href="mmu__drv_8h.html#a569ddee6da7befff387e20e9296846eca2e793c585bb945f18c449c602194f284">RAM2</a>, 0);</div>
<div class="line">    <span class="comment">// Map block 63 of ROM (0x1000FC00) to Block 4 of RAM2 (0x20031000)</span></div>
<div class="line">    drv_mmu-&gt;Configure(<a class="code" href="mmu__drv_8h.html#a569ddee6da7befff387e20e9296846eca7ef442720f7c0dad11c2a3eb97cbb89c">ROM</a>, 63, <a class="code" href="mmu__drv_8h.html#a569ddee6da7befff387e20e9296846eca2e793c585bb945f18c449c602194f284">RAM2</a>, 4);</div>
<div class="line">    <span class="comment">// Map block 31 of RAM1 (0x2000FC00) to Block 4 of RAM2 (0x20032000)</span></div>
<div class="line">    drv_mmu-&gt;Configure(<a class="code" href="mmu__drv_8h.html#a569ddee6da7befff387e20e9296846eca128ac449ed2e3b2a467e5587340781c1">RAM1</a>, 31, <a class="code" href="mmu__drv_8h.html#a569ddee6da7befff387e20e9296846eca2e793c585bb945f18c449c602194f284">RAM2</a>, 4);</div>
<div class="line"></div>
<div class="line">    <span class="comment">// Regulation Register protection</span></div>
<div class="line">    drv_mmu-&gt;SetRegProtection(BIFR);</div>
<div class="line">    <span class="comment">// Un-protects Regulation Register</span></div>
<div class="line">    drv_mmu-&gt;ClearRegProtection(BIFR);</div>
<div class="line"></div>
<div class="line">    <span class="comment">// Peripheral Register protection</span></div>
<div class="line">    drv_mmu-&gt;SetRegProtection(BIFP);</div>
<div class="line">    <span class="comment">// Un-protects Peripheral Register</span></div>
<div class="line">    drv_mmu-&gt;ClearRegProtection(BIFP);</div>
<div class="line"></div>
<div class="line">    <span class="comment">// CPU Register protection</span></div>
<div class="line">    drv_mmu-&gt;SetRegProtection(CPUP);</div>
<div class="line">    <span class="comment">// Un-protects CPU Register</span></div>
<div class="line">    drv_mmu-&gt;ClearRegProtection(CPUP);</div>
</div><!-- fragment --><p>See</p><ul>
<li><a class="el" href="mmu__drv_8h.html" title="Header file for the memory management unit mmu. ">mmu_drv.h</a> for details on the API</li>
<li>CPUS ITS for details on the HW Interface <a href="https://sec-ishare.infineon.com/sites/shasta/Shared%20Documents/03_System/CPUS.pdf">https://sec-ishare.infineon.com/sites/shasta/Shared%20Documents/03_System/CPUS.pdf</a> </li>
</ul>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Nov 8 2023 10:17:01 for XDPP1100 Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
