{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455128259150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455128259152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 12:17:38 2016 " "Processing started: Wed Feb 10 12:17:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455128259152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455128259152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuadratureEncoderTop -c QuadratureEncoderTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuadratureEncoderTop -c QuadratureEncoderTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455128259152 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455128259537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file updowncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDownCounter " "Found entity 1: UpDownCounter" {  } { { "UpDownCounter.v" "" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/UpDownCounter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455128259599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455128259599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDecoder " "Found entity 1: EncoderDecoder" {  } { { "EncoderDecoder.v" "" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/EncoderDecoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455128259612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455128259612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdigitalfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderdigitalfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDigitalFilter " "Found entity 1: EncoderDigitalFilter" {  } { { "EncoderDigitalFilter.v" "" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/EncoderDigitalFilter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455128259625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455128259625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "QuadratureEncoderTop.v(35) " "Verilog HDL information at QuadratureEncoderTop.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "QuadratureEncoderTop.v" "" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1455128259638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadratureencodertop.v 1 1 " "Found 1 design units, including 1 entities, in source file quadratureencodertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadratureEncoderTop " "Found entity 1: QuadratureEncoderTop" {  } { { "QuadratureEncoderTop.v" "" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455128259639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455128259639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/seven_seg.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455128259662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455128259662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QuadratureEncoderTop " "Elaborating entity \"QuadratureEncoderTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455128259711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderDigitalFilter EncoderDigitalFilter:InputAFilter " "Elaborating entity \"EncoderDigitalFilter\" for hierarchy \"EncoderDigitalFilter:InputAFilter\"" {  } { { "QuadratureEncoderTop.v" "InputAFilter" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455128259759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderDecoder EncoderDecoder:QuadratureEncoder " "Elaborating entity \"EncoderDecoder\" for hierarchy \"EncoderDecoder:QuadratureEncoder\"" {  } { { "QuadratureEncoderTop.v" "QuadratureEncoder" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455128259767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDownCounter UpDownCounter:QuadPulseCounter " "Elaborating entity \"UpDownCounter\" for hierarchy \"UpDownCounter:QuadPulseCounter\"" {  } { { "QuadratureEncoderTop.v" "QuadPulseCounter" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455128259773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:DigitZero " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:DigitZero\"" {  } { { "QuadratureEncoderTop.v" "DigitZero" { Text "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455128259780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1455128260642 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/output_files/QuadratureEncoderTop.map.smsg " "Generated suppressed messages file H:/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/output_files/QuadratureEncoderTop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1455128260926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455128261149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455128261149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "358 " "Implemented 358 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455128261279 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455128261279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "293 " "Implemented 293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455128261279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455128261279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455128261338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 12:17:41 2016 " "Processing ended: Wed Feb 10 12:17:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455128261338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455128261338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455128261338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455128261338 ""}
