<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><meta http-equiv=Content-Type content="text/html; charset="windows-1252""><meta name="Generator" content="Microsoft Word 15 (filtered)"><style><!--
/* Font Definitions */
@font-face
{font-family:"MS Mincho";
panose-1:2 2 6 9 4 2 5 8 3 4;}
@font-face
{
panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
{font-family:"Cambria Math";
panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
{
panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
{
panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
{
panose-1:2 11 6 4 3 5 4 4 2 4;}
@font-face
{font-family:"Arial Unicode MS";
panose-1:2 11 6 4 2 2 2 2 2 4;}
@font-face
{font-family:"DengXian Light";
panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
{font-family:"DejaVu Sans";}
@font-face
{font-family:"Liberation Sans";}
@font-face
{font-family:"Noto Sans CJK SC";}
@font-face
{font-family:"Lohit Devanagari";}
@font-face
{
panose-1:2 11 6 4 3 5 4 4 2 4;}
@font-face
{font-family:"Calibri\, serif";}
@font-face
{font-family:"Franklin Gothic Book";
panose-1:2 11 5 3 2 1 2 2 2 4;}
@font-face
{font-family:"Franklin Gothic Demi";
panose-1:2 11 7 3 2 1 2 2 2 4;}
@font-face
{font-family:"Arial Narrow";
panose-1:2 11 6 6 2 2 2 3 2 4;}
@font-face
{font-family:"Gill Sans";}
@font-face
{
panose-1:2 11 6 9 2 2 4 3 2 4;}
@font-face
{}
@font-face
{font-family:"Yu Mincho";}
@font-face
{font-family:"\@SimSun";
panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
{font-family:"\@Arial Unicode MS";
panose-1:2 11 6 4 2 2 2 2 2 4;}
@font-face
{font-family:"\@DengXian";
panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
{font-family:"\@DengXian Light";}
@font-face
{font-family:"\@MS Mincho";
panose-1:2 2 6 9 4 2 5 8 3 4;}
@font-face
{font-family:"\@Yu Mincho";}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
{
text-justify:inter-ideograph;
text-autospace:ideograph-other;
}
h1
{mso-style-name:"Heading 1\,hdng 1\,le1\,hdng 11\,hdng 12 + Left\: 0\0022\,First line\: 0\0022\,hdng 12\,appendix\,Normal + Font\: Helvetica\,Bold\,Space Before 12 pt\,Not Bold\,1\,Normal + Font\: Helvetica1\,Bold1\,Space Before 12 pt1\,Not Bold1\,Normal + Font\: Helvetica2\,Bold2\,Space Before 12";
text-indent:14.4pt;
page-break-before:always;
page-break-after:avoid;
text-autospace:ideograph-numeric ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
h2
{mso-style-name:"Heading 2\,le2\,h2\,2nd level\,heading 2+ Indent\: Left 0\.25 in\,2\,heading 2+ Indent\: Left 0\.25 in1\,heading 2+ Indent\: Left 0\.25 in2\,heading 2+ Indent\: Left 0\.25 in3\,heading 2+ Indent\: Left 0\.25 in4\,heading 2+ Indent\: Left 0\.25 in5\,H2\,le21\,h21\,2nd level1\,21";
text-indent:0cm;
page-break-after:avoid;
text-autospace:ideograph-numeric ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
h3
{mso-style-link:"Heading 3 Char2";
text-indent:-36.0pt;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
h4
{
text-indent:-43.2pt;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
h5
{
text-indent:-50.4pt;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
h6
{
text-indent:-57.6pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
font-weight:bold;}
p.MsoHeading7, li.MsoHeading7, div.MsoHeading7
{
text-indent:-64.8pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoHeading8, li.MsoHeading8, div.MsoHeading8
{
text-indent:-72.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoHeading9, li.MsoHeading9, div.MsoHeading9
{
text-indent:-79.2pt;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.MsoIndex1, li.MsoIndex1, div.MsoIndex1
{
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoIndex2, li.MsoIndex2, div.MsoIndex2
{
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoIndex3, li.MsoIndex3, div.MsoIndex3
{
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoIndex4, li.MsoIndex4, div.MsoIndex4
{
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoIndex5, li.MsoIndex5, div.MsoIndex5
{
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoIndex6, li.MsoIndex6, div.MsoIndex6
{
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoIndex7, li.MsoIndex7, div.MsoIndex7
{
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoIndex8, li.MsoIndex8, div.MsoIndex8
{
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoIndex9, li.MsoIndex9, div.MsoIndex9
{
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoNormalIndent, li.MsoNormalIndent, div.MsoNormalIndent
{
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoCommentText, li.MsoCommentText, div.MsoCommentText
{
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;}
p.MsoHeader, li.MsoHeader, div.MsoHeader
{
layout-grid-mode:char;
text-autospace:ideograph-other;
border:none;
padding:0cm;
font-family:"Verdana",sans-serif;}
p.MsoFooter, li.MsoFooter, div.MsoFooter
{
layout-grid-mode:char;
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;}
p.MsoIndexHeading, li.MsoIndexHeading, div.MsoIndexHeading
{
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.MsoCaption, li.MsoCaption, div.MsoCaption
{
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.MsoTof, li.MsoTof, div.MsoTof
{
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
span.MsoLineNumber
{font-family:"Arial",sans-serif;}
span.MsoPageNumber
{font-family:"Times New Roman",serif;
font-weight:bold;}
p.MsoToa, li.MsoToa, div.MsoToa
{
text-indent:-11.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoMacroText, li.MsoMacroText, div.MsoMacroText
{
text-autospace:ideograph-other;
font-family:"Courier New";}
p.MsoList, li.MsoList, div.MsoList
{
text-indent:-18.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListBullet, li.MsoListBullet, div.MsoListBullet
{
text-indent:-18.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListNumber, li.MsoListNumber, div.MsoListNumber
{
text-indent:-28.8pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListBullet2, li.MsoListBullet2, div.MsoListBullet2
{
text-indent:-18.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListBullet3, li.MsoListBullet3, div.MsoListBullet3
{
text-indent:-18.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListBullet4, li.MsoListBullet4, div.MsoListBullet4
{
text-indent:-18.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListBullet5, li.MsoListBullet5, div.MsoListBullet5
{
text-indent:-18.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListNumber2, li.MsoListNumber2, div.MsoListNumber2
{
text-indent:-28.8pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListNumber3, li.MsoListNumber3, div.MsoListNumber3
{
text-indent:-28.8pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListNumber4, li.MsoListNumber4, div.MsoListNumber4
{
text-indent:-18.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoListNumber5, li.MsoListNumber5, div.MsoListNumber5
{
text-indent:-18.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoTitle, li.MsoTitle, div.MsoTitle
{
text-autospace:ideograph-other;
font-family:"DengXian Light";
letter-spacing:-.5pt;}
p.MsoMessageHeader, li.MsoMessageHeader, div.MsoMessageHeader
{
text-indent:-54.0pt;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.MsoDate, li.MsoDate, div.MsoDate
{
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
a:link, span.MsoHyperlink
{
text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
{
text-decoration:underline;}
em
{font-family:"Times New Roman",serif;}
p.MsoDocumentMap, li.MsoDocumentMap, div.MsoDocumentMap
{
background:navy;
text-autospace:ideograph-other;
font-family:"Tahoma",sans-serif;}
p.MsoPlainText, li.MsoPlainText, div.MsoPlainText
{
text-autospace:ideograph-other;
font-family:"Courier New";}
p
{
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.MsoCommentSubject, li.MsoCommentSubject, div.MsoCommentSubject
{
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.MsoAcetate, li.MsoAcetate, div.MsoAcetate
{
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;}
span.MsoPlaceholderText
{}
p.MsoNoSpacing, li.MsoNoSpacing, div.MsoNoSpacing
{
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.MsoRMPane, li.MsoRMPane, div.MsoRMPane
{
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.MsoListParagraph, li.MsoListParagraph, div.MsoListParagraph
{
text-indent:21.0pt;
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;}
span.MsoBookTitle
{font-variant:small-caps;
letter-spacing:.25pt;
font-weight:bold;}
p.MsoTocHeading, li.MsoTocHeading, div.MsoTocHeading
{
text-indent:14.4pt;
line-height:115%;
page-break-before:always;
page-break-after:avoid;
text-autospace:ideograph-numeric ideograph-other;
border:none;
padding:0cm;
font-family:"DengXian Light";
font-weight:bold;}
p.Standard, li.Standard, div.Standard
{mso-style-name:Standard;
mso-style-link:"Standard Char";
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;}
p.Heading, li.Heading, div.Heading
{mso-style-name:Heading;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Liberation Sans",serif;}
p.Textbody, li.Textbody, div.Textbody
{mso-style-name:"Text body";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
}
p.Index, li.Index, div.Index
{mso-style-name:Index;
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;}
p.HeaderandFooter, li.HeaderandFooter, div.HeaderandFooter
{mso-style-name:"Header and Footer";
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;}
p.Table1s, li.Table1s, div.Table1s
{mso-style-name:Table1s;
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;}
p.Default, li.Default, div.Default
{mso-style-name:Default;
text-autospace:ideograph-other;
font-family:"Calibri",sans-serif;
}
p.TableParagraph, li.TableParagraph, div.TableParagraph
{mso-style-name:"Table Paragraph";
text-autospace:ideograph-other;
font-family:"Calibri",sans-serif;}
p.Contents5, li.Contents5, div.Contents5
{mso-style-name:"Contents 5";
text-indent:-30.0pt;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.Contents1, li.Contents1, div.Contents1
{mso-style-name:"Contents 1";
text-autospace:ideograph-other;
text-transform:uppercase;
font-weight:bold;}
p.Contents2, li.Contents2, div.Contents2
{mso-style-name:"Contents 2";
text-autospace:ideograph-other;
font-variant:small-caps;}
p.Contents3, li.Contents3, div.Contents3
{mso-style-name:"Contents 3";
text-autospace:ideograph-other;
font-style:italic;}
p.Contents4, li.Contents4, div.Contents4
{mso-style-name:"Contents 4";
text-autospace:ideograph-other;
}
p.Contents6, li.Contents6, div.Contents6
{mso-style-name:"Contents 6";
text-autospace:ideograph-other;
}
p.Contents7, li.Contents7, div.Contents7
{mso-style-name:"Contents 7";
text-autospace:ideograph-other;
}
p.Contents8, li.Contents8, div.Contents8
{mso-style-name:"Contents 8";
text-autospace:ideograph-other;
}
p.Contents9, li.Contents9, div.Contents9
{mso-style-name:"Contents 9";
text-autospace:ideograph-other;
}
p.TableText-8L, li.TableText-8L, div.TableText-8L
{mso-style-name:"Table Text-8L";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.B1State, li.B1State, div.B1State
{mso-style-name:B1State;
text-indent:-27.35pt;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.TableText-8LH, li.TableText-8LH, div.TableText-8LH
{mso-style-name:"Table Text-8LH";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.B4State, li.B4State, div.B4State
{mso-style-name:B4State;
text-indent:-31.5pt;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.Signal, li.Signal, div.Signal
{mso-style-name:Signal;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.StyleLeft-1, li.StyleLeft-1, div.StyleLeft-1
{mso-style-name:"Style Left\: -1\0022";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.Figure, li.Figure, div.Figure
{mso-style-name:Figure;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.Superscript, li.Superscript, div.Superscript
{mso-style-name:Superscript;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
vertical-align:super;}
p.Subscript, li.Subscript, div.Subscript
{mso-style-name:Subscript;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
vertical-align:sub;}
p.HeadingPin, li.HeadingPin, div.HeadingPin
{mso-style-name:"Heading Pin";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.NormalPin, li.NormalPin, div.NormalPin
{mso-style-name:"Normal Pin";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.CellHeading, li.CellHeading, div.CellHeading
{mso-style-name:CellHeading;
line-height:12.0pt;
text-autospace:ideograph-other;
font-family:"Calibri",sans-serif;
font-weight:bold;}
p.CellBodySpec, li.CellBodySpec, div.CellBodySpec
{mso-style-name:CellBodySpec;
text-autospace:ideograph-other;
font-family:"Calibri",sans-serif;
}
p.Table1, li.Table1, div.Table1
{mso-style-name:Table1;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.HeadingBase, li.HeadingBase, div.HeadingBase
{mso-style-name:"Heading Base";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.SynapticsBlue, li.SynapticsBlue, div.SynapticsBlue
{mso-style-name:"Synaptics Blue";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
}
p.AttentionLine, li.AttentionLine, div.AttentionLine
{mso-style-name:"Attention Line";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
font-weight:bold;
font-style:italic;}
p.BlockQuotation, li.BlockQuotation, div.BlockQuotation
{mso-style-name:"Block Quotation";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
font-style:italic;}
p.Indent1, li.Indent1, div.Indent1
{mso-style-name:"Indent 1";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.SynapticsRed, li.SynapticsRed, div.SynapticsRed
{mso-style-name:"Synaptics Red";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
}
p.Abstract, li.Abstract, div.Abstract
{mso-style-name:Abstract;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.Endnote, li.Endnote, div.Endnote
{mso-style-name:Endnote;
text-indent:-9.35pt;
line-height:11.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.FootnoteBase, li.FootnoteBase, div.FootnoteBase
{mso-style-name:"Footnote Base";
text-indent:-9.35pt;
line-height:11.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.Footnote, li.Footnote, div.Footnote
{mso-style-name:Footnote;
text-indent:-12.0pt;
line-height:12.0pt;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;
}
p.HeaderBase, li.HeaderBase, div.HeaderBase
{mso-style-name:"Header Base";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
font-style:italic;}
p.IndexBase, li.IndexBase, div.IndexBase
{mso-style-name:"Index Base";
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.Indent2, li.Indent2, div.Indent2
{mso-style-name:"Indent 2";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.Indent3, li.Indent3, div.Indent3
{mso-style-name:"Indent 3";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.Indent4, li.Indent4, div.Indent4
{mso-style-name:"Indent 4";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.Indent5, li.Indent5, div.Indent5
{mso-style-name:"Indent 5";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.TableBase, li.TableBase, div.TableBase
{mso-style-name:"Table Base";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.ComputerCodeInner, li.ComputerCodeInner, div.ComputerCodeInner
{mso-style-name:"Computer Code Inner";
text-autospace:ideograph-other;
font-family:"Courier New";}
p.Code, li.Code, div.Code
{mso-style-name:Code;
text-autospace:ideograph-other;
font-family:"Courier New";}
p.FrontMatterHeading, li.FrontMatterHeading, div.FrontMatterHeading
{mso-style-name:FrontMatter_Heading;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.TitleCover, li.TitleCover, div.TitleCover
{mso-style-name:"Title Cover";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.Author, li.Author, div.Author
{mso-style-name:Author;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-style:italic;}
p.CompanyConfidential, li.CompanyConfidential, div.CompanyConfidential
{mso-style-name:"Company Confidential";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.TOCBase, li.TOCBase, div.TOCBase
{mso-style-name:"TOC Base";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.Note, li.Note, div.Note
{mso-style-name:Note;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
font-style:italic;}
p.TableEntry, li.TableEntry, div.TableEntry
{mso-style-name:"Table Entry";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.TableColumnTitle, li.TableColumnTitle, div.TableColumnTitle
{mso-style-name:"Table Column Title";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
font-style:italic;}
p.Contents, li.Contents, div.Contents
{mso-style-name:Contents;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.ComputerCodeInner2, li.ComputerCodeInner2, div.ComputerCodeInner2
{mso-style-name:"Computer Code Inner2";
text-autospace:ideograph-other;
font-family:"Courier New";}
p.Copyright, li.Copyright, div.Copyright
{mso-style-name:Copyright;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
}
p.FrontMatterHeading0, li.FrontMatterHeading0, div.FrontMatterHeading0
{mso-style-name:"Front Matter Heading";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.BookTitle1, li.BookTitle1, div.BookTitle1
{mso-style-name:"Book Title1";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
font-weight:bold;
font-style:italic;}
p.Reference, li.Reference, div.Reference
{mso-style-name:Reference;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.WorkCited, li.WorkCited, div.WorkCited
{mso-style-name:"Work Cited";
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.GlossaryList, li.GlossaryList, div.GlossaryList
{mso-style-name:"Glossary List";
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.ComputerCodeInner3, li.ComputerCodeInner3, div.ComputerCodeInner3
{mso-style-name:"Computer Code Inner3";
text-autospace:ideograph-other;
font-family:"Courier New";}
p.FrontMatterText, li.FrontMatterText, div.FrontMatterText
{mso-style-name:"Front Matter Text";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
text-transform:uppercase;}
p.StyleTitleCoverLeft15Firstline05Before360pt, li.StyleTitleCoverLeft15Firstline05Before360pt, div.StyleTitleCoverLeft15Firstline05Before360pt
{mso-style-name:"Style Title Cover + Left\: 1\.5\0022 First line\: 0\.5\0022 Before\: 360 pt";
text-indent:36.0pt;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.TableTitle, li.TableTitle, div.TableTitle
{mso-style-name:"Table Title";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
font-style:italic;}
p.TableHeadings, li.TableHeadings, div.TableHeadings
{mso-style-name:"Table Headings";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.RNormal, li.RNormal, div.RNormal
{mso-style-name:"R Normal";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.BodyText1, li.BodyText1, div.BodyText1
{mso-style-name:"Body Text 1";
text-justify:inter-ideograph;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.RHeading2, li.RHeading2, div.RHeading2
{mso-style-name:"R Heading 2";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.RHeading3, li.RHeading3, div.RHeading3
{mso-style-name:"R Heading 3";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;
font-style:italic;
text-decoration:underline;}
p.PartNumber, li.PartNumber, div.PartNumber
{mso-style-name:"Part Number";
text-indent:-36.0pt;
page-break-after:avoid;
layout-grid-mode:char;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;
font-style:italic;}
p.RegMapTableHeading, li.RegMapTableHeading, div.RegMapTableHeading
{mso-style-name:"Reg Map Table Heading";
line-height:8.0pt;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;
font-weight:bold;}
p.RegMapTableEntry, li.RegMapTableEntry, div.RegMapTableEntry
{mso-style-name:"Reg Map Table Entry";
line-height:8.0pt;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;
}
p.SpecialIconTableText, li.SpecialIconTableText, div.SpecialIconTableText
{mso-style-name:"Special Icon Table Text";
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;}
p.ShadedNoteText, li.ShadedNoteText, div.ShadedNoteText
{mso-style-name:"Shaded Note Text";
background:#D9D9D9;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;}
p.ShadedNoteHeading, li.ShadedNoteHeading, div.ShadedNoteHeading
{mso-style-name:"Shaded Note Heading";
background:#D9D9D9;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Demi",sans-serif;}
p.Layer2, li.Layer2, div.Layer2
{mso-style-name:"Layer 2";
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;
}
p.TableEntryCenter, li.TableEntryCenter, div.TableEntryCenter
{mso-style-name:"Table Entry Center";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;}
p.RegMapTableCenter, li.RegMapTableCenter, div.RegMapTableCenter
{mso-style-name:"Reg Map Table Center";
line-height:8.0pt;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;
}
p.TableNote, li.TableNote, div.TableNote
{mso-style-name:"Table Note";
text-indent:-36.0pt;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;}
p.TableBullet, li.TableBullet, div.TableBullet
{mso-style-name:"Table Bullet";
text-indent:-8.75pt;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;}
p.TableFootnote, li.TableFootnote, div.TableFootnote
{mso-style-name:"Table Footnote";
text-indent:-4.5pt;
line-height:12.0pt;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;
}
p.TableFootnoteNumbered, li.TableFootnoteNumbered, div.TableFootnoteNumbered
{mso-style-name:"Table Footnote Numbered";
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;
}
p.Textbodyindent, li.Textbodyindent, div.Textbodyindent
{mso-style-name:"Text body indent";
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;}
p.ShadedNoteFigure, li.ShadedNoteFigure, div.ShadedNoteFigure
{mso-style-name:"Shaded Note Figure";
background:#D9D9D9;
text-autospace:ideograph-other;
font-family:"Franklin Gothic Book",sans-serif;}
p.Caption-figure, li.Caption-figure, div.Caption-figure
{mso-style-name:Caption-figure;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-style:italic;}
p.CaptionTable, li.CaptionTable, div.CaptionTable
{mso-style-name:"Caption Table";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-style:italic;}
p.TableEntryCentered, li.TableEntryCentered, div.TableEntryCentered
{mso-style-name:"Table Entry Centered";
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;}
p.Itemize, li.Itemize, div.Itemize
{mso-style-name:Itemize;
text-justify:inter-ideograph;
text-indent:-10.9pt;
text-autospace:ideograph-other;
}
p.msonormal0, li.msonormal0, div.msonormal0
{mso-style-name:msonormal;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.Tabletext, li.Tabletext, div.Tabletext
{mso-style-name:"Table text";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;}
p.TableText-8H, li.TableText-8H, div.TableText-8H
{mso-style-name:"Table Text-8H";
layout-grid-mode:char;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.CaptionWide, li.CaptionWide, div.CaptionWide
{mso-style-name:"Caption Wide";
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial Narrow",sans-serif;
font-weight:bold;
font-style:italic;}
p.Tpins-L, li.Tpins-L, div.Tpins-L
{mso-style-name:Tpins-L;
layout-grid-mode:char;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.Bullet, li.Bullet, div.Bullet
{mso-style-name:Bullet;
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
}
p.FigureWide, li.FigureWide, div.FigureWide
{mso-style-name:"Figure Wide";
text-autospace:ideograph-other;
font-family:"Times New Roman",serif;
}
p.NewReg, li.NewReg, div.NewReg
{mso-style-name:NewReg;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.RgHead, li.RgHead, div.RgHead
{mso-style-name:RgHead;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial Narrow",sans-serif;
font-weight:bold;}
p.RgSig, li.RgSig, div.RgSig
{mso-style-name:RgSig;
page-break-after:avoid;
text-autospace:ideograph-other;
font-family:"Arial Narrow",sans-serif;
}
p.TableText-8C, li.TableText-8C, div.TableText-8C
{mso-style-name:"Table Text-8C";
layout-grid-mode:char;
text-autospace:ideograph-other;
font-family:"Arial",sans-serif;
}
p.TableContents, li.TableContents, div.TableContents
{mso-style-name:"Table Contents";
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;}
p.TableHeading, li.TableHeading, div.TableHeading
{mso-style-name:"Table Heading";
text-autospace:ideograph-other;
font-family:"Verdana",sans-serif;
font-weight:bold;}
p.BodyText, li.BodyText, div.BodyText
{mso-style-name:"~Body Text";
text-justify:inter-ideograph;
text-autospace:ideograph-other;
font-family:"Gill Sans";}
p.BodyTextBold, li.BodyTextBold, div.BodyTextBold
{mso-style-name:"~Body Text Bold";
text-justify:inter-ideograph;
text-autospace:ideograph-other;
font-family:"Gill Sans";
font-weight:bold;}
span.HeaderChar
{mso-style-name:"Header Char";}
span.FooterChar
{mso-style-name:"Footer Char";}
span.Heading1Char
{mso-style-name:"Heading 1 Char\,hdng 1 Char\,le1 Char\,hdng 11 Char\,hdng 12 + Left\: 0\0022 Char\,First line\: 0\0022 Char\,hdng 12 Char\,appendix Char\,Normal + Font\: Helvetica Char\,Bold Char\,Space Before 12 pt Char\,Not Bold Char\,1 Char\,Normal + Font\: Helvetica1 Char\,Bold1 Char";
font-family:"Verdana",sans-serif;
font-weight:bold;}
span.Heading2Char
{mso-style-name:"Heading 2 Char\,le2 Char\,h2 Char\,2nd level Char\,heading 2+ Indent\: Left 0\.25 in Char\,2 Char\,heading 2+ Indent\: Left 0\.25 in1 Char\,heading 2+ Indent\: Left 0\.25 in2 Char\,heading 2+ Indent\: Left 0\.25 in3 Char\,heading 2+ Indent\: Left 0\.25 in4 Char\,H2 Char";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.Heading3Char
{mso-style-name:"Heading 3 Char";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.Heading4Char
{mso-style-name:"Heading 4 Char";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.Heading5Char
{mso-style-name:"Heading 5 Char";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.Heading6Char
{mso-style-name:"Heading 6 Char";
font-family:"Times New Roman",serif;
font-weight:bold;}
span.Heading7Char
{mso-style-name:"Heading 7 Char";
font-family:"Times New Roman",serif;}
span.Heading8Char
{mso-style-name:"Heading 8 Char";
font-family:"Times New Roman",serif;}
span.Heading9Char
{mso-style-name:"Heading 9 Char";
font-family:"Arial",sans-serif;}
span.CommentTextChar
{mso-style-name:"Comment Text Char";
font-family:"Verdana",sans-serif;}
span.BalloonTextChar
{mso-style-name:"Balloon Text Char";
font-family:"Verdana",sans-serif;}
span.Internetlink
{mso-style-name:"Internet link";
text-decoration:underline;}
span.BodyTextChar
{mso-style-name:"Body Text Char";
font-family:"Verdana",sans-serif;}
span.BodyTextChar1
{mso-style-name:"Body Text Char1";
font-family:"Times New Roman",serif;
}
span.VisitedInternetLink
{mso-style-name:"Visited Internet Link";
text-decoration:underline;}
span.TableText-8LChar
{mso-style-name:"Table Text-8L Char";
font-family:"Arial",sans-serif;
}
span.B1StateChar
{mso-style-name:"B1State Char";
font-family:"Arial",sans-serif;
}
span.TableText-8LHChar
{mso-style-name:"Table Text-8LH Char";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.CommentSubjectChar
{mso-style-name:"Comment Subject Char";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.TitleChar
{mso-style-name:"Title Char";
font-family:"DengXian Light";
letter-spacing:-.5pt;}
span.SubscriptChar
{mso-style-name:"Subscript Char";
font-family:"Arial",sans-serif;
position:relative;
top:0pt;
vertical-align:sub;}
span.SuperscriptChar
{mso-style-name:"Superscript Char";
font-family:"Arial",sans-serif;
position:relative;
top:0pt;
vertical-align:super;}
span.DocumentMapChar
{mso-style-name:"Document Map Char";
font-family:"Tahoma",sans-serif;
background:navy;}
span.Mention1
{mso-style-name:Mention1;
background:#E6E6E6;}
span.PlainTextChar
{mso-style-name:"Plain Text Char";
font-family:"Courier New";}
span.UnresolvedMention1
{mso-style-name:"Unresolved Mention1";
background:#E6E6E6;}
span.UnresolvedMention2
{mso-style-name:"Unresolved Mention2";
background:#E6E6E6;}
span.SynapticsBlueChar
{mso-style-name:"Synaptics Blue Char";
font-family:"Times New Roman",serif;
}
span.HeadingBaseChar
{mso-style-name:"Heading Base Char";
font-family:"Arial",sans-serif;
}
span.DateChar
{mso-style-name:"Date Char";
font-family:"Arial",sans-serif;}
span.EndnoteSymbol
{mso-style-name:"Endnote Symbol";
font-family:"Times New Roman",serif;
position:relative;
top:0pt;
vertical-align:super;}
span.Endnoteanchor
{mso-style-name:"Endnote anchor";
font-family:"Times New Roman",serif;
position:relative;
top:0pt;
vertical-align:super;}
span.EndnoteTextChar
{mso-style-name:"Endnote Text Char";
font-family:"Times New Roman",serif;}
span.FootnoteSymbol
{mso-style-name:"Footnote Symbol";
font-family:"Times New Roman",serif;
position:relative;
top:0pt;
vertical-align:super;}
span.Footnoteanchor
{mso-style-name:"Footnote anchor";
font-family:"Times New Roman",serif;
position:relative;
top:0pt;
vertical-align:super;}
span.FootnoteTextChar
{mso-style-name:"Footnote Text Char";
font-family:"Times New Roman",serif;}
span.Lead-inEmphasis
{mso-style-name:"Lead-in Emphasis";
font-weight:bold;
font-style:italic;}
span.MacroTextChar
{mso-style-name:"Macro Text Char";
font-family:"Courier New";}
span.MessageHeaderChar
{mso-style-name:"Message Header Char";
font-family:"Arial",sans-serif;}
span.TitleCoverChar
{mso-style-name:"Title Cover Char";
font-family:"Arial",sans-serif;
}
span.ComputerFont
{mso-style-name:"Computer Font";
font-family:"Courier New";}
span.FileName
{mso-style-name:"File Name";
font-family:"Courier New";}
span.CharChar1
{mso-style-name:"Char Char1";
font-family:"Times New Roman",serif;}
span.TableEntryChar
{mso-style-name:"Table Entry Char";
font-family:"Times New Roman",serif;}
span.SpecialIconTableTextChar
{mso-style-name:"Special Icon Table Text Char";
font-family:"Franklin Gothic Book",sans-serif;}
span.ShadedNoteTextChar
{mso-style-name:"Shaded Note Text Char";
font-family:"Franklin Gothic Book",sans-serif;
background:#D9D9D9;}
span.ShadedNoteHeadingChar
{mso-style-name:"Shaded Note Heading Char";
font-family:"Franklin Gothic Demi",sans-serif;
background:#D9D9D9;}
span.Layer2Char
{mso-style-name:"Layer 2 Char";
font-family:"Franklin Gothic Book",sans-serif;
}
span.NameSignal
{mso-style-name:Name_Signal;
font-style:italic;}
span.NameCommand
{mso-style-name:Name_Command;
}
span.BodyTextIndentChar
{mso-style-name:"Body Text Indent Char";
font-family:"Franklin Gothic Book",sans-serif;}
span.ShadedNoteFigureChar
{mso-style-name:"Shaded Note Figure Char";
font-family:"Franklin Gothic Book",sans-serif;
background:#D9D9D9;}
span.Caption-figureChar
{mso-style-name:"Caption-figure Char";
font-family:"Arial",sans-serif;
font-style:italic;}
span.ItemizeChar
{mso-style-name:"Itemize Char";}
span.skip
{mso-style-name:skip;}
span.apple-converted-space
{mso-style-name:apple-converted-space;}
span.UnresolvedMention3
{mso-style-name:"Unresolved Mention3";
background:#E6E6E6;}
span.UnresolvedMention4
{mso-style-name:"Unresolved Mention4";
background:#E6E6E6;}
span.Heading1Char1
{mso-style-name:"Heading 1 Char1";
font-weight:bold;}
span.Heading2Char1
{mso-style-name:"Heading 2 Char1";
font-family:"DengXian Light";
font-weight:bold;}
span.Heading3Char1
{mso-style-name:"Heading 3 Char1";
font-weight:bold;}
span.Heading4CharCharChar1
{mso-style-name:"Heading 4 Char Char Char1";
font-family:"DengXian Light";
font-weight:bold;}
span.Heading5Char1
{mso-style-name:"Heading 5 Char1";
font-weight:bold;}
span.Heading6Char1
{mso-style-name:"Heading 6 Char1";
font-family:"DengXian Light";
font-weight:bold;}
span.Heading7Char1
{mso-style-name:"Heading 7 Char1";
font-weight:bold;}
span.Heading8Char1
{mso-style-name:"Heading 8 Char1";
font-family:"DengXian Light";}
span.CaptionChar
{mso-style-name:"Caption Char";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.TableText-8HChar
{mso-style-name:"Table Text-8H Char";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.CaptionWideCharChar4
{mso-style-name:"Caption Wide Char Char4";
font-family:"Arial Narrow",sans-serif;
font-weight:bold;
font-style:italic;}
span.FigureWideChar
{mso-style-name:"Figure Wide Char";
font-family:"Times New Roman",serif;
}
span.UnresolvedMention5
{mso-style-name:"Unresolved Mention5";
background:#E6E6E6;}
span.UnresolvedMention6
{mso-style-name:"Unresolved Mention6";
background:#E6E6E6;}
span.UnresolvedMention7
{mso-style-name:"Unresolved Mention7";
background:#E6E6E6;}
span.UnresolvedMention8
{mso-style-name:"Unresolved Mention8";
background:#E6E6E6;}
span.UnresolvedMention9
{mso-style-name:"Unresolved Mention9";
background:#E6E6E6;}
span.FooterChar2
{mso-style-name:"Footer Char2";
font-family:"Arial",sans-serif;}
span.ListLabel1
{mso-style-name:"ListLabel 1";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.ListLabel2
{mso-style-name:"ListLabel 2";
font-weight:bold;}
span.ListLabel56
{mso-style-name:"ListLabel 56";
font-weight:bold;}
span.ListLabel55
{mso-style-name:"ListLabel 55";
font-weight:bold;}
span.ListLabel54
{mso-style-name:"ListLabel 54";
font-weight:bold;}
span.ListLabel53
{mso-style-name:"ListLabel 53";
font-weight:bold;}
span.ListLabel52
{mso-style-name:"ListLabel 52";
font-weight:bold;}
span.ListLabel51
{mso-style-name:"ListLabel 51";
font-weight:bold;}
span.ListLabel50
{mso-style-name:"ListLabel 50";
font-weight:bold;}
span.ListLabel49
{mso-style-name:"ListLabel 49";
font-weight:bold;}
span.ListLabel48
{mso-style-name:"ListLabel 48";
font-weight:bold;}
span.ListLabel47
{mso-style-name:"ListLabel 47";
font-weight:bold;}
span.ListLabel46
{mso-style-name:"ListLabel 46";}
span.ListLabel45
{mso-style-name:"ListLabel 45";}
span.ListLabel44
{mso-style-name:"ListLabel 44";}
span.ListLabel43
{mso-style-name:"ListLabel 43";}
span.ListLabel42
{mso-style-name:"ListLabel 42";}
span.ListLabel41
{mso-style-name:"ListLabel 41";}
span.ListLabel40
{mso-style-name:"ListLabel 40";}
span.ListLabel39
{mso-style-name:"ListLabel 39";}
span.ListLabel38
{mso-style-name:"ListLabel 38";
}
span.ListLabel37
{mso-style-name:"ListLabel 37";}
span.ListLabel36
{mso-style-name:"ListLabel 36";}
span.ListLabel35
{mso-style-name:"ListLabel 35";}
span.ListLabel34
{mso-style-name:"ListLabel 34";}
span.ListLabel33
{mso-style-name:"ListLabel 33";}
span.ListLabel32
{mso-style-name:"ListLabel 32";}
span.ListLabel31
{mso-style-name:"ListLabel 31";
font-family:"Arial",sans-serif;
letter-spacing:-.05pt;}
span.ListLabel30
{mso-style-name:"ListLabel 30";
font-family:"Arial",sans-serif;}
span.ListLabel29
{mso-style-name:"ListLabel 29";}
span.ListLabel28
{mso-style-name:"ListLabel 28";
}
span.ListLabel27
{mso-style-name:"ListLabel 27";
font-weight:bold;}
span.ListLabel26
{mso-style-name:"ListLabel 26";
font-weight:bold;}
span.ListLabel25
{mso-style-name:"ListLabel 25";}
span.ListLabel24
{mso-style-name:"ListLabel 24";}
span.ListLabel23
{mso-style-name:"ListLabel 23";}
span.ListLabel22
{mso-style-name:"ListLabel 22";}
span.ListLabel21
{mso-style-name:"ListLabel 21";}
span.ListLabel20
{mso-style-name:"ListLabel 20";}
span.ListLabel19
{mso-style-name:"ListLabel 19";}
span.ListLabel18
{mso-style-name:"ListLabel 18";}
span.ListLabel17
{mso-style-name:"ListLabel 17";
font-family:"Arial",sans-serif;
letter-spacing:-.05pt;}
span.ListLabel16
{mso-style-name:"ListLabel 16";
font-family:"Courier New";}
span.ListLabel15
{mso-style-name:"ListLabel 15";
font-family:"Courier New";}
span.ListLabel14
{mso-style-name:"ListLabel 14";
font-family:"Courier New";}
span.ListLabel13
{mso-style-name:"ListLabel 13";
}
span.ListLabel12
{mso-style-name:"ListLabel 12";
font-family:"Courier New";}
span.ListLabel11
{mso-style-name:"ListLabel 11";
font-family:"Courier New";}
span.ListLabel10
{mso-style-name:"ListLabel 10";
font-family:"Courier New";}
span.ListLabel9
{mso-style-name:"ListLabel 9";
font-family:"Courier New";}
span.ListLabel8
{mso-style-name:"ListLabel 8";
font-family:"Courier New";}
span.ListLabel7
{mso-style-name:"ListLabel 7";
font-family:"Courier New";}
span.ListLabel6
{mso-style-name:"ListLabel 6";
position:relative;
top:0pt;
font-weight:normal;
font-style:normal;
vertical-align:super;}
span.ListLabel5
{mso-style-name:"ListLabel 5";
font-weight:bold;}
span.ListLabel4
{mso-style-name:"ListLabel 4";
font-weight:normal;}
span.ListLabel3
{mso-style-name:"ListLabel 3";}
span.NumberingSymbols
{mso-style-name:"Numbering Symbols";}
span.ListLabel70
{mso-style-name:"ListLabel 70";
font-weight:bold;}
span.ListLabel71
{mso-style-name:"ListLabel 71";
font-weight:bold;}
p.1, li.1, div.1
{mso-style-name:\6807\98981;
text-indent:0cm;
page-break-before:always;
page-break-after:avoid;
text-autospace:ideograph-numeric ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
p.2, li.2, div.2
{mso-style-name:\6807\98982;
text-indent:0cm;
page-break-after:avoid;
text-autospace:ideograph-numeric ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
span.fontstyle01
{mso-style-name:fontstyle01;
font-family:"TimesNewRomanPS-BoldMT",serif;
font-weight:bold;}
p.old1, li.old1, div.old1
{mso-style-name:\6837\5F0Fold1;
mso-style-link:"\6837\5F0Fold1 Char";
text-indent:0cm;
page-break-after:avoid;
text-autospace:ideograph-numeric ideograph-other;
font-family:"Arial",sans-serif;
font-weight:bold;}
span.StandardChar
{mso-style-name:"Standard Char";
mso-style-link:Standard;
font-family:"Verdana",sans-serif;}
span.Heading3Char2
{mso-style-name:"Heading 3 Char2";
mso-style-link:"Heading 3";
font-family:"Arial",sans-serif;
font-weight:bold;}
span.old1Char
{mso-style-name:"\6837\5F0Fold1 Char";
mso-style-link:\6837\5F0Fold1;
font-family:"Arial",sans-serif;
font-weight:bold;}
span.TableBodyChar
{mso-style-name:"Table Body Char";
mso-style-link:"Table Body";
}
p.TableBody, li.TableBody, div.TableBody
{mso-style-name:"Table Body";
mso-style-link:"Table Body Char";
text-autospace:ideograph-numeric ideograph-other;
}
.MsoChpDefault
{}
.MsoPapDefault
{text-autospace:ideograph-other;}
/* Page Definitions */
@page WordSection1
{size:595.3pt 841.9pt;
layout-grid:15.85pt;}
div.WordSection1
{page:WordSection1;}
/* List Definitions */
ol
{}
ul
{}
--></style></head>
<body>
<table><tr><td width="123"><h1><span>Block/Register Name</span></h1>
</td>
<td width="86"><h1><span>Default value</span></h1>
</td>
<td width="88"><h1><span>Address(ahb)</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM_PCM_mark"><span>block:TDM_PCM</span></a></span></h1>
</td>
<td width="86"><h1></h1>
</td>
<td width="88"><h1><span>0x0</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG1_mark"><span>TDM0_PCM_REG1</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x0</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG2_mark"><span>TDM0_PCM_REG2</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x4</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG3_mark"><span>TDM0_PCM_REG3</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x8</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG4_mark"><span>TDM0_PCM_REG4</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0xc</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG5_mark"><span>TDM0_PCM_REG5</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x10</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG6_mark"><span>TDM0_PCM_REG6</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x14</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG7_mark"><span>TDM0_PCM_REG7</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x18</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG8_mark"><span>TDM0_PCM_REG8</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x1c</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG9_mark"><span>TDM0_PCM_REG9</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x20</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG10_mark"><span>TDM0_PCM_REG10</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x24</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG11_mark"><span>TDM0_PCM_REG11</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x28</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG12_mark"><span>TDM0_PCM_REG12</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x2c</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM0_PCM_REG13_mark"><span>TDM0_PCM_REG13</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x30</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG1_mark"><span>TDM1_PCM_REG1</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x40</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG2_mark"><span>TDM1_PCM_REG2</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x44</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG3_mark"><span>TDM1_PCM_REG3</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x48</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG4_mark"><span>TDM1_PCM_REG4</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x4c</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG5_mark"><span>TDM1_PCM_REG5</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x50</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG6_mark"><span>TDM1_PCM_REG6</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x54</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG7_mark"><span>TDM1_PCM_REG7</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x58</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG8_mark"><span>TDM1_PCM_REG8</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x5c</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG9_mark"><span>TDM1_PCM_REG9</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x60</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG10_mark"><span>TDM1_PCM_REG10</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x64</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG11_mark"><span>TDM1_PCM_REG11</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x68</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG12_mark"><span>TDM1_PCM_REG12</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x6c</span></h1>
</td>
</tr>
<tr><td width="123"><h1><span><a href="#TDM1_PCM_REG13_mark"><span>TDM1_PCM_REG13</span></a></span></h1>
</td>
<td width="86"><h1><span>0x0</span></h1>
</td>
<td width="88"><h1><span>0x70</span></h1>
</td>
</tr>
</table><h1><span>Revision</span></h1>
<table width="576"><tr><td width="114"><p class="Default"><span>Revision</span></p>
</td>
<td width="84"><p class="Default"></p>
</td>
<td width="90"><p class="Default"></p>
</td>
<td width="288"><p class="Default"></p>
</td>
</tr>
<tr><td width="114"><p class="Default"><span>v1.00</span></p>
</td>
<td width="84"><p class="Default"><span>202</span><span>5</span><span>/0</span><span>6</span><span>/</span><span>11</span></p>
</td>
<td width="90"><p class="Default"><span>linzhang</span></p>
</td>
<td width="288"><p class="Default"><span>Initial version</span></p>
</td>
</tr>
</table><p class="Textbody"></p>
<p class="Textbody"><a name="OLE_LINK30"></a></p>
<table width="510"><tr><td width="75"><p class="Default"><span>Register map</span></p>
</td>
<td width="95"><p class="Default"><span>Bus width in bytes</span></p>
</td>
<td width="85"><p class="Default"><span>Bu</span><span>s addressing</span></p>
</td>
<td width="76"><p class="Default"><span>Endianness</span></p>
</td>
<td width="180"><p class="Default"><span>Description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="75"><p class="Default"><span>ahb</span></p>
</td>
<td width="95"><p class="Default"><span>4</span></p>
</td>
<td width="85"><p class="Default"><span>1</span></p>
</td>
<td width="76"><p class="Default"><span>LITTLE</span></p>
</td>
<td width="180"><p class="Default"><span>The
register map for AHB bus</span></p>
</td>
</tr>
</table><p class="Standard"></p>
<h1><span>1.</span><span>TDM_PCM</span></h1>
<p class="Standard"><span>(The following table is just used by reggen
script,it will be removed in official register spec)</span></p>
<p class="Standard"></p>
<table width="357"><tr><td width="133"><p class="Standard"><a name="TDM_PCM_mark"><span>Block name</span></a></p>
</td>
<td width="224"><p class="Standard"><span>TDM_PCM</span></p>
</td>
</tr>
<tr><td width="133"><p class="Standard"><span>size</span></p>
</td>
<td width="224"><p class="Standard"><span>0xFFF</span></p>
</td>
</tr>
<tr style='height:6.25pt'><td width="357" colspan="2"><p class="Standard"></p>
</td>
</tr>
<tr><td width="133"><p class="Standard"><span>Register map name</span></p>
</td>
<td width="224"><p class="Standard"><span>Base address</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="133"><p class="Standard"><span>ahb</span></p>
</td>
<td width="224"><p class="Standard"><span>0x</span><span>000000</span><span>00</span></p>
</td>
</tr>
</table><p class="Standard"></p>
<h2><span>1.1</span><span>�TDM0_PCM_REG1</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG1_mark"><span>TDM0_PCM_REG1</span></a><a name="I2S0_PCM_REG1_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x0</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>17</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_lrck_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Enables
to generate WS signal for receiver in master mode.</span></p>
<p class="Standard"><span>Active high.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>16</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_lrck_low_first</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>This
field can determine if a high level pulse or low level pulse is generated
firstly for receiver. This field provided a flexibility for the first frame.</span></p>
<p class="Default"><span>1'b0:
a high level pulse come out firstly</span></p>
<p class="Default"><span>1'b1:
a low level pulse come out firstly</span></p>
<p class="Standard"><span>This field is
effective only after 'rx_lrck_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>15:8</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_sync_lng</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
the high phase width of WS signal for receiver in terms of bit clock cycles.</span></p>
<p class="Default"><span>'d0:
1 clock</span></p>
<p class="Default"><span>'d1:
2 clocks</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>This
field is effective only in master mode.</span></p>
<p class="Standard"><span>This field is
effective only after 'rx_lrck_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_clk_frames</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
the frame length of WS signal for receiver in terms of bit clock cycles.</span></p>
<p class="Default"><span>'d0:
1 clock</span></p>
<p class="Default"><span>'d1:
2 clocks</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>This
field is effective only in master mode.</span></p>
<p class="Default"><span>This
field is effective only after 'rx_lrck_en' is activated.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.2</span><span>TDM0_PCM_REG2</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG2_mark"><span>TDM0_PCM_REG2</span></a><a name="I2S0_PCM_REG2_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x4</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>17</span></p>
</td>
<td width="88"><p class="Standard"><span>t</span><span>x_lrck_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Enables
to generate WS signal for transmitter in master mode.</span></p>
<p class="Standard"><span>Active high.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>16</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_lrck_low_first</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>This
field can determine if a high level pulse or low level pulse is generated
firstly for transmitter. This field provided a flexibility for the first
frame.</span></p>
<p class="Default"><span>1'b0:
a high level pulse come out firstly</span></p>
<p class="Default"><span>1'b1:
a low level pulse come out firstly</span></p>
<p class="Standard"><span>This field is
effective only after 'tx_lrck_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>15:8</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_sync_lng</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
the high phase width of WS signal for transmitter in terms of bit clock
cycles.</span></p>
<p class="Default"><span>'d0:
1 clock</span></p>
<p class="Default"><span>'d1:
2 clocks</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>This field
is effective only in master mode.</span></p>
<p class="Standard"><span>This field is
effective only after 'tx_lrck_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_clk_frames</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
the frame length of WS signal for transmitter in terms of bit clock cycles.</span></p>
<p class="Default"><span>'d0:
1 clock</span></p>
<p class="Default"><span>'d1:
2 clocks</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>This field
is effective only in master mode.</span></p>
<p class="Default"><span>This
field is effective only after 'tx_lrck_en' is activated.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.3</span><span>TDM0_PCM_REG3</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG3_mark"><span>TDM0_PCM_REG3</span></a><a name="I2S0_PCM_REG3_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x8</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>3</span></p>
</td>
<td width="88"><p class="Standard"><span>lrck_share_with_rx</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>1'b0:
use tx_lrck to tx/rx data</span></p>
<p class="Default"><span>1'b1:
use rx_lrck to tx/rx data</span></p>
<p class="Standard"><span>This bit is valid only
when lrck_share_en="1"'b1.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>2</span></p>
</td>
<td width="88"><p class="Standard"><a name="OLE_LINK35"><span>lrck_share_en</span></a></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>If
set, I2S/PCM will share lrck</span></p>
<p class="Default"><span>1'b0:
share lrck disable</span></p>
<p class="Standard"><span>1'b1: share lrck
enable</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>1</span></p>
</td>
<td width="88"><p class="Standard"><span>clk_share_with_rx</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>1'b0:
use tx_clk to tx/rx data</span></p>
<p class="Default"><span>1'b1:
use rx_clk to tx/rx data</span></p>
<p class="Standard"><span>This bit is valid only
when clk_share_en="1"'b1.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>0</span></p>
</td>
<td width="88"><p class="Standard"><span>clk_share_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>If
set, I2S/PCM will share clock</span></p>
<p class="Default"><span>1'b0:
share clock disable</span></p>
<p class="Default"><span>1'b1:
share clock enable</span></p>
</td>
</tr>
</table><p class="Default"></p>
<p class="Default"></p>
<h2><span>1.4</span><span>TDM0_PCM_REG4</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG4_mark"><span>TDM0_PCM_REG4</span></a><a name="I2S0_PCM_REG4_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0xC</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>11:7</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_sa_wdt</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets the sample data
width of transmitter for all the RX channels.</span></p>
<p class="Standard"><span>'d0: 1 bit data</span></p>
<p class="Standard"><span>'d1: 2 bit data</span></p>
<p class="Standard"><span>etc.</span></p>
<p class="Standard"><span>This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>6</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_lrck_pol</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>The polarity of WS
signal for receiver can be reversed or not based on different mode.</span></p>
<p class="Standard"><span>1'b0: keep WS polarity</span></p>
<p class="Standard"><span>1'b1: reverse WS
polarity</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>4</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_order</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets which channel is received
firstly for the first frame.</span></p>
<p class="Standard"><span>1'b0: 'left then
right' order</span></p>
<p class="Standard"><span>1'b1: 'right then
left' order</span></p>
<p class="Standard"><span>This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>3</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_dshift_sel</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
if little-endian or big-endian is active.</span></p>
<p class="Default"><span>1'b0:
MSB first on RX</span></p>
<p class="Default"><span>1'b1:
LSB first on RX</span></p>
<p class="Default"><span>This
field is effective only after 'rxN_en' is activated. (N=1, 2, �, depending on
which channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>2</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_dstart_dly</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets 1-bit delay for
RX channels.</span></p>
<p class="Standard"><span>1'b0: no delay</span></p>
<p class="Standard"><span>1'b1: delays one clock
cycle</span></p>
<p class="Standard"><span>This field is only for
standard I2S (Philips) mode.</span></p>
<p class="Standard"><span>This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>1</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_master</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets if running in
master or slave mode for all the RX channels.</span></p>
<p class="Standard"><span>1'b0: running as slave</span></p>
<p class="Standard"><span>1'b1: running as
master</span></p>
<p class="Standard"><span>This field is applied
to selection of BCLK and WS signal in clock generation block.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_mode</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>I2S
mode and PCM mode have different mechanism with WS signal. The I2S mode is
based on the edge detect of WS signal, while the PCM mode is based on a slot
number.</span></p>
<p class="Default"><span>1'b0:
I2S mode</span></p>
<p class="Default"><span>1'b1:
PCM mode</span></p>
<p class="Default"><span>This
field is effective only after 'rxN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.5</span><span>TDM0_PCM_REG5</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG5_mark"><span>TDM0_PCM_REG5</span></a><a name="I2S0_PCM_REG5_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x10</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_sd_sel</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>'d0:
select serial line #1 for RX channel</span></p>
<p class="Default"><span>'d1:
select serial line #2 for RX channel</span></p>
<p class="Default"><span>'d2:
select serial line #3 for RX channel</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Standard"><span>Every RX channel has
its own rx_sd_sel signal.</span></p>
<p class="Standard"><span>For
example:</span></p>
<p class="Standard"><span>M
wires receive N channels.</span></p>
<p class="Standard"><span>If
M="3," N="6," register rx_sd_sel will be treated as [11:10], [9:8], [7:6], [5:4],
[3:2] and [1:0], each� bit indicates that whitch line transports current
channel.</span></p>
<p class="Standard"><span>rx_sd_sel={[2�b00],[2�b00],[2�b00],[2�b00],[2�b00],[2�b00]}
all of these 6 channels will be received by line #1.</span></p>
<p class="Standard"><span>rx_sd_sel={[2�b10],[2�b10],[2�b01],[2�b01],[2�b00],[2�b00]},
channel #1 and channel #2 will be received by line #1, channel #3 and channel
#4 will be received by line #2, channel #5 and channel #6 will be received by
line #3.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.6</span><span>TDM0_PCM_REG6</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG6_mark"><span>TDM0_PCM_REG6</span></a><a name="I2S0_PCM_REG6_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x14</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>31:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_slot</span></p>
</td>
<td width="37"><p class="Standard"><a name="OLE_LINK24"><span>RW</span></a></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>When
running in I2S mode, sets the delay cycles relative to the edge (positive or
negative) of WS signal for RX channel.</span></p>
<p class="Default"><span>When
running in PCM mode, sets the delay cycles relative to the positive edge of
WS signal for RX channel.</span></p>
<p class="Default"><span>'d0:
start from the 1st cycle of rx_bclk</span></p>
<p class="Default"><span>'d1:
start from the 2nd cycle of rx_bclk</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>Every
RX channel has its own rx_slot signal.</span></p>
<p class="Default"><span>Synchronous
with reg_clk domain.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.7</span><span>TDM0_PCM_REG7</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG7_mark"><span>TDM0_PCM_REG7</span></a><a name="I2S0_PCM_REG7_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x18</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>31</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_slot_ex</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Extensiong
of rx_slot when the width of rx_slot greater than 32.</span></p>
<p class="Default"><span>Unused
when the width of rx_slot less than 32.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.8</span><span>TDM0_PCM_REG8</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG8_mark"><span>TDM0_PCM_REG8</span></a><a name="I2S0_PCM_REG8_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x1C</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk159540841"><span>8</span></a></p>
</td>
<td width="88"><p class="Standard"><span>rx_mute</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Mute
the I2S or PCM Receiver (all zeros will be send).</span></p>
<p class="Default"><span>Synchronous
with reg_clk domain.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Enables
to receive data for RX channel. Active high. All the programmable signals
must be stable before this signal is active. And rx_en must be inactive
before reprogramming.</span></p>
<p class="Default"><span>Every
RX channel has its own rx_en signal.</span></p>
<p class="Default"><span>Synchronous
with reg_clk domain.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.9</span><span>TDM0_PCM_REG9</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG9_mark"><span>TDM0_PCM_REG9</span></a><a name="I2S0_PCM_REG9_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x20</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>13:9</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_sa_wdt</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets the sample data
width of transmitter for TX channel1.</span></p>
<p class="Standard"><span>'d0: 1 bit data</span></p>
<p class="Standard"><span>'d1: 2 bit data</span></p>
<p class="Standard"><span>etc�</span></p>
<p class="Standard"><span>This field is
effective only after 'tx1_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>8</span></p>
</td>
<td width="88"><p class="Standard"><span>tdm_bi</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Enables to transmit
and receive data on the same line under TDM mode.</span></p>
<p class="Standard"><span>1'b0: the RX data and
TX data is on the different line</span></p>
<p class="Standard"><span>1'b1: the RX data and
TX data is on the same line</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_out_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>The data output signal
will be tri-stated only under TDM mode.</span></p>
<p class="Standard"><span>1'b0: the out data is
not tristaed when not driven</span></p>
<p class="Standard"><span>1'b1: the out data is
tristated when not driven</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>6</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_lrck_pol</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>The polarity of WS
signal for transmitter can be reversed or not based on different mode.</span></p>
<p class="Standard"><span>1'b0: keep WS polarity</span></p>
<p class="Standard"><span>1'b1: reverse WS
polarity</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>4</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_order</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets which channel is
transmitted firstly for the first frame.</span></p>
<p class="Standard"><span>1'b0: 'left then
right' order</span></p>
<p class="Standard"><span>1'b1: 'right then
left' order</span></p>
<p class="Standard"><span>This field is
effective only after 'txN_en' is activated. (N=1, 2, ..., depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>3</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_dshift_sel</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
if little-endian or big-endian is active.</span></p>
<p class="Default"><span>1'b0:
MSB first on TX</span></p>
<p class="Default"><span>1'b1:
LSB first on TX</span></p>
<p class="Default"><span>This
field is effective only after 'txN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>2</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_dstart_dly</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets 1-bit delay for
TX channels.</span></p>
<p class="Standard"><span>1'b0: no delay</span></p>
<p class="Standard"><span>1'b1: delays one clock
cycle</span></p>
<p class="Standard"><span>This field is only for
standard I2S (Philips) mode.</span></p>
<p class="Standard"><span>This field is
effective only after 'txN_en' is activated. (N=1, 2, ..., depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>1</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_master</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets if running in
master or slave mode for all the TX channels.</span></p>
<p class="Standard"><span>1'b0: running as slave</span></p>
<p class="Standard"><span>1'b1: running as
master</span></p>
<p class="Standard"><span>This field is applied
to selection of BCLK and WS signal in clock generation block.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_mode</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>I2S
mode and PCM mode have different mechanism with WS signal. The I2S mode is
based on the edge detect of WS signal, while the PCM mode is based on a slot
number.</span></p>
<p class="Default"><span>1'b0:
I2S mode</span></p>
<p class="Default"><span>1'b1:
PCM mode</span></p>
<p class="Default"><span>This
field is effective only after 'txN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.10</span><span>TDM0_PCM_REG10</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG10_mark"><span>TDM0_PCM_REG10</span></a><a name="I2S0_PCM_REG10_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x24</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>31:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_slot</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>When
running in I2S mode, sets the delay cycles relative to the edge (positive or
negative) of WS signal for TX channel.</span></p>
<p class="Default"><span>When
running in PCM mode, sets the delay cycles relative to the positive edge of
WS signal for TX channel.</span></p>
<p class="Default"><span>'d0:
start from the 1st cycle of tx_bclk</span></p>
<p class="Default"><span>'d1:
start from the 2nd cycle of tx_bclk</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>Every
TX channel has its own tx_slot signal.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.11</span><span>TDM0_PCM_REG11</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG11_mark"><span>TDM0_PCM_REG11</span></a><a name="I2S0_PCM_REG11_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x28</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>31</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_slot_ex</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Extensiong
of tx_slot when the width of tx_slot greater than 32.</span></p>
<p class="Default"><span>Unused
when the width of tx_slot less than 32.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.12</span><span>TDM0_PCM_REG12</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG12_mark"><span>TDM0_PCM_REG12</span></a><a name="I2S0_PCM_REG12_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x2C</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_sd_sel</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>'d0:
select serial line #1 for TX channel</span></p>
<p class="Default"><span>'d1:
select serial line #2 for TX channel</span></p>
<p class="Default"><span>'d2:
select serial line #3 for TX channel</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>Every
TX channel has its own tx_sd_sel signal.</span></p>
<p class="Default"><span>For
example:</span></p>
<p class="Default"><span>M
wires transporting N channels, copy N channel�s data M times through
tx_sd_sel to select.</span></p>
<p class="Default"><span>If
M="3," N="6," register tx_sd_sel will be treated as [17:12], [11:6] and [5:0],
each 6 bit indicates that whitch channels will be transports by current wire.</span></p>
<p class="Default"><span>tx_sd_sel={[6�b000000],[
6�b000000],[ 6�b111111]}, line #1 will transport all of these 6 channels.</span></p>
<p class="Default"><span>tx_sd_sel={[6�b110000],[
6�b001100],[ 6�b000011]}, line #1 will transport #2 and #1 channel, line #2
will transport #3 and #4 channel, line #3 will transport #6 and #5 channel.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.13</span><span>TDM0_PCM_REG13</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG13_mark"><span>TDM0_PCM_REG13</span></a><a name="I2S0_PCM_REG13_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x30</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>9</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_disorder</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>When
INCLUDE_I2S_TX_FIFO, sets the multi channel�s TX(TX FIFO�s pop signal)
independent.</span></p>
<p class="Default"><span>0:
all of the TX channel�s FIFO should be pop when all channel�s data ready.</span></p>
<p class="Default"><span>1:all
of the TX channel�s independent, may cause phase shift.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>8</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_mute</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
to mute all the TX channels (all zeros will be send).</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Enables
to transmit data for TX channel*.</span></p>
<p class="Default"><span>Active
high.</span></p>
<p class="Default"><span>[Notice]
All of TX configuration fields related with TX channel* must be steady before
tx_en* is active. And tx_en* must be inactive before reconfiguration</span></p>
</td>
</tr>
</table><h2><span>1.14</span><span>TDM</span><span>1</span><span>_PCM_REG1</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG1_mark"><span>TDM1_PCM_REG1</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>4</span><span>0</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>17</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_lrck_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Enables
to generate WS signal for receiver in master mode.</span></p>
<p class="Standard"><span>Active high.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>16</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_lrck_low_first</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>This
field can determine if a high level pulse or low level pulse is generated
firstly for receiver. This field provided a flexibility for the first frame.</span></p>
<p class="Default"><span>1'b0:
a high level pulse come out firstly</span></p>
<p class="Default"><span>1'b1:
a low level pulse come out firstly</span></p>
<p class="Standard"><span>This field is
effective only after 'rx_lrck_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>15:8</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_sync_lng</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
the high phase width of WS signal for receiver in terms of bit clock cycles.</span></p>
<p class="Default"><span>'d0:
1 clock</span></p>
<p class="Default"><span>'d1:
2 clocks</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>This
field is effective only in master mode.</span></p>
<p class="Standard"><span>This field is
effective only after 'rx_lrck_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_clk_frames</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
the frame length of WS signal for receiver in terms of bit clock cycles.</span></p>
<p class="Default"><span>'d0:
1 clock</span></p>
<p class="Default"><span>'d1:
2 clocks</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>This
field is effective only in master mode.</span></p>
<p class="Default"><span>This
field is effective only after 'rx_lrck_en' is activated.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.15</span><span>TDM</span><span>1</span><span>_PCM_REG2</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG2_mark"><span>TDM1_PCM_REG2</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>4</span><span>4</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>17</span></p>
</td>
<td width="88"><p class="Standard"><span>t</span><span>x_lrck_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Enables
to generate WS signal for transmitter in master mode.</span></p>
<p class="Standard"><span>Active high.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>16</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_lrck_low_first</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>This
field can determine if a high level pulse or low level pulse is generated
firstly for transmitter. This field provided a flexibility for the first
frame.</span></p>
<p class="Default"><span>1'b0:
a high level pulse come out firstly</span></p>
<p class="Default"><span>1'b1:
a low level pulse come out firstly</span></p>
<p class="Standard"><span>This field is
effective only after 'tx_lrck_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>15:8</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_sync_lng</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
the high phase width of WS signal for transmitter in terms of bit clock
cycles.</span></p>
<p class="Default"><span>'d0:
1 clock</span></p>
<p class="Default"><span>'d1:
2 clocks</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>This
field is effective only in master mode.</span></p>
<p class="Standard"><span>This field is
effective only after 'tx_lrck_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_clk_frames</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
the frame length of WS signal for transmitter in terms of bit clock cycles.</span></p>
<p class="Default"><span>'d0:
1 clock</span></p>
<p class="Default"><span>'d1:
2 clocks</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>This
field is effective only in master mode.</span></p>
<p class="Default"><span>This
field is effective only after 'tx_lrck_en' is activated.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.16</span><span>TDM1_PCM_REG3</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG3_mark"><span>TDM1_PCM_REG3</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>4</span><span>8</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>3</span></p>
</td>
<td width="88"><p class="Standard"><span>lrck_share_with_rx</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>1'b0:
use tx_lrck to tx/rx data</span></p>
<p class="Default"><span>1'b1:
use rx_lrck to tx/rx data</span></p>
<p class="Standard"><span>This bit is valid only
when lrck_share_en="1"'b1.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>2</span></p>
</td>
<td width="88"><p class="Standard"><span>lrck_share_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>If
set, I2S/PCM will share lrck</span></p>
<p class="Default"><span>1'b0:
share lrck disable</span></p>
<p class="Standard"><span>1'b1: share lrck
enable</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>1</span></p>
</td>
<td width="88"><p class="Standard"><span>clk_share_with_rx</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>1'b0:
use tx_clk to tx/rx data</span></p>
<p class="Default"><span>1'b1:
use rx_clk to tx/rx data</span></p>
<p class="Standard"><span>This bit is valid only
when clk_share_en="1"'b1.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>0</span></p>
</td>
<td width="88"><p class="Standard"><span>clk_share_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>If
set, I2S/PCM will share clock</span></p>
<p class="Default"><span>1'b0:
share clock disable</span></p>
<p class="Default"><span>1'b1:
share clock enable</span></p>
</td>
</tr>
</table><p class="Default"></p>
<p class="Default"></p>
<h2><span>1.17</span><span>TDM1_PCM_REG4</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG4_mark"><span>TDM1_PCM_REG4</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>4</span><span>C</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>11:7</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_sa_wdt</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets the sample data
width of transmitter for all the RX channels.</span></p>
<p class="Standard"><span>'d0: 1 bit data</span></p>
<p class="Standard"><span>'d1: 2 bit data</span></p>
<p class="Standard"><span>etc.</span></p>
<p class="Standard"><span>This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>6</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_lrck_pol</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>The polarity of WS
signal for receiver can be reversed or not based on different mode.</span></p>
<p class="Standard"><span>1'b0: keep WS polarity</span></p>
<p class="Standard"><span>1'b1: reverse WS
polarity</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>4</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_order</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets which channel is
received firstly for the first frame.</span></p>
<p class="Standard"><span>1'b0: 'left then
right' order</span></p>
<p class="Standard"><span>1'b1: 'right then
left' order</span></p>
<p class="Standard"><span>This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>3</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_dshift_sel</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
if little-endian or big-endian is active.</span></p>
<p class="Default"><span>1'b0:
MSB first on RX</span></p>
<p class="Default"><span>1'b1:
LSB first on RX</span></p>
<p class="Default"><span>This
field is effective only after 'rxN_en' is activated. (N=1, 2, �, depending on
which channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>2</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_dstart_dly</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets 1-bit delay for
RX channels.</span></p>
<p class="Standard"><span>1'b0: no delay</span></p>
<p class="Standard"><span>1'b1: delays one clock
cycle</span></p>
<p class="Standard"><span>This field is only for
standard I2S (Philips) mode.</span></p>
<p class="Standard"><span>This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>1</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_master</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets if running in
master or slave mode for all the RX channels.</span></p>
<p class="Standard"><span>1'b0: running as slave</span></p>
<p class="Standard"><span>1'b1: running as
master</span></p>
<p class="Standard"><span>This field is applied
to selection of BCLK and WS signal in clock generation block.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_mode</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>I2S
mode and PCM mode have different mechanism with WS signal. The I2S mode is
based on the edge detect of WS signal, while the PCM mode is based on a slot number.</span></p>
<p class="Default"><span>1'b0:
I2S mode</span></p>
<p class="Default"><span>1'b1:
PCM mode</span></p>
<p class="Default"><span>This
field is effective only after 'rxN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.18</span><span>TDM1_PCM_REG5</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG5_mark"><span>TDM1_PCM_REG5</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>5</span><span>0</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_sd_sel</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>'d0:
select serial line #1 for RX channel</span></p>
<p class="Default"><span>'d1:
select serial line #2 for RX channel</span></p>
<p class="Default"><span>'d2:
select serial line #3 for RX channel</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Standard"><span>Every RX channel has
its own rx_sd_sel signal.</span></p>
<p class="Standard"><span>For
example:</span></p>
<p class="Standard"><span>M
wires receive N channels.</span></p>
<p class="Standard"><span>If
M="3," N="6," register rx_sd_sel will be treated as [11:10], [9:8], [7:6], [5:4],
[3:2] and [1:0], each� bit indicates that whitch line transports current
channel.</span></p>
<p class="Standard"><span>rx_sd_sel={[2�b00],[2�b00],[2�b00],[2�b00],[2�b00],[2�b00]}
all of these 6 channels will be received by line #1.</span></p>
<p class="Standard"><span>rx_sd_sel={[2�b10],[2�b10],[2�b01],[2�b01],[2�b00],[2�b00]},
channel #1 and channel #2 will be received by line #1, channel #3 and channel
#4 will be received by line #2, channel #5 and channel #6 will be received by
line #3.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.19</span><span>TDM1_PCM_REG6</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG6_mark"><span>TDM1_PCM_REG6</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>5</span><span>4</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>31:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_slot</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>When
running in I2S mode, sets the delay cycles relative to the edge (positive or
negative) of WS signal for RX channel.</span></p>
<p class="Default"><span>When running
in PCM mode, sets the delay cycles relative to the positive edge of WS signal
for RX channel.</span></p>
<p class="Default"><span>'d0:
start from the 1st cycle of rx_bclk</span></p>
<p class="Default"><span>'d1:
start from the 2nd cycle of rx_bclk</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>Every
RX channel has its own rx_slot signal.</span></p>
<p class="Default"><span>Synchronous
with reg_clk domain.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.20</span><span>TDM1_PCM_REG7</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG7_mark"><span>TDM1_PCM_REG7</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>5</span><span>8</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>31</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_slot_ex</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Extensiong
of rx_slot when the width of rx_slot greater than 32.</span></p>
<p class="Default"><span>Unused
when the width of rx_slot less than 32.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.21</span><span>TDM1_PCM_REG8</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG8_mark"><span>TDM1_PCM_REG8</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>5</span><span>C</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>8</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_mute</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Mute
the I2S or PCM Receiver (all zeros will be send).</span></p>
<p class="Default"><span>Synchronous
with reg_clk domain.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>rx_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Enables
to receive data for RX channel. Active high. All the programmable signals
must be stable before this signal is active. And rx_en must be inactive
before reprogramming.</span></p>
<p class="Default"><span>Every
RX channel has its own rx_en signal.</span></p>
<p class="Default"><span>Synchronous
with reg_clk domain.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.22</span><span>TDM1_PCM_REG9</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG9_mark"><span>TDM1_PCM_REG9</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>6</span><span>0</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>13:9</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_sa_wdt</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets the sample data
width of transmitter for TX channel1.</span></p>
<p class="Standard"><span>'d0: 1 bit data</span></p>
<p class="Standard"><span>'d1: 2 bit data</span></p>
<p class="Standard"><span>etc�</span></p>
<p class="Standard"><span>This field is
effective only after 'tx1_en' is activated.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>8</span></p>
</td>
<td width="88"><p class="Standard"><span>tdm_bi</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Enables to transmit
and receive data on the same line under TDM mode.</span></p>
<p class="Standard"><span>1'b0: the RX data and
TX data is on the different line</span></p>
<p class="Standard"><span>1'b1: the RX data and
TX data is on the same line</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_out_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>The data output signal
will be tri-stated only under TDM mode.</span></p>
<p class="Standard"><span>1'b0: the out data is
not tristaed when not driven</span></p>
<p class="Standard"><span>1'b1: the out data is
tristated when not driven</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>6</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_lrck_pol</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>The polarity of WS
signal for transmitter can be reversed or not based on different mode.</span></p>
<p class="Standard"><span>1'b0: keep WS polarity</span></p>
<p class="Standard"><span>1'b1: reverse WS
polarity</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>4</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_order</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets which channel is
transmitted firstly for the first frame.</span></p>
<p class="Standard"><span>1'b0: 'left then
right' order</span></p>
<p class="Standard"><span>1'b1: 'right then
left' order</span></p>
<p class="Standard"><span>This field is
effective only after 'txN_en' is activated. (N=1, 2, ..., depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>3</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_dshift_sel</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
if little-endian or big-endian is active.</span></p>
<p class="Default"><span>1'b0:
MSB first on TX</span></p>
<p class="Default"><span>1'b1:
LSB first on TX</span></p>
<p class="Default"><span>This
field is effective only after 'txN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>2</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_dstart_dly</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets 1-bit delay for
TX channels.</span></p>
<p class="Standard"><span>1'b0: no delay</span></p>
<p class="Standard"><span>1'b1: delays one clock
cycle</span></p>
<p class="Standard"><span>This field is only for
standard I2S (Philips) mode.</span></p>
<p class="Standard"><span>This field is
effective only after 'txN_en' is activated. (N=1, 2, ..., depending on which
channel it is.)</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>1</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_master</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Standard"><span>Sets if running in
master or slave mode for all the TX channels.</span></p>
<p class="Standard"><span>1'b0: running as slave</span></p>
<p class="Standard"><span>1'b1: running as
master</span></p>
<p class="Standard"><span>This field is applied
to selection of BCLK and WS signal in clock generation block.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_mode</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>I2S
mode and PCM mode have different mechanism with WS signal. The I2S mode is
based on the edge detect of WS signal, while the PCM mode is based on a slot
number.</span></p>
<p class="Default"><span>1'b0:
I2S mode</span></p>
<p class="Default"><span>1'b1:
PCM mode</span></p>
<p class="Default"><span>This
field is effective only after 'txN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.23</span><span>TDM1_PCM_REG10</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG10_mark"><span>TDM1_PCM_REG10</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>6</span><span>4</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>31:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_slot</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>When
running in I2S mode, sets the delay cycles relative to the edge (positive or
negative) of WS signal for TX channel.</span></p>
<p class="Default"><span>When
running in PCM mode, sets the delay cycles relative to the positive edge of
WS signal for TX channel.</span></p>
<p class="Default"><span>'d0:
start from the 1st cycle of tx_bclk</span></p>
<p class="Default"><span>'d1:
start from the 2nd cycle of tx_bclk</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>Every
TX channel has its own tx_slot signal.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.24</span><span>TDM1_PCM_REG11</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG11_mark"><span>TDM1_PCM_REG11</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>6</span><span>8</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>31</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_slot_ex</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Extensiong
of tx_slot when the width of tx_slot greater than 32.</span></p>
<p class="Default"><span>Unused
when the width of tx_slot less than 32.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.25</span><span>TDM1_PCM_REG12</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG12_mark"><span>TDM1_PCM_REG12</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>6</span><span>C</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_sd_sel</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>'d0:
select serial line #1 for TX channel</span></p>
<p class="Default"><span>'d1:
select serial line #2 for TX channel</span></p>
<p class="Default"><span>'d2: select
serial line #3 for TX channel</span></p>
<p class="Default"><span>etc.</span></p>
<p class="Default"><span>Every
TX channel has its own tx_sd_sel signal.</span></p>
<p class="Default"><span>For
example:</span></p>
<p class="Default"><span>M
wires transporting N channels, copy N channel�s data M times through
tx_sd_sel to select.</span></p>
<p class="Default"><span>If
M="3," N="6," register tx_sd_sel will be treated as [17:12], [11:6] and [5:0],
each 6 bit indicates that whitch channels will be transports by current wire.</span></p>
<p class="Default"><span>tx_sd_sel={[6�b000000],[
6�b000000],[ 6�b111111]}, line #1 will transport all of these 6 channels.</span></p>
<p class="Default"><span>tx_sd_sel={[6�b110000],[
6�b001100],[ 6�b000011]}, line #1 will transport #2 and #1 channel, line #2
will transport #3 and #4 channel, line #3 will transport #6 and #5 channel.</span></p>
</td>
</tr>
</table><p class="Default"></p>
<h2><span>1.26</span><span>TDM1_PCM_REG13</span></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG13_mark"><span>TDM1_PCM_REG13</span></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>offset</span></p>
</td>
<td width="88"><p class="Standard"><span>0x</span><span>7</span><span>0</span></p>
</td>
<td width="37"><p class="Standard"><span>size</span></p>
</td>
<td width="37"><p class="Standard"><span>32</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>0x0</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>bits</span></p>
</td>
<td width="88"><p class="Standard"><span>name</span></p>
</td>
<td width="37"><p class="Standard"><span>s/w</span></p>
</td>
<td width="37"><p class="Standard"><span>h/w</span></p>
</td>
<td width="53"><p class="Standard"><span>default</span></p>
</td>
<td width="260"><p class="Standard"><span>description</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>9</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_disorder</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>When
INCLUDE_I2S_TX_FIFO, sets the multi channel�s TX(TX FIFO�s pop signal)
independent.</span></p>
<p class="Default"><span>0:
all of the TX channel�s FIFO should be pop when all channel�s data ready.</span></p>
<p class="Default"><span>1:all
of the TX channel�s independent, may cause phase shift.</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>8</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_mute</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Sets
to mute all the TX channels (all zeros will be send).</span></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><span>7</span><span>:0</span></p>
</td>
<td width="88"><p class="Standard"><span>tx_en</span></p>
</td>
<td width="37"><p class="Standard"><span>RW</span></p>
</td>
<td width="37"><p class="Standard"><span>RO</span></p>
</td>
<td width="53"><p class="Standard"><span>0</span></p>
</td>
<td width="260"><p class="Default"><span>Enables
to transmit data for TX channel*.</span></p>
<p class="Default"><span>Active
high.</span></p>
<p class="Default"><span>[Notice]
All of TX configuration fields related with TX channel* must be steady before
tx_en* is active. And tx_en* must be inactive before reconfiguration</span></p>
</td>
</tr>
</table><p class="Default"></p>
<p class="Default"></p>
</body></html>
