-- Elementos de Sistemas
-- developed by Luciano Soares
-- file: PC.vhd
-- date: 4/4/2017

-- Contador de 16bits
-- if (reset[t] == 1) out[t+1] = 0
-- else if (load[t] == 1)  out[t+1] = in[t]
-- else if (inc[t] == 1) out[t+1] = out[t] + 1
-- else out[t+1] = out[t]

library ieee;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;

entity PC is
    port(
        clock     : in  STD_LOGIC;
        increment : in  STD_LOGIC;
        load      : in  STD_LOGIC;
        reset     : in  STD_LOGIC;
        input     : in  STD_LOGIC_VECTOR(15 downto 0);
        output    : out STD_LOGIC_VECTOR(15 downto 0) := "0000000000000000"
    );
end entity;

architecture arch of PC is
  -- Aqui declaramos sinais (fios auxiliares)
  -- e componentes (outros m√≥dulos) que serao
  -- utilizados nesse modulo.

  component Inc16 is
  port(
    a   :  in STD_LOGIC_VECTOR(15 downto 0);
    q   : out STD_LOGIC_VECTOR(15 downto 0)
  );
  end component;
SIGNAL saida, saida_antes : STD_LOGIC_VECTOR(15 downto 0) := "0000000000000000";

begin

  inc: Inc16 port map (saida, saida_antes);
  output <= saida;

  process(clock)
    begin
    if (rising_edge(clock)) then
      if (reset = '1')  then
        saida <= "0000000000000000";
      elsif (load = '1') then
        saida <= input;
      elsif (increment = '1') then
        saida <= saida_antes;
      end if;
    end if;
  end process;


end architecture;
