{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699345454510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699345454510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:24:14 2023 " "Processing started: Tue Nov 07 09:24:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699345454510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699345454510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TP5 -c PROJET " "Command: quartus_sta TP5 -c PROJET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699345454510 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699345454590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699345454751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699345454751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345454783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345454783 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699345455073 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699345455073 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1699345455073 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699345455082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] keeper " "Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] register " "Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455082 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] keeper " "Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] register " "Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455089 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] keeper " "Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] register " "Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455089 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] keeper " "Ignored filter at altera_modular_adc_control.sdc(24): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] register " "Ignored filter at altera_modular_adc_control.sdc(24): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455089 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] keeper " "Ignored filter at altera_modular_adc_control.sdc(25): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] register " "Ignored filter at altera_modular_adc_control.sdc(25): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455089 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] keeper " "Ignored filter at altera_modular_adc_control.sdc(26): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] register " "Ignored filter at altera_modular_adc_control.sdc(26): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455089 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] keeper " "Ignored filter at altera_modular_adc_control.sdc(27): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] register " "Ignored filter at altera_modular_adc_control.sdc(27): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455089 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] keeper " "Ignored filter at altera_modular_adc_control.sdc(28): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] register " "Ignored filter at altera_modular_adc_control.sdc(28): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455089 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 54 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] pin " "Ignored filter at altera_modular_adc_control.sdc(54): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 54 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455089 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 55 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] pin " "Ignored filter at altera_modular_adc_control.sdc(55): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 55 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 56 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] pin " "Ignored filter at altera_modular_adc_control.sdc(56): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 56 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 57 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] pin " "Ignored filter at altera_modular_adc_control.sdc(57): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 57 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(57): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 58 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] pin " "Ignored filter at altera_modular_adc_control.sdc(58): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 58 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(58): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 59 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] pin " "Ignored filter at altera_modular_adc_control.sdc(59): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 59 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(59): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 60 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] pin " "Ignored filter at altera_modular_adc_control.sdc(60): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 60 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(60): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 61 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] pin " "Ignored filter at altera_modular_adc_control.sdc(61): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 61 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(61): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 66 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 67 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 68 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 69 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(69): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 70 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(70): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 71 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(71): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 72 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(72): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 73 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(73): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699345455097 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699345455097 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699345455105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345455113 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clock Clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699345455113 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699345455113 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699345455113 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699345455113 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345455113 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1:inst4\|out_pulse CLK1:inst4\|out_pulse " "create_clock -period 1.000 -name CLK1:inst4\|out_pulse CLK1:inst4\|out_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699345455113 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name animation_porte:inst53\|CLKANIM:inst9\|out_pulse animation_porte:inst53\|CLKANIM:inst9\|out_pulse " "create_clock -period 1.000 -name animation_porte:inst53\|CLKANIM:inst9\|out_pulse animation_porte:inst53\|CLKANIM:inst9\|out_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699345455113 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKBUZZSHORT:inst38\|out_pulse CLKBUZZSHORT:inst38\|out_pulse " "create_clock -period 1.000 -name CLKBUZZSHORT:inst38\|out_pulse CLKBUZZSHORT:inst38\|out_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699345455113 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699345455113 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datab  to: combout " "Cell: inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699345455121 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699345455121 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699345455121 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699345455121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699345455121 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699345455121 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699345455138 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1699345455149 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699345455156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.396 " "Worst-case setup slack is -42.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.396            -489.169 Clock  " "  -42.396            -489.169 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.773             -18.493 CLKBUZZSHORT:inst38\|out_pulse  " "   -2.773             -18.493 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242             -16.114 CLK1:inst4\|out_pulse  " "   -2.242             -16.114 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.671              -6.269 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.671              -6.269 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.436               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   16.436               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345455158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 CLKBUZZSHORT:inst38\|out_pulse  " "    0.332               0.000 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 Clock  " "    0.341               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 CLK1:inst4\|out_pulse  " "    0.347               0.000 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "    0.348               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.418               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345455166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.173 " "Worst-case recovery slack is -1.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.173             -67.294 Clock  " "   -1.173             -67.294 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.287               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   18.287               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345455171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.278 " "Worst-case removal slack is 1.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 Clock  " "    1.278               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    1.396               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345455175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CLKBUZZSHORT:inst38\|out_pulse  " "   -1.403             -14.030 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CLK1:inst4\|out_pulse  " "   -1.403             -11.224 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.403              -5.612 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.639               0.000 Clock  " "    9.639               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.725               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.725               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.575               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345455178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345455178 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345455187 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699345455187 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699345455195 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699345455211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699345456054 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datab  to: combout " "Cell: inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699345456185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699345456185 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699345456185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699345456185 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699345456200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.998 " "Worst-case setup slack is -36.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.998            -412.052 Clock  " "  -36.998            -412.052 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.517             -16.504 CLKBUZZSHORT:inst38\|out_pulse  " "   -2.517             -16.504 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.018             -14.266 CLK1:inst4\|out_pulse  " "   -2.018             -14.266 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.477              -5.514 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.477              -5.514 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.654               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   16.654               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 CLKBUZZSHORT:inst38\|out_pulse  " "    0.298               0.000 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 Clock  " "    0.306               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLK1:inst4\|out_pulse  " "    0.312               0.000 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "    0.312               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.338               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.940 " "Worst-case recovery slack is -0.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940             -54.182 Clock  " "   -0.940             -54.182 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.356               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   18.356               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 Clock  " "    1.126               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    1.217               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CLKBUZZSHORT:inst38\|out_pulse  " "   -1.403             -14.030 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CLK1:inst4\|out_pulse  " "   -1.403             -11.224 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.403              -5.612 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 Clock  " "    9.688               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.713               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.713               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.631               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456224 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456232 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699345456232 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699345456240 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datab  to: combout " "Cell: inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699345456410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699345456410 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699345456410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699345456410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699345456417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.622 " "Worst-case setup slack is -4.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.622             -19.530 Clock  " "   -4.622             -19.530 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592              -2.830 CLKBUZZSHORT:inst38\|out_pulse  " "   -0.592              -2.830 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.551              -3.583 CLK1:inst4\|out_pulse  " "   -0.551              -3.583 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -0.755 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -0.226              -0.755 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.513               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   18.513               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 CLKBUZZSHORT:inst38\|out_pulse  " "    0.145               0.000 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 Clock  " "    0.148               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "    0.152               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLK1:inst4\|out_pulse  " "    0.153               0.000 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.208               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.027 " "Worst-case recovery slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.251 Clock  " "   -0.027              -0.251 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.218               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   19.218               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.415 " "Worst-case removal slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 Clock  " "    0.415               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.619               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 CLKBUZZSHORT:inst38\|out_pulse  " "   -1.000             -10.000 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 CLK1:inst4\|out_pulse  " "   -1.000              -8.000 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.000              -4.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.216               0.000 Clock  " "    9.216               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.803               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.803               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.903               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699345456448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699345456448 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.092 ns " "Worst Case Available Settling Time: 1.092 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699345456459 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699345456459 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699345457184 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699345457184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 60 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699345457257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 09:24:17 2023 " "Processing ended: Tue Nov 07 09:24:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699345457257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699345457257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699345457257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699345457257 ""}
