|lab6_7
hit_miss <= Cache:inst.hit_miss
clk => Cache:inst.clk
clk => lpm_ram_dq0:inst2.clock
read => Cache:inst.read
write => Cache:inst.write
address[0] => Cache:inst.address[0]
address[1] => Cache:inst.address[1]
address[2] => Cache:inst.address[2]
address[3] => Cache:inst.address[3]
address[4] => Cache:inst.address[4]
address[5] => Cache:inst.address[5]
address[6] => Cache:inst.address[6]
address[7] => Cache:inst.address[7]
data[0] => Cache:inst.data[0]
data[1] => Cache:inst.data[1]
data[2] => Cache:inst.data[2]
data[3] => Cache:inst.data[3]
data[4] => Cache:inst.data[4]
data[5] => Cache:inst.data[5]
data[6] => Cache:inst.data[6]
ram_wren <= Cache:inst.ram_wren
data_out[0] <= Cache:inst.data_out[0]
data_out[1] <= Cache:inst.data_out[1]
data_out[2] <= Cache:inst.data_out[2]
data_out[3] <= Cache:inst.data_out[3]
data_out[4] <= Cache:inst.data_out[4]
data_out[5] <= Cache:inst.data_out[5]
data_out[6] <= Cache:inst.data_out[6]
q[0] <= lpm_ram_dq0:inst2.q[0]
q[1] <= lpm_ram_dq0:inst2.q[1]
q[2] <= lpm_ram_dq0:inst2.q[2]
q[3] <= lpm_ram_dq0:inst2.q[3]
q[4] <= lpm_ram_dq0:inst2.q[4]
q[5] <= lpm_ram_dq0:inst2.q[5]
q[6] <= lpm_ram_dq0:inst2.q[6]
ram_addr[0] <= Cache:inst.adr[0]
ram_addr[1] <= Cache:inst.adr[1]
ram_addr[2] <= Cache:inst.adr[2]
ram_addr[3] <= Cache:inst.adr[3]
ram_addr[4] <= Cache:inst.adr[4]
ram_addr[5] <= Cache:inst.adr[5]
ram_addr[6] <= Cache:inst.adr[6]
ram_addr[7] <= Cache:inst.adr[7]
ram_data[0] <= Cache:inst.out_data_ram[0]
ram_data[1] <= Cache:inst.out_data_ram[1]
ram_data[2] <= Cache:inst.out_data_ram[2]
ram_data[3] <= Cache:inst.out_data_ram[3]
ram_data[4] <= Cache:inst.out_data_ram[4]
ram_data[5] <= Cache:inst.out_data_ram[5]
ram_data[6] <= Cache:inst.out_data_ram[6]
repl_line_num[0] <= Cache:inst.repl_line_num[0]
repl_line_num[1] <= Cache:inst.repl_line_num[1]
repl_line_num[2] <= Cache:inst.repl_line_num[2]


|lab6_7|Cache:inst
ram_wren <= write.DB_MAX_OUTPUT_PORT_TYPE
write => ram_wren.DATAIN
write => cache_line:line1.direct_write
write => cache_line:line2.direct_write
write => cache_line:line3.direct_write
write => cache_line:line4.direct_write
write => cache_line:line5.direct_write
write => cache_line:line6.direct_write
write => cache_line:line7.direct_write
write => cache_line:line0.direct_write
write => inst3.IN1
write => inst9.IN0
hit_miss <= inst1.DB_MAX_OUTPUT_PORT_TYPE
clk => cache_line:line1.clk
clk => lpm_counter1:inst21.clock
clk => lpm_dff4:in_reading.clock
clk => inst8.IN0
clk => cache_line:line2.clk
clk => cache_line:line3.clk
clk => cache_line:line4.clk
clk => cache_line:line5.clk
clk => cache_line:line6.clk
clk => cache_line:line7.clk
clk => cache_line:line0.clk
read => inst26.IN0
address[0] => lpm_dff3:inst36.data[0]
address[1] => lpm_dff3:inst36.data[1]
address[2] => lpm_dff3:inst36.data[2]
address[3] => lpm_dff3:inst36.data[3]
address[4] => lpm_dff3:inst36.data[4]
address[5] => lpm_dff3:inst36.data[5]
address[6] => lpm_dff3:inst36.data[6]
address[7] => lpm_dff3:inst36.data[7]
data[0] => BUSMUX:inst22.dataa[0]
data[1] => BUSMUX:inst22.dataa[1]
data[2] => BUSMUX:inst22.dataa[2]
data[3] => BUSMUX:inst22.dataa[3]
data[4] => BUSMUX:inst22.dataa[4]
data[5] => BUSMUX:inst22.dataa[5]
data[6] => BUSMUX:inst22.dataa[6]
ram_data[0] => BUSMUX:inst22.datab[0]
ram_data[1] => BUSMUX:inst22.datab[1]
ram_data[2] => BUSMUX:inst22.datab[2]
ram_data[3] => BUSMUX:inst22.datab[3]
ram_data[4] => BUSMUX:inst22.datab[4]
ram_data[5] => BUSMUX:inst22.datab[5]
ram_data[6] => BUSMUX:inst22.datab[6]
adr[0] <= lpm_bustri2:inst4.tridata[0]
adr[1] <= lpm_bustri2:inst4.tridata[1]
adr[2] <= lpm_bustri2:inst4.tridata[2]
adr[3] <= lpm_bustri2:inst4.tridata[3]
adr[4] <= lpm_bustri2:inst4.tridata[4]
adr[5] <= lpm_bustri2:inst4.tridata[5]
adr[6] <= lpm_bustri2:inst4.tridata[6]
adr[7] <= lpm_bustri2:inst4.tridata[7]
data_out[0] <= lpm_bustri0:inst28.tridata[0]
data_out[1] <= lpm_bustri0:inst28.tridata[1]
data_out[2] <= lpm_bustri0:inst28.tridata[2]
data_out[3] <= lpm_bustri0:inst28.tridata[3]
data_out[4] <= lpm_bustri0:inst28.tridata[4]
data_out[5] <= lpm_bustri0:inst28.tridata[5]
data_out[6] <= lpm_bustri0:inst28.tridata[6]
out_data_ram[0] <= BUSMUX:inst22.result[0]
out_data_ram[1] <= BUSMUX:inst22.result[1]
out_data_ram[2] <= BUSMUX:inst22.result[2]
out_data_ram[3] <= BUSMUX:inst22.result[3]
out_data_ram[4] <= BUSMUX:inst22.result[4]
out_data_ram[5] <= BUSMUX:inst22.result[5]
out_data_ram[6] <= BUSMUX:inst22.result[6]
repl_line_num[0] <= ln[0].DB_MAX_OUTPUT_PORT_TYPE
repl_line_num[1] <= ln[1].DB_MAX_OUTPUT_PORT_TYPE
repl_line_num[2] <= ln[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0
hit <= inst6.DB_MAX_OUTPUT_PORT_TYPE
clk => inst12.IN0
clk => lpm_counter0:LRU_counter.clock
clk => data_line:inst.clk
write => inst13.IN0
write => inst17.IN2
write => inst9.IN0
loaded => inst13.IN1
addr[0] => data_line:inst.addr[0]
addr[1] => data_line:inst.addr[1]
addr[2] => data_line:inst.addr[2]
addr[3] => lpm_dff1:tag.data[0]
addr[3] => lpm_compare1:inst5.datab[0]
addr[4] => lpm_dff1:tag.data[1]
addr[4] => lpm_compare1:inst5.datab[1]
addr[5] => lpm_dff1:tag.data[2]
addr[5] => lpm_compare1:inst5.datab[2]
addr[6] => lpm_dff1:tag.data[3]
addr[6] => lpm_compare1:inst5.datab[3]
addr[7] => lpm_dff1:tag.data[4]
addr[7] => lpm_compare1:inst5.datab[4]
is_valid <= lpm_dff4:line_valid.q
LRU[0] <= lpm_counter0:LRU_counter.q[0]
LRU[1] <= lpm_counter0:LRU_counter.q[1]
LRU[2] <= lpm_counter0:LRU_counter.q[2]
LRU[3] <= lpm_counter0:LRU_counter.q[3]
LRU[4] <= lpm_counter0:LRU_counter.q[4]
LRU[5] <= lpm_counter0:LRU_counter.q[5]
LRU[6] <= lpm_counter0:LRU_counter.q[6]
LRU[7] <= lpm_counter0:LRU_counter.q[7]
q[0] <= data_line:inst.q[0]
q[1] <= data_line:inst.q[1]
q[2] <= data_line:inst.q[2]
q[3] <= data_line:inst.q[3]
q[4] <= data_line:inst.q[4]
q[5] <= data_line:inst.q[5]
q[6] <= data_line:inst.q[6]
direct_write => inst10.IN0
direct_write => inst11.IN0
data[0] => data_line:inst.data_in[0]
data[1] => data_line:inst.data_in[1]
data[2] => data_line:inst.data_in[2]
data[3] => data_line:inst.data_in[3]
data[4] => data_line:inst.data_in[4]
data[5] => data_line:inst.data_in[5]
data[6] => data_line:inst.data_in[6]


|lab6_7|Cache:inst|cache_line:line0|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line0|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cig:auto_generated.dataa[0]
dataa[1] => cmpr_cig:auto_generated.dataa[1]
dataa[2] => cmpr_cig:auto_generated.dataa[2]
dataa[3] => cmpr_cig:auto_generated.dataa[3]
dataa[4] => cmpr_cig:auto_generated.dataa[4]
datab[0] => cmpr_cig:auto_generated.datab[0]
datab[1] => cmpr_cig:auto_generated.datab[1]
datab[2] => cmpr_cig:auto_generated.datab[2]
datab[3] => cmpr_cig:auto_generated.datab[3]
datab[4] => cmpr_cig:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line0|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|lab6_7|Cache:inst|cache_line:line0|lpm_dff1:tag
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6_7|Cache:inst|cache_line:line0|lpm_dff1:tag|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|lpm_dff4:line_valid
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
sset => lpm_ff:lpm_ff_component.sset
q <= lpm_ff:lpm_ff_component.q[0]


|lab6_7|Cache:inst|cache_line:line0|lpm_dff4:line_valid|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => dffs[0].ADATA
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|lpm_counter0:LRU_counter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6_7|Cache:inst|cache_line:line0|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component
clock => cntr_9pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_9pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9pi:auto_generated.q[0]
q[1] <= cntr_9pi:auto_generated.q[1]
q[2] <= cntr_9pi:auto_generated.q[2]
q[3] <= cntr_9pi:auto_generated.q[3]
q[4] <= cntr_9pi:auto_generated.q[4]
q[5] <= cntr_9pi:auto_generated.q[5]
q[6] <= cntr_9pi:auto_generated.q[6]
q[7] <= cntr_9pi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6_7|Cache:inst|cache_line:line0|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~17.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab6_7|Cache:inst|cache_line:line0|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line0|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_m8j:auto_generated.dataa[0]
dataa[1] => cmpr_m8j:auto_generated.dataa[1]
dataa[2] => cmpr_m8j:auto_generated.dataa[2]
dataa[3] => cmpr_m8j:auto_generated.dataa[3]
dataa[4] => cmpr_m8j:auto_generated.dataa[4]
dataa[5] => cmpr_m8j:auto_generated.dataa[5]
dataa[6] => cmpr_m8j:auto_generated.dataa[6]
dataa[7] => cmpr_m8j:auto_generated.dataa[7]
datab[0] => cmpr_m8j:auto_generated.datab[0]
datab[1] => cmpr_m8j:auto_generated.datab[1]
datab[2] => cmpr_m8j:auto_generated.datab[2]
datab[3] => cmpr_m8j:auto_generated.datab[3]
datab[4] => cmpr_m8j:auto_generated.datab[4]
datab[5] => cmpr_m8j:auto_generated.datab[5]
datab[6] => cmpr_m8j:auto_generated.datab[6]
datab[7] => cmpr_m8j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_m8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line0|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|lab6_7|Cache:inst|cache_line:line0|data_line:inst
q[0] <= lpm_mux0:inst20.result[0]
q[1] <= lpm_mux0:inst20.result[1]
q[2] <= lpm_mux0:inst20.result[2]
q[3] <= lpm_mux0:inst20.result[3]
q[4] <= lpm_mux0:inst20.result[4]
q[5] <= lpm_mux0:inst20.result[5]
q[6] <= lpm_mux0:inst20.result[6]
clk => data_cell:inst19.clk
clk => data_cell:inst18.clk
clk => data_cell:inst17.clk
clk => data_cell:inst16.clk
clk => data_cell:inst15.clk
clk => data_cell:inst14.clk
clk => data_cell:inst13.clk
clk => data_cell:inst.clk
addr[0] => 16dmux:inst4.A
addr[0] => lpm_mux0:inst20.sel[0]
addr[1] => 16dmux:inst4.B
addr[1] => lpm_mux0:inst20.sel[1]
addr[2] => 16dmux:inst4.C
addr[2] => lpm_mux0:inst20.sel[2]
write => inst5.IN0
en => data_cell:inst19.en
en => data_cell:inst18.en
en => data_cell:inst17.en
en => data_cell:inst16.en
en => data_cell:inst15.en
en => data_cell:inst14.en
en => data_cell:inst13.en
en => data_cell:inst.en
data_in[0] => data_cell:inst19.direct_in[0]
data_in[0] => data_cell:inst18.direct_in[0]
data_in[0] => data_cell:inst17.direct_in[0]
data_in[0] => data_cell:inst16.direct_in[0]
data_in[0] => data_cell:inst15.direct_in[0]
data_in[0] => data_cell:inst14.direct_in[0]
data_in[0] => data_cell:inst13.direct_in[0]
data_in[0] => data_cell:inst.direct_in[0]
data_in[0] => data_cell:inst.shift_in[0]
data_in[1] => data_cell:inst19.direct_in[1]
data_in[1] => data_cell:inst18.direct_in[1]
data_in[1] => data_cell:inst17.direct_in[1]
data_in[1] => data_cell:inst16.direct_in[1]
data_in[1] => data_cell:inst15.direct_in[1]
data_in[1] => data_cell:inst14.direct_in[1]
data_in[1] => data_cell:inst13.direct_in[1]
data_in[1] => data_cell:inst.direct_in[1]
data_in[1] => data_cell:inst.shift_in[1]
data_in[2] => data_cell:inst19.direct_in[2]
data_in[2] => data_cell:inst18.direct_in[2]
data_in[2] => data_cell:inst17.direct_in[2]
data_in[2] => data_cell:inst16.direct_in[2]
data_in[2] => data_cell:inst15.direct_in[2]
data_in[2] => data_cell:inst14.direct_in[2]
data_in[2] => data_cell:inst13.direct_in[2]
data_in[2] => data_cell:inst.direct_in[2]
data_in[2] => data_cell:inst.shift_in[2]
data_in[3] => data_cell:inst19.direct_in[3]
data_in[3] => data_cell:inst18.direct_in[3]
data_in[3] => data_cell:inst17.direct_in[3]
data_in[3] => data_cell:inst16.direct_in[3]
data_in[3] => data_cell:inst15.direct_in[3]
data_in[3] => data_cell:inst14.direct_in[3]
data_in[3] => data_cell:inst13.direct_in[3]
data_in[3] => data_cell:inst.direct_in[3]
data_in[3] => data_cell:inst.shift_in[3]
data_in[4] => data_cell:inst19.direct_in[4]
data_in[4] => data_cell:inst18.direct_in[4]
data_in[4] => data_cell:inst17.direct_in[4]
data_in[4] => data_cell:inst16.direct_in[4]
data_in[4] => data_cell:inst15.direct_in[4]
data_in[4] => data_cell:inst14.direct_in[4]
data_in[4] => data_cell:inst13.direct_in[4]
data_in[4] => data_cell:inst.direct_in[4]
data_in[4] => data_cell:inst.shift_in[4]
data_in[5] => data_cell:inst19.direct_in[5]
data_in[5] => data_cell:inst18.direct_in[5]
data_in[5] => data_cell:inst17.direct_in[5]
data_in[5] => data_cell:inst16.direct_in[5]
data_in[5] => data_cell:inst15.direct_in[5]
data_in[5] => data_cell:inst14.direct_in[5]
data_in[5] => data_cell:inst13.direct_in[5]
data_in[5] => data_cell:inst.direct_in[5]
data_in[5] => data_cell:inst.shift_in[5]
data_in[6] => data_cell:inst19.direct_in[6]
data_in[6] => data_cell:inst18.direct_in[6]
data_in[6] => data_cell:inst17.direct_in[6]
data_in[6] => data_cell:inst16.direct_in[6]
data_in[6] => data_cell:inst15.direct_in[6]
data_in[6] => data_cell:inst14.direct_in[6]
data_in[6] => data_cell:inst13.direct_in[6]
data_in[6] => data_cell:inst.direct_in[6]
data_in[6] => data_cell:inst.shift_in[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|lpm_mux0:inst20
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component
data[0][0] => mux_g4e:auto_generated.data[0]
data[0][1] => mux_g4e:auto_generated.data[1]
data[0][2] => mux_g4e:auto_generated.data[2]
data[0][3] => mux_g4e:auto_generated.data[3]
data[0][4] => mux_g4e:auto_generated.data[4]
data[0][5] => mux_g4e:auto_generated.data[5]
data[0][6] => mux_g4e:auto_generated.data[6]
data[1][0] => mux_g4e:auto_generated.data[7]
data[1][1] => mux_g4e:auto_generated.data[8]
data[1][2] => mux_g4e:auto_generated.data[9]
data[1][3] => mux_g4e:auto_generated.data[10]
data[1][4] => mux_g4e:auto_generated.data[11]
data[1][5] => mux_g4e:auto_generated.data[12]
data[1][6] => mux_g4e:auto_generated.data[13]
data[2][0] => mux_g4e:auto_generated.data[14]
data[2][1] => mux_g4e:auto_generated.data[15]
data[2][2] => mux_g4e:auto_generated.data[16]
data[2][3] => mux_g4e:auto_generated.data[17]
data[2][4] => mux_g4e:auto_generated.data[18]
data[2][5] => mux_g4e:auto_generated.data[19]
data[2][6] => mux_g4e:auto_generated.data[20]
data[3][0] => mux_g4e:auto_generated.data[21]
data[3][1] => mux_g4e:auto_generated.data[22]
data[3][2] => mux_g4e:auto_generated.data[23]
data[3][3] => mux_g4e:auto_generated.data[24]
data[3][4] => mux_g4e:auto_generated.data[25]
data[3][5] => mux_g4e:auto_generated.data[26]
data[3][6] => mux_g4e:auto_generated.data[27]
data[4][0] => mux_g4e:auto_generated.data[28]
data[4][1] => mux_g4e:auto_generated.data[29]
data[4][2] => mux_g4e:auto_generated.data[30]
data[4][3] => mux_g4e:auto_generated.data[31]
data[4][4] => mux_g4e:auto_generated.data[32]
data[4][5] => mux_g4e:auto_generated.data[33]
data[4][6] => mux_g4e:auto_generated.data[34]
data[5][0] => mux_g4e:auto_generated.data[35]
data[5][1] => mux_g4e:auto_generated.data[36]
data[5][2] => mux_g4e:auto_generated.data[37]
data[5][3] => mux_g4e:auto_generated.data[38]
data[5][4] => mux_g4e:auto_generated.data[39]
data[5][5] => mux_g4e:auto_generated.data[40]
data[5][6] => mux_g4e:auto_generated.data[41]
data[6][0] => mux_g4e:auto_generated.data[42]
data[6][1] => mux_g4e:auto_generated.data[43]
data[6][2] => mux_g4e:auto_generated.data[44]
data[6][3] => mux_g4e:auto_generated.data[45]
data[6][4] => mux_g4e:auto_generated.data[46]
data[6][5] => mux_g4e:auto_generated.data[47]
data[6][6] => mux_g4e:auto_generated.data[48]
data[7][0] => mux_g4e:auto_generated.data[49]
data[7][1] => mux_g4e:auto_generated.data[50]
data[7][2] => mux_g4e:auto_generated.data[51]
data[7][3] => mux_g4e:auto_generated.data[52]
data[7][4] => mux_g4e:auto_generated.data[53]
data[7][5] => mux_g4e:auto_generated.data[54]
data[7][6] => mux_g4e:auto_generated.data[55]
sel[0] => mux_g4e:auto_generated.sel[0]
sel[1] => mux_g4e:auto_generated.sel[1]
sel[2] => mux_g4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g4e:auto_generated.result[0]
result[1] <= mux_g4e:auto_generated.result[1]
result[2] <= mux_g4e:auto_generated.result[2]
result[3] <= mux_g4e:auto_generated.result[3]
result[4] <= mux_g4e:auto_generated.result[4]
result[5] <= mux_g4e:auto_generated.result[5]
result[6] <= mux_g4e:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component|mux_g4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
data[14] => l1_w0_n1_mux_dataout~1.IN1
data[15] => l1_w1_n1_mux_dataout~1.IN1
data[16] => l1_w2_n1_mux_dataout~1.IN1
data[17] => l1_w3_n1_mux_dataout~1.IN1
data[18] => l1_w4_n1_mux_dataout~1.IN1
data[19] => l1_w5_n1_mux_dataout~1.IN1
data[20] => l1_w6_n1_mux_dataout~1.IN1
data[21] => l1_w0_n1_mux_dataout~0.IN1
data[22] => l1_w1_n1_mux_dataout~0.IN1
data[23] => l1_w2_n1_mux_dataout~0.IN1
data[24] => l1_w3_n1_mux_dataout~0.IN1
data[25] => l1_w4_n1_mux_dataout~0.IN1
data[26] => l1_w5_n1_mux_dataout~0.IN1
data[27] => l1_w6_n1_mux_dataout~0.IN1
data[28] => l1_w0_n2_mux_dataout~1.IN1
data[29] => l1_w1_n2_mux_dataout~1.IN1
data[30] => l1_w2_n2_mux_dataout~1.IN1
data[31] => l1_w3_n2_mux_dataout~1.IN1
data[32] => l1_w4_n2_mux_dataout~1.IN1
data[33] => l1_w5_n2_mux_dataout~1.IN1
data[34] => l1_w6_n2_mux_dataout~1.IN1
data[35] => l1_w0_n2_mux_dataout~0.IN1
data[36] => l1_w1_n2_mux_dataout~0.IN1
data[37] => l1_w2_n2_mux_dataout~0.IN1
data[38] => l1_w3_n2_mux_dataout~0.IN1
data[39] => l1_w4_n2_mux_dataout~0.IN1
data[40] => l1_w5_n2_mux_dataout~0.IN1
data[41] => l1_w6_n2_mux_dataout~0.IN1
data[42] => l1_w0_n3_mux_dataout~1.IN1
data[43] => l1_w1_n3_mux_dataout~1.IN1
data[44] => l1_w2_n3_mux_dataout~1.IN1
data[45] => l1_w3_n3_mux_dataout~1.IN1
data[46] => l1_w4_n3_mux_dataout~1.IN1
data[47] => l1_w5_n3_mux_dataout~1.IN1
data[48] => l1_w6_n3_mux_dataout~1.IN1
data[49] => l1_w0_n3_mux_dataout~0.IN1
data[50] => l1_w1_n3_mux_dataout~0.IN1
data[51] => l1_w2_n3_mux_dataout~0.IN1
data[52] => l1_w3_n3_mux_dataout~0.IN1
data[53] => l1_w4_n3_mux_dataout~0.IN1
data[54] => l1_w5_n3_mux_dataout~0.IN1
data[55] => l1_w6_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~36.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~37.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~38.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~39.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~40.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~41.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~42.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~43.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~44.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~45.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~46.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~47.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~48.IN0


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst19
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst19|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst19|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst19|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst18
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst18|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst17
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst17|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst16
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst16|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst16|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst16|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst15
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst15|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst15|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst14
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst14|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst14|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst14|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst13
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst13|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst13|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst13|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line0|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|16dmux:inst20
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|CMP48:to_replace
repl_addr[0] <= BUSMUX:inst1.result[0]
repl_addr[1] <= BUSMUX:inst1.result[1]
repl_addr[2] <= Block5:inst.adr
valid0 => Block5:inst.valid0
valid1 => Block5:inst.valid1
LRU03[0] => Block5:inst.LRU0[0]
LRU03[1] => Block5:inst.LRU0[1]
LRU03[2] => Block5:inst.LRU0[2]
LRU03[3] => Block5:inst.LRU0[3]
LRU03[4] => Block5:inst.LRU0[4]
LRU03[5] => Block5:inst.LRU0[5]
LRU03[6] => Block5:inst.LRU0[6]
LRU03[7] => Block5:inst.LRU0[7]
LRU47[0] => Block5:inst.LRU1[0]
LRU47[1] => Block5:inst.LRU1[1]
LRU47[2] => Block5:inst.LRU1[2]
LRU47[3] => Block5:inst.LRU1[3]
LRU47[4] => Block5:inst.LRU1[4]
LRU47[5] => Block5:inst.LRU1[5]
LRU47[6] => Block5:inst.LRU1[6]
LRU47[7] => Block5:inst.LRU1[7]
addr03[0] => BUSMUX:inst1.dataa[0]
addr03[1] => BUSMUX:inst1.dataa[1]
addr47[0] => BUSMUX:inst1.datab[0]
addr47[1] => BUSMUX:inst1.datab[1]


|lab6_7|Cache:inst|CMP48:to_replace|Block5:inst
adr <= inst4.DB_MAX_OUTPUT_PORT_TYPE
valid0 => inst10.IN0
valid0 => inst6.IN0
valid0 => inst3.IN1
valid1 => inst6.IN1
valid1 => inst3.IN2
LRU0[0] => lpm_compare2:inst.dataa[0]
LRU0[0] => BUSMUX:inst7.dataa[0]
LRU0[1] => lpm_compare2:inst.dataa[1]
LRU0[1] => BUSMUX:inst7.dataa[1]
LRU0[2] => lpm_compare2:inst.dataa[2]
LRU0[2] => BUSMUX:inst7.dataa[2]
LRU0[3] => lpm_compare2:inst.dataa[3]
LRU0[3] => BUSMUX:inst7.dataa[3]
LRU0[4] => lpm_compare2:inst.dataa[4]
LRU0[4] => BUSMUX:inst7.dataa[4]
LRU0[5] => lpm_compare2:inst.dataa[5]
LRU0[5] => BUSMUX:inst7.dataa[5]
LRU0[6] => lpm_compare2:inst.dataa[6]
LRU0[6] => BUSMUX:inst7.dataa[6]
LRU0[7] => lpm_compare2:inst.dataa[7]
LRU0[7] => BUSMUX:inst7.dataa[7]
LRU1[0] => lpm_compare2:inst.datab[0]
LRU1[0] => BUSMUX:inst7.datab[0]
LRU1[1] => lpm_compare2:inst.datab[1]
LRU1[1] => BUSMUX:inst7.datab[1]
LRU1[2] => lpm_compare2:inst.datab[2]
LRU1[2] => BUSMUX:inst7.datab[2]
LRU1[3] => lpm_compare2:inst.datab[3]
LRU1[3] => BUSMUX:inst7.datab[3]
LRU1[4] => lpm_compare2:inst.datab[4]
LRU1[4] => BUSMUX:inst7.datab[4]
LRU1[5] => lpm_compare2:inst.datab[5]
LRU1[5] => BUSMUX:inst7.datab[5]
LRU1[6] => lpm_compare2:inst.datab[6]
LRU1[6] => BUSMUX:inst7.datab[6]
LRU1[7] => lpm_compare2:inst.datab[7]
LRU1[7] => BUSMUX:inst7.datab[7]
valid <= inst6.DB_MAX_OUTPUT_PORT_TYPE
LRU[0] <= BUSMUX:inst7.result[0]
LRU[1] <= BUSMUX:inst7.result[1]
LRU[2] <= BUSMUX:inst7.result[2]
LRU[3] <= BUSMUX:inst7.result[3]
LRU[4] <= BUSMUX:inst7.result[4]
LRU[5] <= BUSMUX:inst7.result[5]
LRU[6] <= BUSMUX:inst7.result[6]
LRU[7] <= BUSMUX:inst7.result[7]


|lab6_7|Cache:inst|CMP48:to_replace|Block5:inst|lpm_compare2:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
agb <= lpm_compare:lpm_compare_component.agb


|lab6_7|Cache:inst|CMP48:to_replace|Block5:inst|lpm_compare2:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_hig:auto_generated.dataa[0]
dataa[1] => cmpr_hig:auto_generated.dataa[1]
dataa[2] => cmpr_hig:auto_generated.dataa[2]
dataa[3] => cmpr_hig:auto_generated.dataa[3]
dataa[4] => cmpr_hig:auto_generated.dataa[4]
dataa[5] => cmpr_hig:auto_generated.dataa[5]
dataa[6] => cmpr_hig:auto_generated.dataa[6]
dataa[7] => cmpr_hig:auto_generated.dataa[7]
datab[0] => cmpr_hig:auto_generated.datab[0]
datab[1] => cmpr_hig:auto_generated.datab[1]
datab[2] => cmpr_hig:auto_generated.datab[2]
datab[3] => cmpr_hig:auto_generated.datab[3]
datab[4] => cmpr_hig:auto_generated.datab[4]
datab[5] => cmpr_hig:auto_generated.datab[5]
datab[6] => cmpr_hig:auto_generated.datab[6]
datab[7] => cmpr_hig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_hig:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|CMP48:to_replace|Block5:inst|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|lab6_7|Cache:inst|CMP48:to_replace|Block5:inst|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|lab6_7|Cache:inst|CMP48:to_replace|Block5:inst|BUSMUX:inst7|LPM_MUX:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|lab6_7|Cache:inst|CMP48:to_replace|Block5:inst|BUSMUX:inst7|LPM_MUX:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab6_7|Cache:inst|CMP48:to_replace|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|lab6_7|Cache:inst|CMP48:to_replace|BUSMUX:inst1|LPM_MUX:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|lab6_7|Cache:inst|CMP48:to_replace|BUSMUX:inst1|LPM_MUX:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|lab6_7|Cache:inst|CMP4:inst
valid <= Block5:inst2.valid
valid0 => Block5:inst.valid0
valid1 => Block5:inst.valid1
LRU0[0] => Block5:inst.LRU0[0]
LRU0[1] => Block5:inst.LRU0[1]
LRU0[2] => Block5:inst.LRU0[2]
LRU0[3] => Block5:inst.LRU0[3]
LRU0[4] => Block5:inst.LRU0[4]
LRU0[5] => Block5:inst.LRU0[5]
LRU0[6] => Block5:inst.LRU0[6]
LRU0[7] => Block5:inst.LRU0[7]
LRU1[0] => Block5:inst.LRU1[0]
LRU1[1] => Block5:inst.LRU1[1]
LRU1[2] => Block5:inst.LRU1[2]
LRU1[3] => Block5:inst.LRU1[3]
LRU1[4] => Block5:inst.LRU1[4]
LRU1[5] => Block5:inst.LRU1[5]
LRU1[6] => Block5:inst.LRU1[6]
LRU1[7] => Block5:inst.LRU1[7]
valid2 => Block5:inst1.valid0
valid3 => Block5:inst1.valid1
LRU2[0] => Block5:inst1.LRU0[0]
LRU2[1] => Block5:inst1.LRU0[1]
LRU2[2] => Block5:inst1.LRU0[2]
LRU2[3] => Block5:inst1.LRU0[3]
LRU2[4] => Block5:inst1.LRU0[4]
LRU2[5] => Block5:inst1.LRU0[5]
LRU2[6] => Block5:inst1.LRU0[6]
LRU2[7] => Block5:inst1.LRU0[7]
LRU3[0] => Block5:inst1.LRU1[0]
LRU3[1] => Block5:inst1.LRU1[1]
LRU3[2] => Block5:inst1.LRU1[2]
LRU3[3] => Block5:inst1.LRU1[3]
LRU3[4] => Block5:inst1.LRU1[4]
LRU3[5] => Block5:inst1.LRU1[5]
LRU3[6] => Block5:inst1.LRU1[6]
LRU3[7] => Block5:inst1.LRU1[7]
addr[0] <= 21mux:inst5.Y
addr[1] <= Block5:inst2.adr
LRU[0] <= Block5:inst2.LRU[0]
LRU[1] <= Block5:inst2.LRU[1]
LRU[2] <= Block5:inst2.LRU[2]
LRU[3] <= Block5:inst2.LRU[3]
LRU[4] <= Block5:inst2.LRU[4]
LRU[5] <= Block5:inst2.LRU[5]
LRU[6] <= Block5:inst2.LRU[6]
LRU[7] <= Block5:inst2.LRU[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst2
adr <= inst4.DB_MAX_OUTPUT_PORT_TYPE
valid0 => inst10.IN0
valid0 => inst6.IN0
valid0 => inst3.IN1
valid1 => inst6.IN1
valid1 => inst3.IN2
LRU0[0] => lpm_compare2:inst.dataa[0]
LRU0[0] => BUSMUX:inst7.dataa[0]
LRU0[1] => lpm_compare2:inst.dataa[1]
LRU0[1] => BUSMUX:inst7.dataa[1]
LRU0[2] => lpm_compare2:inst.dataa[2]
LRU0[2] => BUSMUX:inst7.dataa[2]
LRU0[3] => lpm_compare2:inst.dataa[3]
LRU0[3] => BUSMUX:inst7.dataa[3]
LRU0[4] => lpm_compare2:inst.dataa[4]
LRU0[4] => BUSMUX:inst7.dataa[4]
LRU0[5] => lpm_compare2:inst.dataa[5]
LRU0[5] => BUSMUX:inst7.dataa[5]
LRU0[6] => lpm_compare2:inst.dataa[6]
LRU0[6] => BUSMUX:inst7.dataa[6]
LRU0[7] => lpm_compare2:inst.dataa[7]
LRU0[7] => BUSMUX:inst7.dataa[7]
LRU1[0] => lpm_compare2:inst.datab[0]
LRU1[0] => BUSMUX:inst7.datab[0]
LRU1[1] => lpm_compare2:inst.datab[1]
LRU1[1] => BUSMUX:inst7.datab[1]
LRU1[2] => lpm_compare2:inst.datab[2]
LRU1[2] => BUSMUX:inst7.datab[2]
LRU1[3] => lpm_compare2:inst.datab[3]
LRU1[3] => BUSMUX:inst7.datab[3]
LRU1[4] => lpm_compare2:inst.datab[4]
LRU1[4] => BUSMUX:inst7.datab[4]
LRU1[5] => lpm_compare2:inst.datab[5]
LRU1[5] => BUSMUX:inst7.datab[5]
LRU1[6] => lpm_compare2:inst.datab[6]
LRU1[6] => BUSMUX:inst7.datab[6]
LRU1[7] => lpm_compare2:inst.datab[7]
LRU1[7] => BUSMUX:inst7.datab[7]
valid <= inst6.DB_MAX_OUTPUT_PORT_TYPE
LRU[0] <= BUSMUX:inst7.result[0]
LRU[1] <= BUSMUX:inst7.result[1]
LRU[2] <= BUSMUX:inst7.result[2]
LRU[3] <= BUSMUX:inst7.result[3]
LRU[4] <= BUSMUX:inst7.result[4]
LRU[5] <= BUSMUX:inst7.result[5]
LRU[6] <= BUSMUX:inst7.result[6]
LRU[7] <= BUSMUX:inst7.result[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst2|lpm_compare2:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
agb <= lpm_compare:lpm_compare_component.agb


|lab6_7|Cache:inst|CMP4:inst|Block5:inst2|lpm_compare2:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_hig:auto_generated.dataa[0]
dataa[1] => cmpr_hig:auto_generated.dataa[1]
dataa[2] => cmpr_hig:auto_generated.dataa[2]
dataa[3] => cmpr_hig:auto_generated.dataa[3]
dataa[4] => cmpr_hig:auto_generated.dataa[4]
dataa[5] => cmpr_hig:auto_generated.dataa[5]
dataa[6] => cmpr_hig:auto_generated.dataa[6]
dataa[7] => cmpr_hig:auto_generated.dataa[7]
datab[0] => cmpr_hig:auto_generated.datab[0]
datab[1] => cmpr_hig:auto_generated.datab[1]
datab[2] => cmpr_hig:auto_generated.datab[2]
datab[3] => cmpr_hig:auto_generated.datab[3]
datab[4] => cmpr_hig:auto_generated.datab[4]
datab[5] => cmpr_hig:auto_generated.datab[5]
datab[6] => cmpr_hig:auto_generated.datab[6]
datab[7] => cmpr_hig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_hig:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|CMP4:inst|Block5:inst2|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|lab6_7|Cache:inst|CMP4:inst|Block5:inst2|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst2|BUSMUX:inst7|LPM_MUX:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst2|BUSMUX:inst7|LPM_MUX:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab6_7|Cache:inst|CMP4:inst|Block5:inst
adr <= inst4.DB_MAX_OUTPUT_PORT_TYPE
valid0 => inst10.IN0
valid0 => inst6.IN0
valid0 => inst3.IN1
valid1 => inst6.IN1
valid1 => inst3.IN2
LRU0[0] => lpm_compare2:inst.dataa[0]
LRU0[0] => BUSMUX:inst7.dataa[0]
LRU0[1] => lpm_compare2:inst.dataa[1]
LRU0[1] => BUSMUX:inst7.dataa[1]
LRU0[2] => lpm_compare2:inst.dataa[2]
LRU0[2] => BUSMUX:inst7.dataa[2]
LRU0[3] => lpm_compare2:inst.dataa[3]
LRU0[3] => BUSMUX:inst7.dataa[3]
LRU0[4] => lpm_compare2:inst.dataa[4]
LRU0[4] => BUSMUX:inst7.dataa[4]
LRU0[5] => lpm_compare2:inst.dataa[5]
LRU0[5] => BUSMUX:inst7.dataa[5]
LRU0[6] => lpm_compare2:inst.dataa[6]
LRU0[6] => BUSMUX:inst7.dataa[6]
LRU0[7] => lpm_compare2:inst.dataa[7]
LRU0[7] => BUSMUX:inst7.dataa[7]
LRU1[0] => lpm_compare2:inst.datab[0]
LRU1[0] => BUSMUX:inst7.datab[0]
LRU1[1] => lpm_compare2:inst.datab[1]
LRU1[1] => BUSMUX:inst7.datab[1]
LRU1[2] => lpm_compare2:inst.datab[2]
LRU1[2] => BUSMUX:inst7.datab[2]
LRU1[3] => lpm_compare2:inst.datab[3]
LRU1[3] => BUSMUX:inst7.datab[3]
LRU1[4] => lpm_compare2:inst.datab[4]
LRU1[4] => BUSMUX:inst7.datab[4]
LRU1[5] => lpm_compare2:inst.datab[5]
LRU1[5] => BUSMUX:inst7.datab[5]
LRU1[6] => lpm_compare2:inst.datab[6]
LRU1[6] => BUSMUX:inst7.datab[6]
LRU1[7] => lpm_compare2:inst.datab[7]
LRU1[7] => BUSMUX:inst7.datab[7]
valid <= inst6.DB_MAX_OUTPUT_PORT_TYPE
LRU[0] <= BUSMUX:inst7.result[0]
LRU[1] <= BUSMUX:inst7.result[1]
LRU[2] <= BUSMUX:inst7.result[2]
LRU[3] <= BUSMUX:inst7.result[3]
LRU[4] <= BUSMUX:inst7.result[4]
LRU[5] <= BUSMUX:inst7.result[5]
LRU[6] <= BUSMUX:inst7.result[6]
LRU[7] <= BUSMUX:inst7.result[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst|lpm_compare2:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
agb <= lpm_compare:lpm_compare_component.agb


|lab6_7|Cache:inst|CMP4:inst|Block5:inst|lpm_compare2:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_hig:auto_generated.dataa[0]
dataa[1] => cmpr_hig:auto_generated.dataa[1]
dataa[2] => cmpr_hig:auto_generated.dataa[2]
dataa[3] => cmpr_hig:auto_generated.dataa[3]
dataa[4] => cmpr_hig:auto_generated.dataa[4]
dataa[5] => cmpr_hig:auto_generated.dataa[5]
dataa[6] => cmpr_hig:auto_generated.dataa[6]
dataa[7] => cmpr_hig:auto_generated.dataa[7]
datab[0] => cmpr_hig:auto_generated.datab[0]
datab[1] => cmpr_hig:auto_generated.datab[1]
datab[2] => cmpr_hig:auto_generated.datab[2]
datab[3] => cmpr_hig:auto_generated.datab[3]
datab[4] => cmpr_hig:auto_generated.datab[4]
datab[5] => cmpr_hig:auto_generated.datab[5]
datab[6] => cmpr_hig:auto_generated.datab[6]
datab[7] => cmpr_hig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_hig:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|CMP4:inst|Block5:inst|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|lab6_7|Cache:inst|CMP4:inst|Block5:inst|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst|BUSMUX:inst7|LPM_MUX:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst|BUSMUX:inst7|LPM_MUX:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab6_7|Cache:inst|CMP4:inst|Block5:inst1
adr <= inst4.DB_MAX_OUTPUT_PORT_TYPE
valid0 => inst10.IN0
valid0 => inst6.IN0
valid0 => inst3.IN1
valid1 => inst6.IN1
valid1 => inst3.IN2
LRU0[0] => lpm_compare2:inst.dataa[0]
LRU0[0] => BUSMUX:inst7.dataa[0]
LRU0[1] => lpm_compare2:inst.dataa[1]
LRU0[1] => BUSMUX:inst7.dataa[1]
LRU0[2] => lpm_compare2:inst.dataa[2]
LRU0[2] => BUSMUX:inst7.dataa[2]
LRU0[3] => lpm_compare2:inst.dataa[3]
LRU0[3] => BUSMUX:inst7.dataa[3]
LRU0[4] => lpm_compare2:inst.dataa[4]
LRU0[4] => BUSMUX:inst7.dataa[4]
LRU0[5] => lpm_compare2:inst.dataa[5]
LRU0[5] => BUSMUX:inst7.dataa[5]
LRU0[6] => lpm_compare2:inst.dataa[6]
LRU0[6] => BUSMUX:inst7.dataa[6]
LRU0[7] => lpm_compare2:inst.dataa[7]
LRU0[7] => BUSMUX:inst7.dataa[7]
LRU1[0] => lpm_compare2:inst.datab[0]
LRU1[0] => BUSMUX:inst7.datab[0]
LRU1[1] => lpm_compare2:inst.datab[1]
LRU1[1] => BUSMUX:inst7.datab[1]
LRU1[2] => lpm_compare2:inst.datab[2]
LRU1[2] => BUSMUX:inst7.datab[2]
LRU1[3] => lpm_compare2:inst.datab[3]
LRU1[3] => BUSMUX:inst7.datab[3]
LRU1[4] => lpm_compare2:inst.datab[4]
LRU1[4] => BUSMUX:inst7.datab[4]
LRU1[5] => lpm_compare2:inst.datab[5]
LRU1[5] => BUSMUX:inst7.datab[5]
LRU1[6] => lpm_compare2:inst.datab[6]
LRU1[6] => BUSMUX:inst7.datab[6]
LRU1[7] => lpm_compare2:inst.datab[7]
LRU1[7] => BUSMUX:inst7.datab[7]
valid <= inst6.DB_MAX_OUTPUT_PORT_TYPE
LRU[0] <= BUSMUX:inst7.result[0]
LRU[1] <= BUSMUX:inst7.result[1]
LRU[2] <= BUSMUX:inst7.result[2]
LRU[3] <= BUSMUX:inst7.result[3]
LRU[4] <= BUSMUX:inst7.result[4]
LRU[5] <= BUSMUX:inst7.result[5]
LRU[6] <= BUSMUX:inst7.result[6]
LRU[7] <= BUSMUX:inst7.result[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst1|lpm_compare2:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
agb <= lpm_compare:lpm_compare_component.agb


|lab6_7|Cache:inst|CMP4:inst|Block5:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_hig:auto_generated.dataa[0]
dataa[1] => cmpr_hig:auto_generated.dataa[1]
dataa[2] => cmpr_hig:auto_generated.dataa[2]
dataa[3] => cmpr_hig:auto_generated.dataa[3]
dataa[4] => cmpr_hig:auto_generated.dataa[4]
dataa[5] => cmpr_hig:auto_generated.dataa[5]
dataa[6] => cmpr_hig:auto_generated.dataa[6]
dataa[7] => cmpr_hig:auto_generated.dataa[7]
datab[0] => cmpr_hig:auto_generated.datab[0]
datab[1] => cmpr_hig:auto_generated.datab[1]
datab[2] => cmpr_hig:auto_generated.datab[2]
datab[3] => cmpr_hig:auto_generated.datab[3]
datab[4] => cmpr_hig:auto_generated.datab[4]
datab[5] => cmpr_hig:auto_generated.datab[5]
datab[6] => cmpr_hig:auto_generated.datab[6]
datab[7] => cmpr_hig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_hig:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|CMP4:inst|Block5:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|lab6_7|Cache:inst|CMP4:inst|Block5:inst1|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst1|BUSMUX:inst7|LPM_MUX:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|lab6_7|Cache:inst|CMP4:inst|Block5:inst1|BUSMUX:inst7|LPM_MUX:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab6_7|Cache:inst|CMP4:inst|21mux:inst5
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|lab6_7|Cache:inst|cache_line:line1
hit <= inst6.DB_MAX_OUTPUT_PORT_TYPE
clk => inst12.IN0
clk => lpm_counter0:LRU_counter.clock
clk => data_line:inst.clk
write => inst13.IN0
write => inst17.IN2
write => inst9.IN0
loaded => inst13.IN1
addr[0] => data_line:inst.addr[0]
addr[1] => data_line:inst.addr[1]
addr[2] => data_line:inst.addr[2]
addr[3] => lpm_dff1:tag.data[0]
addr[3] => lpm_compare1:inst5.datab[0]
addr[4] => lpm_dff1:tag.data[1]
addr[4] => lpm_compare1:inst5.datab[1]
addr[5] => lpm_dff1:tag.data[2]
addr[5] => lpm_compare1:inst5.datab[2]
addr[6] => lpm_dff1:tag.data[3]
addr[6] => lpm_compare1:inst5.datab[3]
addr[7] => lpm_dff1:tag.data[4]
addr[7] => lpm_compare1:inst5.datab[4]
is_valid <= lpm_dff4:line_valid.q
LRU[0] <= lpm_counter0:LRU_counter.q[0]
LRU[1] <= lpm_counter0:LRU_counter.q[1]
LRU[2] <= lpm_counter0:LRU_counter.q[2]
LRU[3] <= lpm_counter0:LRU_counter.q[3]
LRU[4] <= lpm_counter0:LRU_counter.q[4]
LRU[5] <= lpm_counter0:LRU_counter.q[5]
LRU[6] <= lpm_counter0:LRU_counter.q[6]
LRU[7] <= lpm_counter0:LRU_counter.q[7]
q[0] <= data_line:inst.q[0]
q[1] <= data_line:inst.q[1]
q[2] <= data_line:inst.q[2]
q[3] <= data_line:inst.q[3]
q[4] <= data_line:inst.q[4]
q[5] <= data_line:inst.q[5]
q[6] <= data_line:inst.q[6]
direct_write => inst10.IN0
direct_write => inst11.IN0
data[0] => data_line:inst.data_in[0]
data[1] => data_line:inst.data_in[1]
data[2] => data_line:inst.data_in[2]
data[3] => data_line:inst.data_in[3]
data[4] => data_line:inst.data_in[4]
data[5] => data_line:inst.data_in[5]
data[6] => data_line:inst.data_in[6]


|lab6_7|Cache:inst|cache_line:line1|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line1|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cig:auto_generated.dataa[0]
dataa[1] => cmpr_cig:auto_generated.dataa[1]
dataa[2] => cmpr_cig:auto_generated.dataa[2]
dataa[3] => cmpr_cig:auto_generated.dataa[3]
dataa[4] => cmpr_cig:auto_generated.dataa[4]
datab[0] => cmpr_cig:auto_generated.datab[0]
datab[1] => cmpr_cig:auto_generated.datab[1]
datab[2] => cmpr_cig:auto_generated.datab[2]
datab[3] => cmpr_cig:auto_generated.datab[3]
datab[4] => cmpr_cig:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line1|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|lab6_7|Cache:inst|cache_line:line1|lpm_dff1:tag
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6_7|Cache:inst|cache_line:line1|lpm_dff1:tag|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|lpm_dff4:line_valid
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
sset => lpm_ff:lpm_ff_component.sset
q <= lpm_ff:lpm_ff_component.q[0]


|lab6_7|Cache:inst|cache_line:line1|lpm_dff4:line_valid|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => dffs[0].ADATA
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|lpm_counter0:LRU_counter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6_7|Cache:inst|cache_line:line1|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component
clock => cntr_9pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_9pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9pi:auto_generated.q[0]
q[1] <= cntr_9pi:auto_generated.q[1]
q[2] <= cntr_9pi:auto_generated.q[2]
q[3] <= cntr_9pi:auto_generated.q[3]
q[4] <= cntr_9pi:auto_generated.q[4]
q[5] <= cntr_9pi:auto_generated.q[5]
q[6] <= cntr_9pi:auto_generated.q[6]
q[7] <= cntr_9pi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6_7|Cache:inst|cache_line:line1|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~17.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab6_7|Cache:inst|cache_line:line1|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line1|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_m8j:auto_generated.dataa[0]
dataa[1] => cmpr_m8j:auto_generated.dataa[1]
dataa[2] => cmpr_m8j:auto_generated.dataa[2]
dataa[3] => cmpr_m8j:auto_generated.dataa[3]
dataa[4] => cmpr_m8j:auto_generated.dataa[4]
dataa[5] => cmpr_m8j:auto_generated.dataa[5]
dataa[6] => cmpr_m8j:auto_generated.dataa[6]
dataa[7] => cmpr_m8j:auto_generated.dataa[7]
datab[0] => cmpr_m8j:auto_generated.datab[0]
datab[1] => cmpr_m8j:auto_generated.datab[1]
datab[2] => cmpr_m8j:auto_generated.datab[2]
datab[3] => cmpr_m8j:auto_generated.datab[3]
datab[4] => cmpr_m8j:auto_generated.datab[4]
datab[5] => cmpr_m8j:auto_generated.datab[5]
datab[6] => cmpr_m8j:auto_generated.datab[6]
datab[7] => cmpr_m8j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_m8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|lab6_7|Cache:inst|cache_line:line1|data_line:inst
q[0] <= lpm_mux0:inst20.result[0]
q[1] <= lpm_mux0:inst20.result[1]
q[2] <= lpm_mux0:inst20.result[2]
q[3] <= lpm_mux0:inst20.result[3]
q[4] <= lpm_mux0:inst20.result[4]
q[5] <= lpm_mux0:inst20.result[5]
q[6] <= lpm_mux0:inst20.result[6]
clk => data_cell:inst19.clk
clk => data_cell:inst18.clk
clk => data_cell:inst17.clk
clk => data_cell:inst16.clk
clk => data_cell:inst15.clk
clk => data_cell:inst14.clk
clk => data_cell:inst13.clk
clk => data_cell:inst.clk
addr[0] => 16dmux:inst4.A
addr[0] => lpm_mux0:inst20.sel[0]
addr[1] => 16dmux:inst4.B
addr[1] => lpm_mux0:inst20.sel[1]
addr[2] => 16dmux:inst4.C
addr[2] => lpm_mux0:inst20.sel[2]
write => inst5.IN0
en => data_cell:inst19.en
en => data_cell:inst18.en
en => data_cell:inst17.en
en => data_cell:inst16.en
en => data_cell:inst15.en
en => data_cell:inst14.en
en => data_cell:inst13.en
en => data_cell:inst.en
data_in[0] => data_cell:inst19.direct_in[0]
data_in[0] => data_cell:inst18.direct_in[0]
data_in[0] => data_cell:inst17.direct_in[0]
data_in[0] => data_cell:inst16.direct_in[0]
data_in[0] => data_cell:inst15.direct_in[0]
data_in[0] => data_cell:inst14.direct_in[0]
data_in[0] => data_cell:inst13.direct_in[0]
data_in[0] => data_cell:inst.direct_in[0]
data_in[0] => data_cell:inst.shift_in[0]
data_in[1] => data_cell:inst19.direct_in[1]
data_in[1] => data_cell:inst18.direct_in[1]
data_in[1] => data_cell:inst17.direct_in[1]
data_in[1] => data_cell:inst16.direct_in[1]
data_in[1] => data_cell:inst15.direct_in[1]
data_in[1] => data_cell:inst14.direct_in[1]
data_in[1] => data_cell:inst13.direct_in[1]
data_in[1] => data_cell:inst.direct_in[1]
data_in[1] => data_cell:inst.shift_in[1]
data_in[2] => data_cell:inst19.direct_in[2]
data_in[2] => data_cell:inst18.direct_in[2]
data_in[2] => data_cell:inst17.direct_in[2]
data_in[2] => data_cell:inst16.direct_in[2]
data_in[2] => data_cell:inst15.direct_in[2]
data_in[2] => data_cell:inst14.direct_in[2]
data_in[2] => data_cell:inst13.direct_in[2]
data_in[2] => data_cell:inst.direct_in[2]
data_in[2] => data_cell:inst.shift_in[2]
data_in[3] => data_cell:inst19.direct_in[3]
data_in[3] => data_cell:inst18.direct_in[3]
data_in[3] => data_cell:inst17.direct_in[3]
data_in[3] => data_cell:inst16.direct_in[3]
data_in[3] => data_cell:inst15.direct_in[3]
data_in[3] => data_cell:inst14.direct_in[3]
data_in[3] => data_cell:inst13.direct_in[3]
data_in[3] => data_cell:inst.direct_in[3]
data_in[3] => data_cell:inst.shift_in[3]
data_in[4] => data_cell:inst19.direct_in[4]
data_in[4] => data_cell:inst18.direct_in[4]
data_in[4] => data_cell:inst17.direct_in[4]
data_in[4] => data_cell:inst16.direct_in[4]
data_in[4] => data_cell:inst15.direct_in[4]
data_in[4] => data_cell:inst14.direct_in[4]
data_in[4] => data_cell:inst13.direct_in[4]
data_in[4] => data_cell:inst.direct_in[4]
data_in[4] => data_cell:inst.shift_in[4]
data_in[5] => data_cell:inst19.direct_in[5]
data_in[5] => data_cell:inst18.direct_in[5]
data_in[5] => data_cell:inst17.direct_in[5]
data_in[5] => data_cell:inst16.direct_in[5]
data_in[5] => data_cell:inst15.direct_in[5]
data_in[5] => data_cell:inst14.direct_in[5]
data_in[5] => data_cell:inst13.direct_in[5]
data_in[5] => data_cell:inst.direct_in[5]
data_in[5] => data_cell:inst.shift_in[5]
data_in[6] => data_cell:inst19.direct_in[6]
data_in[6] => data_cell:inst18.direct_in[6]
data_in[6] => data_cell:inst17.direct_in[6]
data_in[6] => data_cell:inst16.direct_in[6]
data_in[6] => data_cell:inst15.direct_in[6]
data_in[6] => data_cell:inst14.direct_in[6]
data_in[6] => data_cell:inst13.direct_in[6]
data_in[6] => data_cell:inst.direct_in[6]
data_in[6] => data_cell:inst.shift_in[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|lpm_mux0:inst20
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component
data[0][0] => mux_g4e:auto_generated.data[0]
data[0][1] => mux_g4e:auto_generated.data[1]
data[0][2] => mux_g4e:auto_generated.data[2]
data[0][3] => mux_g4e:auto_generated.data[3]
data[0][4] => mux_g4e:auto_generated.data[4]
data[0][5] => mux_g4e:auto_generated.data[5]
data[0][6] => mux_g4e:auto_generated.data[6]
data[1][0] => mux_g4e:auto_generated.data[7]
data[1][1] => mux_g4e:auto_generated.data[8]
data[1][2] => mux_g4e:auto_generated.data[9]
data[1][3] => mux_g4e:auto_generated.data[10]
data[1][4] => mux_g4e:auto_generated.data[11]
data[1][5] => mux_g4e:auto_generated.data[12]
data[1][6] => mux_g4e:auto_generated.data[13]
data[2][0] => mux_g4e:auto_generated.data[14]
data[2][1] => mux_g4e:auto_generated.data[15]
data[2][2] => mux_g4e:auto_generated.data[16]
data[2][3] => mux_g4e:auto_generated.data[17]
data[2][4] => mux_g4e:auto_generated.data[18]
data[2][5] => mux_g4e:auto_generated.data[19]
data[2][6] => mux_g4e:auto_generated.data[20]
data[3][0] => mux_g4e:auto_generated.data[21]
data[3][1] => mux_g4e:auto_generated.data[22]
data[3][2] => mux_g4e:auto_generated.data[23]
data[3][3] => mux_g4e:auto_generated.data[24]
data[3][4] => mux_g4e:auto_generated.data[25]
data[3][5] => mux_g4e:auto_generated.data[26]
data[3][6] => mux_g4e:auto_generated.data[27]
data[4][0] => mux_g4e:auto_generated.data[28]
data[4][1] => mux_g4e:auto_generated.data[29]
data[4][2] => mux_g4e:auto_generated.data[30]
data[4][3] => mux_g4e:auto_generated.data[31]
data[4][4] => mux_g4e:auto_generated.data[32]
data[4][5] => mux_g4e:auto_generated.data[33]
data[4][6] => mux_g4e:auto_generated.data[34]
data[5][0] => mux_g4e:auto_generated.data[35]
data[5][1] => mux_g4e:auto_generated.data[36]
data[5][2] => mux_g4e:auto_generated.data[37]
data[5][3] => mux_g4e:auto_generated.data[38]
data[5][4] => mux_g4e:auto_generated.data[39]
data[5][5] => mux_g4e:auto_generated.data[40]
data[5][6] => mux_g4e:auto_generated.data[41]
data[6][0] => mux_g4e:auto_generated.data[42]
data[6][1] => mux_g4e:auto_generated.data[43]
data[6][2] => mux_g4e:auto_generated.data[44]
data[6][3] => mux_g4e:auto_generated.data[45]
data[6][4] => mux_g4e:auto_generated.data[46]
data[6][5] => mux_g4e:auto_generated.data[47]
data[6][6] => mux_g4e:auto_generated.data[48]
data[7][0] => mux_g4e:auto_generated.data[49]
data[7][1] => mux_g4e:auto_generated.data[50]
data[7][2] => mux_g4e:auto_generated.data[51]
data[7][3] => mux_g4e:auto_generated.data[52]
data[7][4] => mux_g4e:auto_generated.data[53]
data[7][5] => mux_g4e:auto_generated.data[54]
data[7][6] => mux_g4e:auto_generated.data[55]
sel[0] => mux_g4e:auto_generated.sel[0]
sel[1] => mux_g4e:auto_generated.sel[1]
sel[2] => mux_g4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g4e:auto_generated.result[0]
result[1] <= mux_g4e:auto_generated.result[1]
result[2] <= mux_g4e:auto_generated.result[2]
result[3] <= mux_g4e:auto_generated.result[3]
result[4] <= mux_g4e:auto_generated.result[4]
result[5] <= mux_g4e:auto_generated.result[5]
result[6] <= mux_g4e:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component|mux_g4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
data[14] => l1_w0_n1_mux_dataout~1.IN1
data[15] => l1_w1_n1_mux_dataout~1.IN1
data[16] => l1_w2_n1_mux_dataout~1.IN1
data[17] => l1_w3_n1_mux_dataout~1.IN1
data[18] => l1_w4_n1_mux_dataout~1.IN1
data[19] => l1_w5_n1_mux_dataout~1.IN1
data[20] => l1_w6_n1_mux_dataout~1.IN1
data[21] => l1_w0_n1_mux_dataout~0.IN1
data[22] => l1_w1_n1_mux_dataout~0.IN1
data[23] => l1_w2_n1_mux_dataout~0.IN1
data[24] => l1_w3_n1_mux_dataout~0.IN1
data[25] => l1_w4_n1_mux_dataout~0.IN1
data[26] => l1_w5_n1_mux_dataout~0.IN1
data[27] => l1_w6_n1_mux_dataout~0.IN1
data[28] => l1_w0_n2_mux_dataout~1.IN1
data[29] => l1_w1_n2_mux_dataout~1.IN1
data[30] => l1_w2_n2_mux_dataout~1.IN1
data[31] => l1_w3_n2_mux_dataout~1.IN1
data[32] => l1_w4_n2_mux_dataout~1.IN1
data[33] => l1_w5_n2_mux_dataout~1.IN1
data[34] => l1_w6_n2_mux_dataout~1.IN1
data[35] => l1_w0_n2_mux_dataout~0.IN1
data[36] => l1_w1_n2_mux_dataout~0.IN1
data[37] => l1_w2_n2_mux_dataout~0.IN1
data[38] => l1_w3_n2_mux_dataout~0.IN1
data[39] => l1_w4_n2_mux_dataout~0.IN1
data[40] => l1_w5_n2_mux_dataout~0.IN1
data[41] => l1_w6_n2_mux_dataout~0.IN1
data[42] => l1_w0_n3_mux_dataout~1.IN1
data[43] => l1_w1_n3_mux_dataout~1.IN1
data[44] => l1_w2_n3_mux_dataout~1.IN1
data[45] => l1_w3_n3_mux_dataout~1.IN1
data[46] => l1_w4_n3_mux_dataout~1.IN1
data[47] => l1_w5_n3_mux_dataout~1.IN1
data[48] => l1_w6_n3_mux_dataout~1.IN1
data[49] => l1_w0_n3_mux_dataout~0.IN1
data[50] => l1_w1_n3_mux_dataout~0.IN1
data[51] => l1_w2_n3_mux_dataout~0.IN1
data[52] => l1_w3_n3_mux_dataout~0.IN1
data[53] => l1_w4_n3_mux_dataout~0.IN1
data[54] => l1_w5_n3_mux_dataout~0.IN1
data[55] => l1_w6_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~36.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~37.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~38.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~39.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~40.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~41.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~42.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~43.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~44.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~45.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~46.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~47.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~48.IN0


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst19
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst19|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst19|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst19|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst18
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst18|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst17
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst17|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst16
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst16|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst16|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst16|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst15
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst15|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst15|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst14
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst14|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst14|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst14|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst13
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst13|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst13|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst13|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line1|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|lpm_compare3:inst32
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6_7|Cache:inst|lpm_compare3:inst32|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i8j:auto_generated.dataa[0]
dataa[1] => cmpr_i8j:auto_generated.dataa[1]
dataa[2] => cmpr_i8j:auto_generated.dataa[2]
dataa[3] => cmpr_i8j:auto_generated.dataa[3]
datab[0] => cmpr_i8j:auto_generated.datab[0]
datab[1] => cmpr_i8j:auto_generated.datab[1]
datab[2] => cmpr_i8j:auto_generated.datab[2]
datab[3] => cmpr_i8j:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_i8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|lpm_compare3:inst32|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|lab6_7|Cache:inst|lpm_add_sub0:inst38
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]


|lab6_7|Cache:inst|lpm_add_sub0:inst38|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_vph:auto_generated.dataa[0]
dataa[1] => add_sub_vph:auto_generated.dataa[1]
dataa[2] => add_sub_vph:auto_generated.dataa[2]
dataa[3] => add_sub_vph:auto_generated.dataa[3]
datab[0] => add_sub_vph:auto_generated.datab[0]
datab[1] => add_sub_vph:auto_generated.datab[1]
datab[2] => add_sub_vph:auto_generated.datab[2]
datab[3] => add_sub_vph:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vph:auto_generated.result[0]
result[1] <= add_sub_vph:auto_generated.result[1]
result[2] <= add_sub_vph:auto_generated.result[2]
result[3] <= add_sub_vph:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|lab6_7|Cache:inst|lpm_add_sub0:inst38|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated
dataa[0] => op_1.IN7
dataa[1] => op_1.IN5
dataa[2] => op_1.IN3
dataa[3] => op_1.IN1
datab[0] => op_1.IN8
datab[1] => op_1.IN6
datab[2] => op_1.IN4
datab[3] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_counter1:inst21
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|lab6_7|Cache:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component
clock => cntr_5pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_5pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_5pi:auto_generated.q[0]
q[1] <= cntr_5pi:auto_generated.q[1]
q[2] <= cntr_5pi:auto_generated.q[2]
q[3] <= cntr_5pi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6_7|Cache:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~9.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
sclr => _~9.IN1
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab6_7|Cache:inst|lpm_dff4:in_reading
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
sset => lpm_ff:lpm_ff_component.sset
q <= lpm_ff:lpm_ff_component.q[0]


|lab6_7|Cache:inst|lpm_dff4:in_reading|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => dffs[0].ADATA
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_dff3:inst36
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab6_7|Cache:inst|lpm_dff3:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|BUSMUX:inst22
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|BUSMUX:inst22|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|BUSMUX:inst22|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line2
hit <= inst6.DB_MAX_OUTPUT_PORT_TYPE
clk => inst12.IN0
clk => lpm_counter0:LRU_counter.clock
clk => data_line:inst.clk
write => inst13.IN0
write => inst17.IN2
write => inst9.IN0
loaded => inst13.IN1
addr[0] => data_line:inst.addr[0]
addr[1] => data_line:inst.addr[1]
addr[2] => data_line:inst.addr[2]
addr[3] => lpm_dff1:tag.data[0]
addr[3] => lpm_compare1:inst5.datab[0]
addr[4] => lpm_dff1:tag.data[1]
addr[4] => lpm_compare1:inst5.datab[1]
addr[5] => lpm_dff1:tag.data[2]
addr[5] => lpm_compare1:inst5.datab[2]
addr[6] => lpm_dff1:tag.data[3]
addr[6] => lpm_compare1:inst5.datab[3]
addr[7] => lpm_dff1:tag.data[4]
addr[7] => lpm_compare1:inst5.datab[4]
is_valid <= lpm_dff4:line_valid.q
LRU[0] <= lpm_counter0:LRU_counter.q[0]
LRU[1] <= lpm_counter0:LRU_counter.q[1]
LRU[2] <= lpm_counter0:LRU_counter.q[2]
LRU[3] <= lpm_counter0:LRU_counter.q[3]
LRU[4] <= lpm_counter0:LRU_counter.q[4]
LRU[5] <= lpm_counter0:LRU_counter.q[5]
LRU[6] <= lpm_counter0:LRU_counter.q[6]
LRU[7] <= lpm_counter0:LRU_counter.q[7]
q[0] <= data_line:inst.q[0]
q[1] <= data_line:inst.q[1]
q[2] <= data_line:inst.q[2]
q[3] <= data_line:inst.q[3]
q[4] <= data_line:inst.q[4]
q[5] <= data_line:inst.q[5]
q[6] <= data_line:inst.q[6]
direct_write => inst10.IN0
direct_write => inst11.IN0
data[0] => data_line:inst.data_in[0]
data[1] => data_line:inst.data_in[1]
data[2] => data_line:inst.data_in[2]
data[3] => data_line:inst.data_in[3]
data[4] => data_line:inst.data_in[4]
data[5] => data_line:inst.data_in[5]
data[6] => data_line:inst.data_in[6]


|lab6_7|Cache:inst|cache_line:line2|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line2|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cig:auto_generated.dataa[0]
dataa[1] => cmpr_cig:auto_generated.dataa[1]
dataa[2] => cmpr_cig:auto_generated.dataa[2]
dataa[3] => cmpr_cig:auto_generated.dataa[3]
dataa[4] => cmpr_cig:auto_generated.dataa[4]
datab[0] => cmpr_cig:auto_generated.datab[0]
datab[1] => cmpr_cig:auto_generated.datab[1]
datab[2] => cmpr_cig:auto_generated.datab[2]
datab[3] => cmpr_cig:auto_generated.datab[3]
datab[4] => cmpr_cig:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line2|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|lab6_7|Cache:inst|cache_line:line2|lpm_dff1:tag
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6_7|Cache:inst|cache_line:line2|lpm_dff1:tag|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|lpm_dff4:line_valid
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
sset => lpm_ff:lpm_ff_component.sset
q <= lpm_ff:lpm_ff_component.q[0]


|lab6_7|Cache:inst|cache_line:line2|lpm_dff4:line_valid|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => dffs[0].ADATA
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|lpm_counter0:LRU_counter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6_7|Cache:inst|cache_line:line2|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component
clock => cntr_9pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_9pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9pi:auto_generated.q[0]
q[1] <= cntr_9pi:auto_generated.q[1]
q[2] <= cntr_9pi:auto_generated.q[2]
q[3] <= cntr_9pi:auto_generated.q[3]
q[4] <= cntr_9pi:auto_generated.q[4]
q[5] <= cntr_9pi:auto_generated.q[5]
q[6] <= cntr_9pi:auto_generated.q[6]
q[7] <= cntr_9pi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6_7|Cache:inst|cache_line:line2|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~17.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab6_7|Cache:inst|cache_line:line2|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line2|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_m8j:auto_generated.dataa[0]
dataa[1] => cmpr_m8j:auto_generated.dataa[1]
dataa[2] => cmpr_m8j:auto_generated.dataa[2]
dataa[3] => cmpr_m8j:auto_generated.dataa[3]
dataa[4] => cmpr_m8j:auto_generated.dataa[4]
dataa[5] => cmpr_m8j:auto_generated.dataa[5]
dataa[6] => cmpr_m8j:auto_generated.dataa[6]
dataa[7] => cmpr_m8j:auto_generated.dataa[7]
datab[0] => cmpr_m8j:auto_generated.datab[0]
datab[1] => cmpr_m8j:auto_generated.datab[1]
datab[2] => cmpr_m8j:auto_generated.datab[2]
datab[3] => cmpr_m8j:auto_generated.datab[3]
datab[4] => cmpr_m8j:auto_generated.datab[4]
datab[5] => cmpr_m8j:auto_generated.datab[5]
datab[6] => cmpr_m8j:auto_generated.datab[6]
datab[7] => cmpr_m8j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_m8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|lab6_7|Cache:inst|cache_line:line2|data_line:inst
q[0] <= lpm_mux0:inst20.result[0]
q[1] <= lpm_mux0:inst20.result[1]
q[2] <= lpm_mux0:inst20.result[2]
q[3] <= lpm_mux0:inst20.result[3]
q[4] <= lpm_mux0:inst20.result[4]
q[5] <= lpm_mux0:inst20.result[5]
q[6] <= lpm_mux0:inst20.result[6]
clk => data_cell:inst19.clk
clk => data_cell:inst18.clk
clk => data_cell:inst17.clk
clk => data_cell:inst16.clk
clk => data_cell:inst15.clk
clk => data_cell:inst14.clk
clk => data_cell:inst13.clk
clk => data_cell:inst.clk
addr[0] => 16dmux:inst4.A
addr[0] => lpm_mux0:inst20.sel[0]
addr[1] => 16dmux:inst4.B
addr[1] => lpm_mux0:inst20.sel[1]
addr[2] => 16dmux:inst4.C
addr[2] => lpm_mux0:inst20.sel[2]
write => inst5.IN0
en => data_cell:inst19.en
en => data_cell:inst18.en
en => data_cell:inst17.en
en => data_cell:inst16.en
en => data_cell:inst15.en
en => data_cell:inst14.en
en => data_cell:inst13.en
en => data_cell:inst.en
data_in[0] => data_cell:inst19.direct_in[0]
data_in[0] => data_cell:inst18.direct_in[0]
data_in[0] => data_cell:inst17.direct_in[0]
data_in[0] => data_cell:inst16.direct_in[0]
data_in[0] => data_cell:inst15.direct_in[0]
data_in[0] => data_cell:inst14.direct_in[0]
data_in[0] => data_cell:inst13.direct_in[0]
data_in[0] => data_cell:inst.direct_in[0]
data_in[0] => data_cell:inst.shift_in[0]
data_in[1] => data_cell:inst19.direct_in[1]
data_in[1] => data_cell:inst18.direct_in[1]
data_in[1] => data_cell:inst17.direct_in[1]
data_in[1] => data_cell:inst16.direct_in[1]
data_in[1] => data_cell:inst15.direct_in[1]
data_in[1] => data_cell:inst14.direct_in[1]
data_in[1] => data_cell:inst13.direct_in[1]
data_in[1] => data_cell:inst.direct_in[1]
data_in[1] => data_cell:inst.shift_in[1]
data_in[2] => data_cell:inst19.direct_in[2]
data_in[2] => data_cell:inst18.direct_in[2]
data_in[2] => data_cell:inst17.direct_in[2]
data_in[2] => data_cell:inst16.direct_in[2]
data_in[2] => data_cell:inst15.direct_in[2]
data_in[2] => data_cell:inst14.direct_in[2]
data_in[2] => data_cell:inst13.direct_in[2]
data_in[2] => data_cell:inst.direct_in[2]
data_in[2] => data_cell:inst.shift_in[2]
data_in[3] => data_cell:inst19.direct_in[3]
data_in[3] => data_cell:inst18.direct_in[3]
data_in[3] => data_cell:inst17.direct_in[3]
data_in[3] => data_cell:inst16.direct_in[3]
data_in[3] => data_cell:inst15.direct_in[3]
data_in[3] => data_cell:inst14.direct_in[3]
data_in[3] => data_cell:inst13.direct_in[3]
data_in[3] => data_cell:inst.direct_in[3]
data_in[3] => data_cell:inst.shift_in[3]
data_in[4] => data_cell:inst19.direct_in[4]
data_in[4] => data_cell:inst18.direct_in[4]
data_in[4] => data_cell:inst17.direct_in[4]
data_in[4] => data_cell:inst16.direct_in[4]
data_in[4] => data_cell:inst15.direct_in[4]
data_in[4] => data_cell:inst14.direct_in[4]
data_in[4] => data_cell:inst13.direct_in[4]
data_in[4] => data_cell:inst.direct_in[4]
data_in[4] => data_cell:inst.shift_in[4]
data_in[5] => data_cell:inst19.direct_in[5]
data_in[5] => data_cell:inst18.direct_in[5]
data_in[5] => data_cell:inst17.direct_in[5]
data_in[5] => data_cell:inst16.direct_in[5]
data_in[5] => data_cell:inst15.direct_in[5]
data_in[5] => data_cell:inst14.direct_in[5]
data_in[5] => data_cell:inst13.direct_in[5]
data_in[5] => data_cell:inst.direct_in[5]
data_in[5] => data_cell:inst.shift_in[5]
data_in[6] => data_cell:inst19.direct_in[6]
data_in[6] => data_cell:inst18.direct_in[6]
data_in[6] => data_cell:inst17.direct_in[6]
data_in[6] => data_cell:inst16.direct_in[6]
data_in[6] => data_cell:inst15.direct_in[6]
data_in[6] => data_cell:inst14.direct_in[6]
data_in[6] => data_cell:inst13.direct_in[6]
data_in[6] => data_cell:inst.direct_in[6]
data_in[6] => data_cell:inst.shift_in[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|lpm_mux0:inst20
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component
data[0][0] => mux_g4e:auto_generated.data[0]
data[0][1] => mux_g4e:auto_generated.data[1]
data[0][2] => mux_g4e:auto_generated.data[2]
data[0][3] => mux_g4e:auto_generated.data[3]
data[0][4] => mux_g4e:auto_generated.data[4]
data[0][5] => mux_g4e:auto_generated.data[5]
data[0][6] => mux_g4e:auto_generated.data[6]
data[1][0] => mux_g4e:auto_generated.data[7]
data[1][1] => mux_g4e:auto_generated.data[8]
data[1][2] => mux_g4e:auto_generated.data[9]
data[1][3] => mux_g4e:auto_generated.data[10]
data[1][4] => mux_g4e:auto_generated.data[11]
data[1][5] => mux_g4e:auto_generated.data[12]
data[1][6] => mux_g4e:auto_generated.data[13]
data[2][0] => mux_g4e:auto_generated.data[14]
data[2][1] => mux_g4e:auto_generated.data[15]
data[2][2] => mux_g4e:auto_generated.data[16]
data[2][3] => mux_g4e:auto_generated.data[17]
data[2][4] => mux_g4e:auto_generated.data[18]
data[2][5] => mux_g4e:auto_generated.data[19]
data[2][6] => mux_g4e:auto_generated.data[20]
data[3][0] => mux_g4e:auto_generated.data[21]
data[3][1] => mux_g4e:auto_generated.data[22]
data[3][2] => mux_g4e:auto_generated.data[23]
data[3][3] => mux_g4e:auto_generated.data[24]
data[3][4] => mux_g4e:auto_generated.data[25]
data[3][5] => mux_g4e:auto_generated.data[26]
data[3][6] => mux_g4e:auto_generated.data[27]
data[4][0] => mux_g4e:auto_generated.data[28]
data[4][1] => mux_g4e:auto_generated.data[29]
data[4][2] => mux_g4e:auto_generated.data[30]
data[4][3] => mux_g4e:auto_generated.data[31]
data[4][4] => mux_g4e:auto_generated.data[32]
data[4][5] => mux_g4e:auto_generated.data[33]
data[4][6] => mux_g4e:auto_generated.data[34]
data[5][0] => mux_g4e:auto_generated.data[35]
data[5][1] => mux_g4e:auto_generated.data[36]
data[5][2] => mux_g4e:auto_generated.data[37]
data[5][3] => mux_g4e:auto_generated.data[38]
data[5][4] => mux_g4e:auto_generated.data[39]
data[5][5] => mux_g4e:auto_generated.data[40]
data[5][6] => mux_g4e:auto_generated.data[41]
data[6][0] => mux_g4e:auto_generated.data[42]
data[6][1] => mux_g4e:auto_generated.data[43]
data[6][2] => mux_g4e:auto_generated.data[44]
data[6][3] => mux_g4e:auto_generated.data[45]
data[6][4] => mux_g4e:auto_generated.data[46]
data[6][5] => mux_g4e:auto_generated.data[47]
data[6][6] => mux_g4e:auto_generated.data[48]
data[7][0] => mux_g4e:auto_generated.data[49]
data[7][1] => mux_g4e:auto_generated.data[50]
data[7][2] => mux_g4e:auto_generated.data[51]
data[7][3] => mux_g4e:auto_generated.data[52]
data[7][4] => mux_g4e:auto_generated.data[53]
data[7][5] => mux_g4e:auto_generated.data[54]
data[7][6] => mux_g4e:auto_generated.data[55]
sel[0] => mux_g4e:auto_generated.sel[0]
sel[1] => mux_g4e:auto_generated.sel[1]
sel[2] => mux_g4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g4e:auto_generated.result[0]
result[1] <= mux_g4e:auto_generated.result[1]
result[2] <= mux_g4e:auto_generated.result[2]
result[3] <= mux_g4e:auto_generated.result[3]
result[4] <= mux_g4e:auto_generated.result[4]
result[5] <= mux_g4e:auto_generated.result[5]
result[6] <= mux_g4e:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component|mux_g4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
data[14] => l1_w0_n1_mux_dataout~1.IN1
data[15] => l1_w1_n1_mux_dataout~1.IN1
data[16] => l1_w2_n1_mux_dataout~1.IN1
data[17] => l1_w3_n1_mux_dataout~1.IN1
data[18] => l1_w4_n1_mux_dataout~1.IN1
data[19] => l1_w5_n1_mux_dataout~1.IN1
data[20] => l1_w6_n1_mux_dataout~1.IN1
data[21] => l1_w0_n1_mux_dataout~0.IN1
data[22] => l1_w1_n1_mux_dataout~0.IN1
data[23] => l1_w2_n1_mux_dataout~0.IN1
data[24] => l1_w3_n1_mux_dataout~0.IN1
data[25] => l1_w4_n1_mux_dataout~0.IN1
data[26] => l1_w5_n1_mux_dataout~0.IN1
data[27] => l1_w6_n1_mux_dataout~0.IN1
data[28] => l1_w0_n2_mux_dataout~1.IN1
data[29] => l1_w1_n2_mux_dataout~1.IN1
data[30] => l1_w2_n2_mux_dataout~1.IN1
data[31] => l1_w3_n2_mux_dataout~1.IN1
data[32] => l1_w4_n2_mux_dataout~1.IN1
data[33] => l1_w5_n2_mux_dataout~1.IN1
data[34] => l1_w6_n2_mux_dataout~1.IN1
data[35] => l1_w0_n2_mux_dataout~0.IN1
data[36] => l1_w1_n2_mux_dataout~0.IN1
data[37] => l1_w2_n2_mux_dataout~0.IN1
data[38] => l1_w3_n2_mux_dataout~0.IN1
data[39] => l1_w4_n2_mux_dataout~0.IN1
data[40] => l1_w5_n2_mux_dataout~0.IN1
data[41] => l1_w6_n2_mux_dataout~0.IN1
data[42] => l1_w0_n3_mux_dataout~1.IN1
data[43] => l1_w1_n3_mux_dataout~1.IN1
data[44] => l1_w2_n3_mux_dataout~1.IN1
data[45] => l1_w3_n3_mux_dataout~1.IN1
data[46] => l1_w4_n3_mux_dataout~1.IN1
data[47] => l1_w5_n3_mux_dataout~1.IN1
data[48] => l1_w6_n3_mux_dataout~1.IN1
data[49] => l1_w0_n3_mux_dataout~0.IN1
data[50] => l1_w1_n3_mux_dataout~0.IN1
data[51] => l1_w2_n3_mux_dataout~0.IN1
data[52] => l1_w3_n3_mux_dataout~0.IN1
data[53] => l1_w4_n3_mux_dataout~0.IN1
data[54] => l1_w5_n3_mux_dataout~0.IN1
data[55] => l1_w6_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~36.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~37.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~38.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~39.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~40.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~41.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~42.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~43.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~44.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~45.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~46.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~47.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~48.IN0


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst19
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst19|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst19|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst19|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst18
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst18|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst17
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst17|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst16
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst16|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst16|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst16|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst15
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst15|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst15|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst14
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst14|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst14|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst14|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst13
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst13|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst13|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst13|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line2|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line3
hit <= inst6.DB_MAX_OUTPUT_PORT_TYPE
clk => inst12.IN0
clk => lpm_counter0:LRU_counter.clock
clk => data_line:inst.clk
write => inst13.IN0
write => inst17.IN2
write => inst9.IN0
loaded => inst13.IN1
addr[0] => data_line:inst.addr[0]
addr[1] => data_line:inst.addr[1]
addr[2] => data_line:inst.addr[2]
addr[3] => lpm_dff1:tag.data[0]
addr[3] => lpm_compare1:inst5.datab[0]
addr[4] => lpm_dff1:tag.data[1]
addr[4] => lpm_compare1:inst5.datab[1]
addr[5] => lpm_dff1:tag.data[2]
addr[5] => lpm_compare1:inst5.datab[2]
addr[6] => lpm_dff1:tag.data[3]
addr[6] => lpm_compare1:inst5.datab[3]
addr[7] => lpm_dff1:tag.data[4]
addr[7] => lpm_compare1:inst5.datab[4]
is_valid <= lpm_dff4:line_valid.q
LRU[0] <= lpm_counter0:LRU_counter.q[0]
LRU[1] <= lpm_counter0:LRU_counter.q[1]
LRU[2] <= lpm_counter0:LRU_counter.q[2]
LRU[3] <= lpm_counter0:LRU_counter.q[3]
LRU[4] <= lpm_counter0:LRU_counter.q[4]
LRU[5] <= lpm_counter0:LRU_counter.q[5]
LRU[6] <= lpm_counter0:LRU_counter.q[6]
LRU[7] <= lpm_counter0:LRU_counter.q[7]
q[0] <= data_line:inst.q[0]
q[1] <= data_line:inst.q[1]
q[2] <= data_line:inst.q[2]
q[3] <= data_line:inst.q[3]
q[4] <= data_line:inst.q[4]
q[5] <= data_line:inst.q[5]
q[6] <= data_line:inst.q[6]
direct_write => inst10.IN0
direct_write => inst11.IN0
data[0] => data_line:inst.data_in[0]
data[1] => data_line:inst.data_in[1]
data[2] => data_line:inst.data_in[2]
data[3] => data_line:inst.data_in[3]
data[4] => data_line:inst.data_in[4]
data[5] => data_line:inst.data_in[5]
data[6] => data_line:inst.data_in[6]


|lab6_7|Cache:inst|cache_line:line3|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line3|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cig:auto_generated.dataa[0]
dataa[1] => cmpr_cig:auto_generated.dataa[1]
dataa[2] => cmpr_cig:auto_generated.dataa[2]
dataa[3] => cmpr_cig:auto_generated.dataa[3]
dataa[4] => cmpr_cig:auto_generated.dataa[4]
datab[0] => cmpr_cig:auto_generated.datab[0]
datab[1] => cmpr_cig:auto_generated.datab[1]
datab[2] => cmpr_cig:auto_generated.datab[2]
datab[3] => cmpr_cig:auto_generated.datab[3]
datab[4] => cmpr_cig:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line3|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|lab6_7|Cache:inst|cache_line:line3|lpm_dff1:tag
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6_7|Cache:inst|cache_line:line3|lpm_dff1:tag|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|lpm_dff4:line_valid
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
sset => lpm_ff:lpm_ff_component.sset
q <= lpm_ff:lpm_ff_component.q[0]


|lab6_7|Cache:inst|cache_line:line3|lpm_dff4:line_valid|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => dffs[0].ADATA
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|lpm_counter0:LRU_counter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6_7|Cache:inst|cache_line:line3|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component
clock => cntr_9pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_9pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9pi:auto_generated.q[0]
q[1] <= cntr_9pi:auto_generated.q[1]
q[2] <= cntr_9pi:auto_generated.q[2]
q[3] <= cntr_9pi:auto_generated.q[3]
q[4] <= cntr_9pi:auto_generated.q[4]
q[5] <= cntr_9pi:auto_generated.q[5]
q[6] <= cntr_9pi:auto_generated.q[6]
q[7] <= cntr_9pi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6_7|Cache:inst|cache_line:line3|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~17.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab6_7|Cache:inst|cache_line:line3|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line3|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_m8j:auto_generated.dataa[0]
dataa[1] => cmpr_m8j:auto_generated.dataa[1]
dataa[2] => cmpr_m8j:auto_generated.dataa[2]
dataa[3] => cmpr_m8j:auto_generated.dataa[3]
dataa[4] => cmpr_m8j:auto_generated.dataa[4]
dataa[5] => cmpr_m8j:auto_generated.dataa[5]
dataa[6] => cmpr_m8j:auto_generated.dataa[6]
dataa[7] => cmpr_m8j:auto_generated.dataa[7]
datab[0] => cmpr_m8j:auto_generated.datab[0]
datab[1] => cmpr_m8j:auto_generated.datab[1]
datab[2] => cmpr_m8j:auto_generated.datab[2]
datab[3] => cmpr_m8j:auto_generated.datab[3]
datab[4] => cmpr_m8j:auto_generated.datab[4]
datab[5] => cmpr_m8j:auto_generated.datab[5]
datab[6] => cmpr_m8j:auto_generated.datab[6]
datab[7] => cmpr_m8j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_m8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|lab6_7|Cache:inst|cache_line:line3|data_line:inst
q[0] <= lpm_mux0:inst20.result[0]
q[1] <= lpm_mux0:inst20.result[1]
q[2] <= lpm_mux0:inst20.result[2]
q[3] <= lpm_mux0:inst20.result[3]
q[4] <= lpm_mux0:inst20.result[4]
q[5] <= lpm_mux0:inst20.result[5]
q[6] <= lpm_mux0:inst20.result[6]
clk => data_cell:inst19.clk
clk => data_cell:inst18.clk
clk => data_cell:inst17.clk
clk => data_cell:inst16.clk
clk => data_cell:inst15.clk
clk => data_cell:inst14.clk
clk => data_cell:inst13.clk
clk => data_cell:inst.clk
addr[0] => 16dmux:inst4.A
addr[0] => lpm_mux0:inst20.sel[0]
addr[1] => 16dmux:inst4.B
addr[1] => lpm_mux0:inst20.sel[1]
addr[2] => 16dmux:inst4.C
addr[2] => lpm_mux0:inst20.sel[2]
write => inst5.IN0
en => data_cell:inst19.en
en => data_cell:inst18.en
en => data_cell:inst17.en
en => data_cell:inst16.en
en => data_cell:inst15.en
en => data_cell:inst14.en
en => data_cell:inst13.en
en => data_cell:inst.en
data_in[0] => data_cell:inst19.direct_in[0]
data_in[0] => data_cell:inst18.direct_in[0]
data_in[0] => data_cell:inst17.direct_in[0]
data_in[0] => data_cell:inst16.direct_in[0]
data_in[0] => data_cell:inst15.direct_in[0]
data_in[0] => data_cell:inst14.direct_in[0]
data_in[0] => data_cell:inst13.direct_in[0]
data_in[0] => data_cell:inst.direct_in[0]
data_in[0] => data_cell:inst.shift_in[0]
data_in[1] => data_cell:inst19.direct_in[1]
data_in[1] => data_cell:inst18.direct_in[1]
data_in[1] => data_cell:inst17.direct_in[1]
data_in[1] => data_cell:inst16.direct_in[1]
data_in[1] => data_cell:inst15.direct_in[1]
data_in[1] => data_cell:inst14.direct_in[1]
data_in[1] => data_cell:inst13.direct_in[1]
data_in[1] => data_cell:inst.direct_in[1]
data_in[1] => data_cell:inst.shift_in[1]
data_in[2] => data_cell:inst19.direct_in[2]
data_in[2] => data_cell:inst18.direct_in[2]
data_in[2] => data_cell:inst17.direct_in[2]
data_in[2] => data_cell:inst16.direct_in[2]
data_in[2] => data_cell:inst15.direct_in[2]
data_in[2] => data_cell:inst14.direct_in[2]
data_in[2] => data_cell:inst13.direct_in[2]
data_in[2] => data_cell:inst.direct_in[2]
data_in[2] => data_cell:inst.shift_in[2]
data_in[3] => data_cell:inst19.direct_in[3]
data_in[3] => data_cell:inst18.direct_in[3]
data_in[3] => data_cell:inst17.direct_in[3]
data_in[3] => data_cell:inst16.direct_in[3]
data_in[3] => data_cell:inst15.direct_in[3]
data_in[3] => data_cell:inst14.direct_in[3]
data_in[3] => data_cell:inst13.direct_in[3]
data_in[3] => data_cell:inst.direct_in[3]
data_in[3] => data_cell:inst.shift_in[3]
data_in[4] => data_cell:inst19.direct_in[4]
data_in[4] => data_cell:inst18.direct_in[4]
data_in[4] => data_cell:inst17.direct_in[4]
data_in[4] => data_cell:inst16.direct_in[4]
data_in[4] => data_cell:inst15.direct_in[4]
data_in[4] => data_cell:inst14.direct_in[4]
data_in[4] => data_cell:inst13.direct_in[4]
data_in[4] => data_cell:inst.direct_in[4]
data_in[4] => data_cell:inst.shift_in[4]
data_in[5] => data_cell:inst19.direct_in[5]
data_in[5] => data_cell:inst18.direct_in[5]
data_in[5] => data_cell:inst17.direct_in[5]
data_in[5] => data_cell:inst16.direct_in[5]
data_in[5] => data_cell:inst15.direct_in[5]
data_in[5] => data_cell:inst14.direct_in[5]
data_in[5] => data_cell:inst13.direct_in[5]
data_in[5] => data_cell:inst.direct_in[5]
data_in[5] => data_cell:inst.shift_in[5]
data_in[6] => data_cell:inst19.direct_in[6]
data_in[6] => data_cell:inst18.direct_in[6]
data_in[6] => data_cell:inst17.direct_in[6]
data_in[6] => data_cell:inst16.direct_in[6]
data_in[6] => data_cell:inst15.direct_in[6]
data_in[6] => data_cell:inst14.direct_in[6]
data_in[6] => data_cell:inst13.direct_in[6]
data_in[6] => data_cell:inst.direct_in[6]
data_in[6] => data_cell:inst.shift_in[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|lpm_mux0:inst20
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component
data[0][0] => mux_g4e:auto_generated.data[0]
data[0][1] => mux_g4e:auto_generated.data[1]
data[0][2] => mux_g4e:auto_generated.data[2]
data[0][3] => mux_g4e:auto_generated.data[3]
data[0][4] => mux_g4e:auto_generated.data[4]
data[0][5] => mux_g4e:auto_generated.data[5]
data[0][6] => mux_g4e:auto_generated.data[6]
data[1][0] => mux_g4e:auto_generated.data[7]
data[1][1] => mux_g4e:auto_generated.data[8]
data[1][2] => mux_g4e:auto_generated.data[9]
data[1][3] => mux_g4e:auto_generated.data[10]
data[1][4] => mux_g4e:auto_generated.data[11]
data[1][5] => mux_g4e:auto_generated.data[12]
data[1][6] => mux_g4e:auto_generated.data[13]
data[2][0] => mux_g4e:auto_generated.data[14]
data[2][1] => mux_g4e:auto_generated.data[15]
data[2][2] => mux_g4e:auto_generated.data[16]
data[2][3] => mux_g4e:auto_generated.data[17]
data[2][4] => mux_g4e:auto_generated.data[18]
data[2][5] => mux_g4e:auto_generated.data[19]
data[2][6] => mux_g4e:auto_generated.data[20]
data[3][0] => mux_g4e:auto_generated.data[21]
data[3][1] => mux_g4e:auto_generated.data[22]
data[3][2] => mux_g4e:auto_generated.data[23]
data[3][3] => mux_g4e:auto_generated.data[24]
data[3][4] => mux_g4e:auto_generated.data[25]
data[3][5] => mux_g4e:auto_generated.data[26]
data[3][6] => mux_g4e:auto_generated.data[27]
data[4][0] => mux_g4e:auto_generated.data[28]
data[4][1] => mux_g4e:auto_generated.data[29]
data[4][2] => mux_g4e:auto_generated.data[30]
data[4][3] => mux_g4e:auto_generated.data[31]
data[4][4] => mux_g4e:auto_generated.data[32]
data[4][5] => mux_g4e:auto_generated.data[33]
data[4][6] => mux_g4e:auto_generated.data[34]
data[5][0] => mux_g4e:auto_generated.data[35]
data[5][1] => mux_g4e:auto_generated.data[36]
data[5][2] => mux_g4e:auto_generated.data[37]
data[5][3] => mux_g4e:auto_generated.data[38]
data[5][4] => mux_g4e:auto_generated.data[39]
data[5][5] => mux_g4e:auto_generated.data[40]
data[5][6] => mux_g4e:auto_generated.data[41]
data[6][0] => mux_g4e:auto_generated.data[42]
data[6][1] => mux_g4e:auto_generated.data[43]
data[6][2] => mux_g4e:auto_generated.data[44]
data[6][3] => mux_g4e:auto_generated.data[45]
data[6][4] => mux_g4e:auto_generated.data[46]
data[6][5] => mux_g4e:auto_generated.data[47]
data[6][6] => mux_g4e:auto_generated.data[48]
data[7][0] => mux_g4e:auto_generated.data[49]
data[7][1] => mux_g4e:auto_generated.data[50]
data[7][2] => mux_g4e:auto_generated.data[51]
data[7][3] => mux_g4e:auto_generated.data[52]
data[7][4] => mux_g4e:auto_generated.data[53]
data[7][5] => mux_g4e:auto_generated.data[54]
data[7][6] => mux_g4e:auto_generated.data[55]
sel[0] => mux_g4e:auto_generated.sel[0]
sel[1] => mux_g4e:auto_generated.sel[1]
sel[2] => mux_g4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g4e:auto_generated.result[0]
result[1] <= mux_g4e:auto_generated.result[1]
result[2] <= mux_g4e:auto_generated.result[2]
result[3] <= mux_g4e:auto_generated.result[3]
result[4] <= mux_g4e:auto_generated.result[4]
result[5] <= mux_g4e:auto_generated.result[5]
result[6] <= mux_g4e:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component|mux_g4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
data[14] => l1_w0_n1_mux_dataout~1.IN1
data[15] => l1_w1_n1_mux_dataout~1.IN1
data[16] => l1_w2_n1_mux_dataout~1.IN1
data[17] => l1_w3_n1_mux_dataout~1.IN1
data[18] => l1_w4_n1_mux_dataout~1.IN1
data[19] => l1_w5_n1_mux_dataout~1.IN1
data[20] => l1_w6_n1_mux_dataout~1.IN1
data[21] => l1_w0_n1_mux_dataout~0.IN1
data[22] => l1_w1_n1_mux_dataout~0.IN1
data[23] => l1_w2_n1_mux_dataout~0.IN1
data[24] => l1_w3_n1_mux_dataout~0.IN1
data[25] => l1_w4_n1_mux_dataout~0.IN1
data[26] => l1_w5_n1_mux_dataout~0.IN1
data[27] => l1_w6_n1_mux_dataout~0.IN1
data[28] => l1_w0_n2_mux_dataout~1.IN1
data[29] => l1_w1_n2_mux_dataout~1.IN1
data[30] => l1_w2_n2_mux_dataout~1.IN1
data[31] => l1_w3_n2_mux_dataout~1.IN1
data[32] => l1_w4_n2_mux_dataout~1.IN1
data[33] => l1_w5_n2_mux_dataout~1.IN1
data[34] => l1_w6_n2_mux_dataout~1.IN1
data[35] => l1_w0_n2_mux_dataout~0.IN1
data[36] => l1_w1_n2_mux_dataout~0.IN1
data[37] => l1_w2_n2_mux_dataout~0.IN1
data[38] => l1_w3_n2_mux_dataout~0.IN1
data[39] => l1_w4_n2_mux_dataout~0.IN1
data[40] => l1_w5_n2_mux_dataout~0.IN1
data[41] => l1_w6_n2_mux_dataout~0.IN1
data[42] => l1_w0_n3_mux_dataout~1.IN1
data[43] => l1_w1_n3_mux_dataout~1.IN1
data[44] => l1_w2_n3_mux_dataout~1.IN1
data[45] => l1_w3_n3_mux_dataout~1.IN1
data[46] => l1_w4_n3_mux_dataout~1.IN1
data[47] => l1_w5_n3_mux_dataout~1.IN1
data[48] => l1_w6_n3_mux_dataout~1.IN1
data[49] => l1_w0_n3_mux_dataout~0.IN1
data[50] => l1_w1_n3_mux_dataout~0.IN1
data[51] => l1_w2_n3_mux_dataout~0.IN1
data[52] => l1_w3_n3_mux_dataout~0.IN1
data[53] => l1_w4_n3_mux_dataout~0.IN1
data[54] => l1_w5_n3_mux_dataout~0.IN1
data[55] => l1_w6_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~36.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~37.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~38.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~39.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~40.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~41.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~42.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~43.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~44.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~45.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~46.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~47.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~48.IN0


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst19
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst19|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst19|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst19|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst18
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst18|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst17
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst17|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst16
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst16|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst16|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst16|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst15
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst15|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst15|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst14
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst14|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst14|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst14|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst13
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst13|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst13|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst13|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line3|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|CMP4:inst2
valid <= Block5:inst2.valid
valid0 => Block5:inst.valid0
valid1 => Block5:inst.valid1
LRU0[0] => Block5:inst.LRU0[0]
LRU0[1] => Block5:inst.LRU0[1]
LRU0[2] => Block5:inst.LRU0[2]
LRU0[3] => Block5:inst.LRU0[3]
LRU0[4] => Block5:inst.LRU0[4]
LRU0[5] => Block5:inst.LRU0[5]
LRU0[6] => Block5:inst.LRU0[6]
LRU0[7] => Block5:inst.LRU0[7]
LRU1[0] => Block5:inst.LRU1[0]
LRU1[1] => Block5:inst.LRU1[1]
LRU1[2] => Block5:inst.LRU1[2]
LRU1[3] => Block5:inst.LRU1[3]
LRU1[4] => Block5:inst.LRU1[4]
LRU1[5] => Block5:inst.LRU1[5]
LRU1[6] => Block5:inst.LRU1[6]
LRU1[7] => Block5:inst.LRU1[7]
valid2 => Block5:inst1.valid0
valid3 => Block5:inst1.valid1
LRU2[0] => Block5:inst1.LRU0[0]
LRU2[1] => Block5:inst1.LRU0[1]
LRU2[2] => Block5:inst1.LRU0[2]
LRU2[3] => Block5:inst1.LRU0[3]
LRU2[4] => Block5:inst1.LRU0[4]
LRU2[5] => Block5:inst1.LRU0[5]
LRU2[6] => Block5:inst1.LRU0[6]
LRU2[7] => Block5:inst1.LRU0[7]
LRU3[0] => Block5:inst1.LRU1[0]
LRU3[1] => Block5:inst1.LRU1[1]
LRU3[2] => Block5:inst1.LRU1[2]
LRU3[3] => Block5:inst1.LRU1[3]
LRU3[4] => Block5:inst1.LRU1[4]
LRU3[5] => Block5:inst1.LRU1[5]
LRU3[6] => Block5:inst1.LRU1[6]
LRU3[7] => Block5:inst1.LRU1[7]
addr[0] <= 21mux:inst5.Y
addr[1] <= Block5:inst2.adr
LRU[0] <= Block5:inst2.LRU[0]
LRU[1] <= Block5:inst2.LRU[1]
LRU[2] <= Block5:inst2.LRU[2]
LRU[3] <= Block5:inst2.LRU[3]
LRU[4] <= Block5:inst2.LRU[4]
LRU[5] <= Block5:inst2.LRU[5]
LRU[6] <= Block5:inst2.LRU[6]
LRU[7] <= Block5:inst2.LRU[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst2
adr <= inst4.DB_MAX_OUTPUT_PORT_TYPE
valid0 => inst10.IN0
valid0 => inst6.IN0
valid0 => inst3.IN1
valid1 => inst6.IN1
valid1 => inst3.IN2
LRU0[0] => lpm_compare2:inst.dataa[0]
LRU0[0] => BUSMUX:inst7.dataa[0]
LRU0[1] => lpm_compare2:inst.dataa[1]
LRU0[1] => BUSMUX:inst7.dataa[1]
LRU0[2] => lpm_compare2:inst.dataa[2]
LRU0[2] => BUSMUX:inst7.dataa[2]
LRU0[3] => lpm_compare2:inst.dataa[3]
LRU0[3] => BUSMUX:inst7.dataa[3]
LRU0[4] => lpm_compare2:inst.dataa[4]
LRU0[4] => BUSMUX:inst7.dataa[4]
LRU0[5] => lpm_compare2:inst.dataa[5]
LRU0[5] => BUSMUX:inst7.dataa[5]
LRU0[6] => lpm_compare2:inst.dataa[6]
LRU0[6] => BUSMUX:inst7.dataa[6]
LRU0[7] => lpm_compare2:inst.dataa[7]
LRU0[7] => BUSMUX:inst7.dataa[7]
LRU1[0] => lpm_compare2:inst.datab[0]
LRU1[0] => BUSMUX:inst7.datab[0]
LRU1[1] => lpm_compare2:inst.datab[1]
LRU1[1] => BUSMUX:inst7.datab[1]
LRU1[2] => lpm_compare2:inst.datab[2]
LRU1[2] => BUSMUX:inst7.datab[2]
LRU1[3] => lpm_compare2:inst.datab[3]
LRU1[3] => BUSMUX:inst7.datab[3]
LRU1[4] => lpm_compare2:inst.datab[4]
LRU1[4] => BUSMUX:inst7.datab[4]
LRU1[5] => lpm_compare2:inst.datab[5]
LRU1[5] => BUSMUX:inst7.datab[5]
LRU1[6] => lpm_compare2:inst.datab[6]
LRU1[6] => BUSMUX:inst7.datab[6]
LRU1[7] => lpm_compare2:inst.datab[7]
LRU1[7] => BUSMUX:inst7.datab[7]
valid <= inst6.DB_MAX_OUTPUT_PORT_TYPE
LRU[0] <= BUSMUX:inst7.result[0]
LRU[1] <= BUSMUX:inst7.result[1]
LRU[2] <= BUSMUX:inst7.result[2]
LRU[3] <= BUSMUX:inst7.result[3]
LRU[4] <= BUSMUX:inst7.result[4]
LRU[5] <= BUSMUX:inst7.result[5]
LRU[6] <= BUSMUX:inst7.result[6]
LRU[7] <= BUSMUX:inst7.result[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst2|lpm_compare2:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
agb <= lpm_compare:lpm_compare_component.agb


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst2|lpm_compare2:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_hig:auto_generated.dataa[0]
dataa[1] => cmpr_hig:auto_generated.dataa[1]
dataa[2] => cmpr_hig:auto_generated.dataa[2]
dataa[3] => cmpr_hig:auto_generated.dataa[3]
dataa[4] => cmpr_hig:auto_generated.dataa[4]
dataa[5] => cmpr_hig:auto_generated.dataa[5]
dataa[6] => cmpr_hig:auto_generated.dataa[6]
dataa[7] => cmpr_hig:auto_generated.dataa[7]
datab[0] => cmpr_hig:auto_generated.datab[0]
datab[1] => cmpr_hig:auto_generated.datab[1]
datab[2] => cmpr_hig:auto_generated.datab[2]
datab[3] => cmpr_hig:auto_generated.datab[3]
datab[4] => cmpr_hig:auto_generated.datab[4]
datab[5] => cmpr_hig:auto_generated.datab[5]
datab[6] => cmpr_hig:auto_generated.datab[6]
datab[7] => cmpr_hig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_hig:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst2|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst2|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst2|BUSMUX:inst7|LPM_MUX:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst2|BUSMUX:inst7|LPM_MUX:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst
adr <= inst4.DB_MAX_OUTPUT_PORT_TYPE
valid0 => inst10.IN0
valid0 => inst6.IN0
valid0 => inst3.IN1
valid1 => inst6.IN1
valid1 => inst3.IN2
LRU0[0] => lpm_compare2:inst.dataa[0]
LRU0[0] => BUSMUX:inst7.dataa[0]
LRU0[1] => lpm_compare2:inst.dataa[1]
LRU0[1] => BUSMUX:inst7.dataa[1]
LRU0[2] => lpm_compare2:inst.dataa[2]
LRU0[2] => BUSMUX:inst7.dataa[2]
LRU0[3] => lpm_compare2:inst.dataa[3]
LRU0[3] => BUSMUX:inst7.dataa[3]
LRU0[4] => lpm_compare2:inst.dataa[4]
LRU0[4] => BUSMUX:inst7.dataa[4]
LRU0[5] => lpm_compare2:inst.dataa[5]
LRU0[5] => BUSMUX:inst7.dataa[5]
LRU0[6] => lpm_compare2:inst.dataa[6]
LRU0[6] => BUSMUX:inst7.dataa[6]
LRU0[7] => lpm_compare2:inst.dataa[7]
LRU0[7] => BUSMUX:inst7.dataa[7]
LRU1[0] => lpm_compare2:inst.datab[0]
LRU1[0] => BUSMUX:inst7.datab[0]
LRU1[1] => lpm_compare2:inst.datab[1]
LRU1[1] => BUSMUX:inst7.datab[1]
LRU1[2] => lpm_compare2:inst.datab[2]
LRU1[2] => BUSMUX:inst7.datab[2]
LRU1[3] => lpm_compare2:inst.datab[3]
LRU1[3] => BUSMUX:inst7.datab[3]
LRU1[4] => lpm_compare2:inst.datab[4]
LRU1[4] => BUSMUX:inst7.datab[4]
LRU1[5] => lpm_compare2:inst.datab[5]
LRU1[5] => BUSMUX:inst7.datab[5]
LRU1[6] => lpm_compare2:inst.datab[6]
LRU1[6] => BUSMUX:inst7.datab[6]
LRU1[7] => lpm_compare2:inst.datab[7]
LRU1[7] => BUSMUX:inst7.datab[7]
valid <= inst6.DB_MAX_OUTPUT_PORT_TYPE
LRU[0] <= BUSMUX:inst7.result[0]
LRU[1] <= BUSMUX:inst7.result[1]
LRU[2] <= BUSMUX:inst7.result[2]
LRU[3] <= BUSMUX:inst7.result[3]
LRU[4] <= BUSMUX:inst7.result[4]
LRU[5] <= BUSMUX:inst7.result[5]
LRU[6] <= BUSMUX:inst7.result[6]
LRU[7] <= BUSMUX:inst7.result[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst|lpm_compare2:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
agb <= lpm_compare:lpm_compare_component.agb


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst|lpm_compare2:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_hig:auto_generated.dataa[0]
dataa[1] => cmpr_hig:auto_generated.dataa[1]
dataa[2] => cmpr_hig:auto_generated.dataa[2]
dataa[3] => cmpr_hig:auto_generated.dataa[3]
dataa[4] => cmpr_hig:auto_generated.dataa[4]
dataa[5] => cmpr_hig:auto_generated.dataa[5]
dataa[6] => cmpr_hig:auto_generated.dataa[6]
dataa[7] => cmpr_hig:auto_generated.dataa[7]
datab[0] => cmpr_hig:auto_generated.datab[0]
datab[1] => cmpr_hig:auto_generated.datab[1]
datab[2] => cmpr_hig:auto_generated.datab[2]
datab[3] => cmpr_hig:auto_generated.datab[3]
datab[4] => cmpr_hig:auto_generated.datab[4]
datab[5] => cmpr_hig:auto_generated.datab[5]
datab[6] => cmpr_hig:auto_generated.datab[6]
datab[7] => cmpr_hig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_hig:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst|BUSMUX:inst7|LPM_MUX:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst|BUSMUX:inst7|LPM_MUX:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst1
adr <= inst4.DB_MAX_OUTPUT_PORT_TYPE
valid0 => inst10.IN0
valid0 => inst6.IN0
valid0 => inst3.IN1
valid1 => inst6.IN1
valid1 => inst3.IN2
LRU0[0] => lpm_compare2:inst.dataa[0]
LRU0[0] => BUSMUX:inst7.dataa[0]
LRU0[1] => lpm_compare2:inst.dataa[1]
LRU0[1] => BUSMUX:inst7.dataa[1]
LRU0[2] => lpm_compare2:inst.dataa[2]
LRU0[2] => BUSMUX:inst7.dataa[2]
LRU0[3] => lpm_compare2:inst.dataa[3]
LRU0[3] => BUSMUX:inst7.dataa[3]
LRU0[4] => lpm_compare2:inst.dataa[4]
LRU0[4] => BUSMUX:inst7.dataa[4]
LRU0[5] => lpm_compare2:inst.dataa[5]
LRU0[5] => BUSMUX:inst7.dataa[5]
LRU0[6] => lpm_compare2:inst.dataa[6]
LRU0[6] => BUSMUX:inst7.dataa[6]
LRU0[7] => lpm_compare2:inst.dataa[7]
LRU0[7] => BUSMUX:inst7.dataa[7]
LRU1[0] => lpm_compare2:inst.datab[0]
LRU1[0] => BUSMUX:inst7.datab[0]
LRU1[1] => lpm_compare2:inst.datab[1]
LRU1[1] => BUSMUX:inst7.datab[1]
LRU1[2] => lpm_compare2:inst.datab[2]
LRU1[2] => BUSMUX:inst7.datab[2]
LRU1[3] => lpm_compare2:inst.datab[3]
LRU1[3] => BUSMUX:inst7.datab[3]
LRU1[4] => lpm_compare2:inst.datab[4]
LRU1[4] => BUSMUX:inst7.datab[4]
LRU1[5] => lpm_compare2:inst.datab[5]
LRU1[5] => BUSMUX:inst7.datab[5]
LRU1[6] => lpm_compare2:inst.datab[6]
LRU1[6] => BUSMUX:inst7.datab[6]
LRU1[7] => lpm_compare2:inst.datab[7]
LRU1[7] => BUSMUX:inst7.datab[7]
valid <= inst6.DB_MAX_OUTPUT_PORT_TYPE
LRU[0] <= BUSMUX:inst7.result[0]
LRU[1] <= BUSMUX:inst7.result[1]
LRU[2] <= BUSMUX:inst7.result[2]
LRU[3] <= BUSMUX:inst7.result[3]
LRU[4] <= BUSMUX:inst7.result[4]
LRU[5] <= BUSMUX:inst7.result[5]
LRU[6] <= BUSMUX:inst7.result[6]
LRU[7] <= BUSMUX:inst7.result[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst1|lpm_compare2:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
agb <= lpm_compare:lpm_compare_component.agb


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_hig:auto_generated.dataa[0]
dataa[1] => cmpr_hig:auto_generated.dataa[1]
dataa[2] => cmpr_hig:auto_generated.dataa[2]
dataa[3] => cmpr_hig:auto_generated.dataa[3]
dataa[4] => cmpr_hig:auto_generated.dataa[4]
dataa[5] => cmpr_hig:auto_generated.dataa[5]
dataa[6] => cmpr_hig:auto_generated.dataa[6]
dataa[7] => cmpr_hig:auto_generated.dataa[7]
datab[0] => cmpr_hig:auto_generated.datab[0]
datab[1] => cmpr_hig:auto_generated.datab[1]
datab[2] => cmpr_hig:auto_generated.datab[2]
datab[3] => cmpr_hig:auto_generated.datab[3]
datab[4] => cmpr_hig:auto_generated.datab[4]
datab[5] => cmpr_hig:auto_generated.datab[5]
datab[6] => cmpr_hig:auto_generated.datab[6]
datab[7] => cmpr_hig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_hig:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst1|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst1|BUSMUX:inst7|LPM_MUX:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|lab6_7|Cache:inst|CMP4:inst2|Block5:inst1|BUSMUX:inst7|LPM_MUX:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab6_7|Cache:inst|CMP4:inst2|21mux:inst5
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|lab6_7|Cache:inst|cache_line:line4
hit <= inst6.DB_MAX_OUTPUT_PORT_TYPE
clk => inst12.IN0
clk => lpm_counter0:LRU_counter.clock
clk => data_line:inst.clk
write => inst13.IN0
write => inst17.IN2
write => inst9.IN0
loaded => inst13.IN1
addr[0] => data_line:inst.addr[0]
addr[1] => data_line:inst.addr[1]
addr[2] => data_line:inst.addr[2]
addr[3] => lpm_dff1:tag.data[0]
addr[3] => lpm_compare1:inst5.datab[0]
addr[4] => lpm_dff1:tag.data[1]
addr[4] => lpm_compare1:inst5.datab[1]
addr[5] => lpm_dff1:tag.data[2]
addr[5] => lpm_compare1:inst5.datab[2]
addr[6] => lpm_dff1:tag.data[3]
addr[6] => lpm_compare1:inst5.datab[3]
addr[7] => lpm_dff1:tag.data[4]
addr[7] => lpm_compare1:inst5.datab[4]
is_valid <= lpm_dff4:line_valid.q
LRU[0] <= lpm_counter0:LRU_counter.q[0]
LRU[1] <= lpm_counter0:LRU_counter.q[1]
LRU[2] <= lpm_counter0:LRU_counter.q[2]
LRU[3] <= lpm_counter0:LRU_counter.q[3]
LRU[4] <= lpm_counter0:LRU_counter.q[4]
LRU[5] <= lpm_counter0:LRU_counter.q[5]
LRU[6] <= lpm_counter0:LRU_counter.q[6]
LRU[7] <= lpm_counter0:LRU_counter.q[7]
q[0] <= data_line:inst.q[0]
q[1] <= data_line:inst.q[1]
q[2] <= data_line:inst.q[2]
q[3] <= data_line:inst.q[3]
q[4] <= data_line:inst.q[4]
q[5] <= data_line:inst.q[5]
q[6] <= data_line:inst.q[6]
direct_write => inst10.IN0
direct_write => inst11.IN0
data[0] => data_line:inst.data_in[0]
data[1] => data_line:inst.data_in[1]
data[2] => data_line:inst.data_in[2]
data[3] => data_line:inst.data_in[3]
data[4] => data_line:inst.data_in[4]
data[5] => data_line:inst.data_in[5]
data[6] => data_line:inst.data_in[6]


|lab6_7|Cache:inst|cache_line:line4|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line4|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cig:auto_generated.dataa[0]
dataa[1] => cmpr_cig:auto_generated.dataa[1]
dataa[2] => cmpr_cig:auto_generated.dataa[2]
dataa[3] => cmpr_cig:auto_generated.dataa[3]
dataa[4] => cmpr_cig:auto_generated.dataa[4]
datab[0] => cmpr_cig:auto_generated.datab[0]
datab[1] => cmpr_cig:auto_generated.datab[1]
datab[2] => cmpr_cig:auto_generated.datab[2]
datab[3] => cmpr_cig:auto_generated.datab[3]
datab[4] => cmpr_cig:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line4|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|lab6_7|Cache:inst|cache_line:line4|lpm_dff1:tag
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6_7|Cache:inst|cache_line:line4|lpm_dff1:tag|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|lpm_dff4:line_valid
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
sset => lpm_ff:lpm_ff_component.sset
q <= lpm_ff:lpm_ff_component.q[0]


|lab6_7|Cache:inst|cache_line:line4|lpm_dff4:line_valid|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => dffs[0].ADATA
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|lpm_counter0:LRU_counter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6_7|Cache:inst|cache_line:line4|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component
clock => cntr_9pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_9pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9pi:auto_generated.q[0]
q[1] <= cntr_9pi:auto_generated.q[1]
q[2] <= cntr_9pi:auto_generated.q[2]
q[3] <= cntr_9pi:auto_generated.q[3]
q[4] <= cntr_9pi:auto_generated.q[4]
q[5] <= cntr_9pi:auto_generated.q[5]
q[6] <= cntr_9pi:auto_generated.q[6]
q[7] <= cntr_9pi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6_7|Cache:inst|cache_line:line4|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~17.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab6_7|Cache:inst|cache_line:line4|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line4|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_m8j:auto_generated.dataa[0]
dataa[1] => cmpr_m8j:auto_generated.dataa[1]
dataa[2] => cmpr_m8j:auto_generated.dataa[2]
dataa[3] => cmpr_m8j:auto_generated.dataa[3]
dataa[4] => cmpr_m8j:auto_generated.dataa[4]
dataa[5] => cmpr_m8j:auto_generated.dataa[5]
dataa[6] => cmpr_m8j:auto_generated.dataa[6]
dataa[7] => cmpr_m8j:auto_generated.dataa[7]
datab[0] => cmpr_m8j:auto_generated.datab[0]
datab[1] => cmpr_m8j:auto_generated.datab[1]
datab[2] => cmpr_m8j:auto_generated.datab[2]
datab[3] => cmpr_m8j:auto_generated.datab[3]
datab[4] => cmpr_m8j:auto_generated.datab[4]
datab[5] => cmpr_m8j:auto_generated.datab[5]
datab[6] => cmpr_m8j:auto_generated.datab[6]
datab[7] => cmpr_m8j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_m8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|lab6_7|Cache:inst|cache_line:line4|data_line:inst
q[0] <= lpm_mux0:inst20.result[0]
q[1] <= lpm_mux0:inst20.result[1]
q[2] <= lpm_mux0:inst20.result[2]
q[3] <= lpm_mux0:inst20.result[3]
q[4] <= lpm_mux0:inst20.result[4]
q[5] <= lpm_mux0:inst20.result[5]
q[6] <= lpm_mux0:inst20.result[6]
clk => data_cell:inst19.clk
clk => data_cell:inst18.clk
clk => data_cell:inst17.clk
clk => data_cell:inst16.clk
clk => data_cell:inst15.clk
clk => data_cell:inst14.clk
clk => data_cell:inst13.clk
clk => data_cell:inst.clk
addr[0] => 16dmux:inst4.A
addr[0] => lpm_mux0:inst20.sel[0]
addr[1] => 16dmux:inst4.B
addr[1] => lpm_mux0:inst20.sel[1]
addr[2] => 16dmux:inst4.C
addr[2] => lpm_mux0:inst20.sel[2]
write => inst5.IN0
en => data_cell:inst19.en
en => data_cell:inst18.en
en => data_cell:inst17.en
en => data_cell:inst16.en
en => data_cell:inst15.en
en => data_cell:inst14.en
en => data_cell:inst13.en
en => data_cell:inst.en
data_in[0] => data_cell:inst19.direct_in[0]
data_in[0] => data_cell:inst18.direct_in[0]
data_in[0] => data_cell:inst17.direct_in[0]
data_in[0] => data_cell:inst16.direct_in[0]
data_in[0] => data_cell:inst15.direct_in[0]
data_in[0] => data_cell:inst14.direct_in[0]
data_in[0] => data_cell:inst13.direct_in[0]
data_in[0] => data_cell:inst.direct_in[0]
data_in[0] => data_cell:inst.shift_in[0]
data_in[1] => data_cell:inst19.direct_in[1]
data_in[1] => data_cell:inst18.direct_in[1]
data_in[1] => data_cell:inst17.direct_in[1]
data_in[1] => data_cell:inst16.direct_in[1]
data_in[1] => data_cell:inst15.direct_in[1]
data_in[1] => data_cell:inst14.direct_in[1]
data_in[1] => data_cell:inst13.direct_in[1]
data_in[1] => data_cell:inst.direct_in[1]
data_in[1] => data_cell:inst.shift_in[1]
data_in[2] => data_cell:inst19.direct_in[2]
data_in[2] => data_cell:inst18.direct_in[2]
data_in[2] => data_cell:inst17.direct_in[2]
data_in[2] => data_cell:inst16.direct_in[2]
data_in[2] => data_cell:inst15.direct_in[2]
data_in[2] => data_cell:inst14.direct_in[2]
data_in[2] => data_cell:inst13.direct_in[2]
data_in[2] => data_cell:inst.direct_in[2]
data_in[2] => data_cell:inst.shift_in[2]
data_in[3] => data_cell:inst19.direct_in[3]
data_in[3] => data_cell:inst18.direct_in[3]
data_in[3] => data_cell:inst17.direct_in[3]
data_in[3] => data_cell:inst16.direct_in[3]
data_in[3] => data_cell:inst15.direct_in[3]
data_in[3] => data_cell:inst14.direct_in[3]
data_in[3] => data_cell:inst13.direct_in[3]
data_in[3] => data_cell:inst.direct_in[3]
data_in[3] => data_cell:inst.shift_in[3]
data_in[4] => data_cell:inst19.direct_in[4]
data_in[4] => data_cell:inst18.direct_in[4]
data_in[4] => data_cell:inst17.direct_in[4]
data_in[4] => data_cell:inst16.direct_in[4]
data_in[4] => data_cell:inst15.direct_in[4]
data_in[4] => data_cell:inst14.direct_in[4]
data_in[4] => data_cell:inst13.direct_in[4]
data_in[4] => data_cell:inst.direct_in[4]
data_in[4] => data_cell:inst.shift_in[4]
data_in[5] => data_cell:inst19.direct_in[5]
data_in[5] => data_cell:inst18.direct_in[5]
data_in[5] => data_cell:inst17.direct_in[5]
data_in[5] => data_cell:inst16.direct_in[5]
data_in[5] => data_cell:inst15.direct_in[5]
data_in[5] => data_cell:inst14.direct_in[5]
data_in[5] => data_cell:inst13.direct_in[5]
data_in[5] => data_cell:inst.direct_in[5]
data_in[5] => data_cell:inst.shift_in[5]
data_in[6] => data_cell:inst19.direct_in[6]
data_in[6] => data_cell:inst18.direct_in[6]
data_in[6] => data_cell:inst17.direct_in[6]
data_in[6] => data_cell:inst16.direct_in[6]
data_in[6] => data_cell:inst15.direct_in[6]
data_in[6] => data_cell:inst14.direct_in[6]
data_in[6] => data_cell:inst13.direct_in[6]
data_in[6] => data_cell:inst.direct_in[6]
data_in[6] => data_cell:inst.shift_in[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|lpm_mux0:inst20
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component
data[0][0] => mux_g4e:auto_generated.data[0]
data[0][1] => mux_g4e:auto_generated.data[1]
data[0][2] => mux_g4e:auto_generated.data[2]
data[0][3] => mux_g4e:auto_generated.data[3]
data[0][4] => mux_g4e:auto_generated.data[4]
data[0][5] => mux_g4e:auto_generated.data[5]
data[0][6] => mux_g4e:auto_generated.data[6]
data[1][0] => mux_g4e:auto_generated.data[7]
data[1][1] => mux_g4e:auto_generated.data[8]
data[1][2] => mux_g4e:auto_generated.data[9]
data[1][3] => mux_g4e:auto_generated.data[10]
data[1][4] => mux_g4e:auto_generated.data[11]
data[1][5] => mux_g4e:auto_generated.data[12]
data[1][6] => mux_g4e:auto_generated.data[13]
data[2][0] => mux_g4e:auto_generated.data[14]
data[2][1] => mux_g4e:auto_generated.data[15]
data[2][2] => mux_g4e:auto_generated.data[16]
data[2][3] => mux_g4e:auto_generated.data[17]
data[2][4] => mux_g4e:auto_generated.data[18]
data[2][5] => mux_g4e:auto_generated.data[19]
data[2][6] => mux_g4e:auto_generated.data[20]
data[3][0] => mux_g4e:auto_generated.data[21]
data[3][1] => mux_g4e:auto_generated.data[22]
data[3][2] => mux_g4e:auto_generated.data[23]
data[3][3] => mux_g4e:auto_generated.data[24]
data[3][4] => mux_g4e:auto_generated.data[25]
data[3][5] => mux_g4e:auto_generated.data[26]
data[3][6] => mux_g4e:auto_generated.data[27]
data[4][0] => mux_g4e:auto_generated.data[28]
data[4][1] => mux_g4e:auto_generated.data[29]
data[4][2] => mux_g4e:auto_generated.data[30]
data[4][3] => mux_g4e:auto_generated.data[31]
data[4][4] => mux_g4e:auto_generated.data[32]
data[4][5] => mux_g4e:auto_generated.data[33]
data[4][6] => mux_g4e:auto_generated.data[34]
data[5][0] => mux_g4e:auto_generated.data[35]
data[5][1] => mux_g4e:auto_generated.data[36]
data[5][2] => mux_g4e:auto_generated.data[37]
data[5][3] => mux_g4e:auto_generated.data[38]
data[5][4] => mux_g4e:auto_generated.data[39]
data[5][5] => mux_g4e:auto_generated.data[40]
data[5][6] => mux_g4e:auto_generated.data[41]
data[6][0] => mux_g4e:auto_generated.data[42]
data[6][1] => mux_g4e:auto_generated.data[43]
data[6][2] => mux_g4e:auto_generated.data[44]
data[6][3] => mux_g4e:auto_generated.data[45]
data[6][4] => mux_g4e:auto_generated.data[46]
data[6][5] => mux_g4e:auto_generated.data[47]
data[6][6] => mux_g4e:auto_generated.data[48]
data[7][0] => mux_g4e:auto_generated.data[49]
data[7][1] => mux_g4e:auto_generated.data[50]
data[7][2] => mux_g4e:auto_generated.data[51]
data[7][3] => mux_g4e:auto_generated.data[52]
data[7][4] => mux_g4e:auto_generated.data[53]
data[7][5] => mux_g4e:auto_generated.data[54]
data[7][6] => mux_g4e:auto_generated.data[55]
sel[0] => mux_g4e:auto_generated.sel[0]
sel[1] => mux_g4e:auto_generated.sel[1]
sel[2] => mux_g4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g4e:auto_generated.result[0]
result[1] <= mux_g4e:auto_generated.result[1]
result[2] <= mux_g4e:auto_generated.result[2]
result[3] <= mux_g4e:auto_generated.result[3]
result[4] <= mux_g4e:auto_generated.result[4]
result[5] <= mux_g4e:auto_generated.result[5]
result[6] <= mux_g4e:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component|mux_g4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
data[14] => l1_w0_n1_mux_dataout~1.IN1
data[15] => l1_w1_n1_mux_dataout~1.IN1
data[16] => l1_w2_n1_mux_dataout~1.IN1
data[17] => l1_w3_n1_mux_dataout~1.IN1
data[18] => l1_w4_n1_mux_dataout~1.IN1
data[19] => l1_w5_n1_mux_dataout~1.IN1
data[20] => l1_w6_n1_mux_dataout~1.IN1
data[21] => l1_w0_n1_mux_dataout~0.IN1
data[22] => l1_w1_n1_mux_dataout~0.IN1
data[23] => l1_w2_n1_mux_dataout~0.IN1
data[24] => l1_w3_n1_mux_dataout~0.IN1
data[25] => l1_w4_n1_mux_dataout~0.IN1
data[26] => l1_w5_n1_mux_dataout~0.IN1
data[27] => l1_w6_n1_mux_dataout~0.IN1
data[28] => l1_w0_n2_mux_dataout~1.IN1
data[29] => l1_w1_n2_mux_dataout~1.IN1
data[30] => l1_w2_n2_mux_dataout~1.IN1
data[31] => l1_w3_n2_mux_dataout~1.IN1
data[32] => l1_w4_n2_mux_dataout~1.IN1
data[33] => l1_w5_n2_mux_dataout~1.IN1
data[34] => l1_w6_n2_mux_dataout~1.IN1
data[35] => l1_w0_n2_mux_dataout~0.IN1
data[36] => l1_w1_n2_mux_dataout~0.IN1
data[37] => l1_w2_n2_mux_dataout~0.IN1
data[38] => l1_w3_n2_mux_dataout~0.IN1
data[39] => l1_w4_n2_mux_dataout~0.IN1
data[40] => l1_w5_n2_mux_dataout~0.IN1
data[41] => l1_w6_n2_mux_dataout~0.IN1
data[42] => l1_w0_n3_mux_dataout~1.IN1
data[43] => l1_w1_n3_mux_dataout~1.IN1
data[44] => l1_w2_n3_mux_dataout~1.IN1
data[45] => l1_w3_n3_mux_dataout~1.IN1
data[46] => l1_w4_n3_mux_dataout~1.IN1
data[47] => l1_w5_n3_mux_dataout~1.IN1
data[48] => l1_w6_n3_mux_dataout~1.IN1
data[49] => l1_w0_n3_mux_dataout~0.IN1
data[50] => l1_w1_n3_mux_dataout~0.IN1
data[51] => l1_w2_n3_mux_dataout~0.IN1
data[52] => l1_w3_n3_mux_dataout~0.IN1
data[53] => l1_w4_n3_mux_dataout~0.IN1
data[54] => l1_w5_n3_mux_dataout~0.IN1
data[55] => l1_w6_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~36.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~37.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~38.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~39.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~40.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~41.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~42.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~43.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~44.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~45.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~46.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~47.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~48.IN0


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst19
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst19|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst19|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst19|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst18
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst18|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst17
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst17|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst16
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst16|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst16|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst16|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst15
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst15|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst15|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst14
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst14|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst14|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst14|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst13
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst13|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst13|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst13|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line4|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line5
hit <= inst6.DB_MAX_OUTPUT_PORT_TYPE
clk => inst12.IN0
clk => lpm_counter0:LRU_counter.clock
clk => data_line:inst.clk
write => inst13.IN0
write => inst17.IN2
write => inst9.IN0
loaded => inst13.IN1
addr[0] => data_line:inst.addr[0]
addr[1] => data_line:inst.addr[1]
addr[2] => data_line:inst.addr[2]
addr[3] => lpm_dff1:tag.data[0]
addr[3] => lpm_compare1:inst5.datab[0]
addr[4] => lpm_dff1:tag.data[1]
addr[4] => lpm_compare1:inst5.datab[1]
addr[5] => lpm_dff1:tag.data[2]
addr[5] => lpm_compare1:inst5.datab[2]
addr[6] => lpm_dff1:tag.data[3]
addr[6] => lpm_compare1:inst5.datab[3]
addr[7] => lpm_dff1:tag.data[4]
addr[7] => lpm_compare1:inst5.datab[4]
is_valid <= lpm_dff4:line_valid.q
LRU[0] <= lpm_counter0:LRU_counter.q[0]
LRU[1] <= lpm_counter0:LRU_counter.q[1]
LRU[2] <= lpm_counter0:LRU_counter.q[2]
LRU[3] <= lpm_counter0:LRU_counter.q[3]
LRU[4] <= lpm_counter0:LRU_counter.q[4]
LRU[5] <= lpm_counter0:LRU_counter.q[5]
LRU[6] <= lpm_counter0:LRU_counter.q[6]
LRU[7] <= lpm_counter0:LRU_counter.q[7]
q[0] <= data_line:inst.q[0]
q[1] <= data_line:inst.q[1]
q[2] <= data_line:inst.q[2]
q[3] <= data_line:inst.q[3]
q[4] <= data_line:inst.q[4]
q[5] <= data_line:inst.q[5]
q[6] <= data_line:inst.q[6]
direct_write => inst10.IN0
direct_write => inst11.IN0
data[0] => data_line:inst.data_in[0]
data[1] => data_line:inst.data_in[1]
data[2] => data_line:inst.data_in[2]
data[3] => data_line:inst.data_in[3]
data[4] => data_line:inst.data_in[4]
data[5] => data_line:inst.data_in[5]
data[6] => data_line:inst.data_in[6]


|lab6_7|Cache:inst|cache_line:line5|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line5|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cig:auto_generated.dataa[0]
dataa[1] => cmpr_cig:auto_generated.dataa[1]
dataa[2] => cmpr_cig:auto_generated.dataa[2]
dataa[3] => cmpr_cig:auto_generated.dataa[3]
dataa[4] => cmpr_cig:auto_generated.dataa[4]
datab[0] => cmpr_cig:auto_generated.datab[0]
datab[1] => cmpr_cig:auto_generated.datab[1]
datab[2] => cmpr_cig:auto_generated.datab[2]
datab[3] => cmpr_cig:auto_generated.datab[3]
datab[4] => cmpr_cig:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line5|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|lab6_7|Cache:inst|cache_line:line5|lpm_dff1:tag
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6_7|Cache:inst|cache_line:line5|lpm_dff1:tag|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|lpm_dff4:line_valid
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
sset => lpm_ff:lpm_ff_component.sset
q <= lpm_ff:lpm_ff_component.q[0]


|lab6_7|Cache:inst|cache_line:line5|lpm_dff4:line_valid|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => dffs[0].ADATA
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|lpm_counter0:LRU_counter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6_7|Cache:inst|cache_line:line5|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component
clock => cntr_9pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_9pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9pi:auto_generated.q[0]
q[1] <= cntr_9pi:auto_generated.q[1]
q[2] <= cntr_9pi:auto_generated.q[2]
q[3] <= cntr_9pi:auto_generated.q[3]
q[4] <= cntr_9pi:auto_generated.q[4]
q[5] <= cntr_9pi:auto_generated.q[5]
q[6] <= cntr_9pi:auto_generated.q[6]
q[7] <= cntr_9pi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6_7|Cache:inst|cache_line:line5|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~17.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab6_7|Cache:inst|cache_line:line5|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line5|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_m8j:auto_generated.dataa[0]
dataa[1] => cmpr_m8j:auto_generated.dataa[1]
dataa[2] => cmpr_m8j:auto_generated.dataa[2]
dataa[3] => cmpr_m8j:auto_generated.dataa[3]
dataa[4] => cmpr_m8j:auto_generated.dataa[4]
dataa[5] => cmpr_m8j:auto_generated.dataa[5]
dataa[6] => cmpr_m8j:auto_generated.dataa[6]
dataa[7] => cmpr_m8j:auto_generated.dataa[7]
datab[0] => cmpr_m8j:auto_generated.datab[0]
datab[1] => cmpr_m8j:auto_generated.datab[1]
datab[2] => cmpr_m8j:auto_generated.datab[2]
datab[3] => cmpr_m8j:auto_generated.datab[3]
datab[4] => cmpr_m8j:auto_generated.datab[4]
datab[5] => cmpr_m8j:auto_generated.datab[5]
datab[6] => cmpr_m8j:auto_generated.datab[6]
datab[7] => cmpr_m8j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_m8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line5|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|lab6_7|Cache:inst|cache_line:line5|data_line:inst
q[0] <= lpm_mux0:inst20.result[0]
q[1] <= lpm_mux0:inst20.result[1]
q[2] <= lpm_mux0:inst20.result[2]
q[3] <= lpm_mux0:inst20.result[3]
q[4] <= lpm_mux0:inst20.result[4]
q[5] <= lpm_mux0:inst20.result[5]
q[6] <= lpm_mux0:inst20.result[6]
clk => data_cell:inst19.clk
clk => data_cell:inst18.clk
clk => data_cell:inst17.clk
clk => data_cell:inst16.clk
clk => data_cell:inst15.clk
clk => data_cell:inst14.clk
clk => data_cell:inst13.clk
clk => data_cell:inst.clk
addr[0] => 16dmux:inst4.A
addr[0] => lpm_mux0:inst20.sel[0]
addr[1] => 16dmux:inst4.B
addr[1] => lpm_mux0:inst20.sel[1]
addr[2] => 16dmux:inst4.C
addr[2] => lpm_mux0:inst20.sel[2]
write => inst5.IN0
en => data_cell:inst19.en
en => data_cell:inst18.en
en => data_cell:inst17.en
en => data_cell:inst16.en
en => data_cell:inst15.en
en => data_cell:inst14.en
en => data_cell:inst13.en
en => data_cell:inst.en
data_in[0] => data_cell:inst19.direct_in[0]
data_in[0] => data_cell:inst18.direct_in[0]
data_in[0] => data_cell:inst17.direct_in[0]
data_in[0] => data_cell:inst16.direct_in[0]
data_in[0] => data_cell:inst15.direct_in[0]
data_in[0] => data_cell:inst14.direct_in[0]
data_in[0] => data_cell:inst13.direct_in[0]
data_in[0] => data_cell:inst.direct_in[0]
data_in[0] => data_cell:inst.shift_in[0]
data_in[1] => data_cell:inst19.direct_in[1]
data_in[1] => data_cell:inst18.direct_in[1]
data_in[1] => data_cell:inst17.direct_in[1]
data_in[1] => data_cell:inst16.direct_in[1]
data_in[1] => data_cell:inst15.direct_in[1]
data_in[1] => data_cell:inst14.direct_in[1]
data_in[1] => data_cell:inst13.direct_in[1]
data_in[1] => data_cell:inst.direct_in[1]
data_in[1] => data_cell:inst.shift_in[1]
data_in[2] => data_cell:inst19.direct_in[2]
data_in[2] => data_cell:inst18.direct_in[2]
data_in[2] => data_cell:inst17.direct_in[2]
data_in[2] => data_cell:inst16.direct_in[2]
data_in[2] => data_cell:inst15.direct_in[2]
data_in[2] => data_cell:inst14.direct_in[2]
data_in[2] => data_cell:inst13.direct_in[2]
data_in[2] => data_cell:inst.direct_in[2]
data_in[2] => data_cell:inst.shift_in[2]
data_in[3] => data_cell:inst19.direct_in[3]
data_in[3] => data_cell:inst18.direct_in[3]
data_in[3] => data_cell:inst17.direct_in[3]
data_in[3] => data_cell:inst16.direct_in[3]
data_in[3] => data_cell:inst15.direct_in[3]
data_in[3] => data_cell:inst14.direct_in[3]
data_in[3] => data_cell:inst13.direct_in[3]
data_in[3] => data_cell:inst.direct_in[3]
data_in[3] => data_cell:inst.shift_in[3]
data_in[4] => data_cell:inst19.direct_in[4]
data_in[4] => data_cell:inst18.direct_in[4]
data_in[4] => data_cell:inst17.direct_in[4]
data_in[4] => data_cell:inst16.direct_in[4]
data_in[4] => data_cell:inst15.direct_in[4]
data_in[4] => data_cell:inst14.direct_in[4]
data_in[4] => data_cell:inst13.direct_in[4]
data_in[4] => data_cell:inst.direct_in[4]
data_in[4] => data_cell:inst.shift_in[4]
data_in[5] => data_cell:inst19.direct_in[5]
data_in[5] => data_cell:inst18.direct_in[5]
data_in[5] => data_cell:inst17.direct_in[5]
data_in[5] => data_cell:inst16.direct_in[5]
data_in[5] => data_cell:inst15.direct_in[5]
data_in[5] => data_cell:inst14.direct_in[5]
data_in[5] => data_cell:inst13.direct_in[5]
data_in[5] => data_cell:inst.direct_in[5]
data_in[5] => data_cell:inst.shift_in[5]
data_in[6] => data_cell:inst19.direct_in[6]
data_in[6] => data_cell:inst18.direct_in[6]
data_in[6] => data_cell:inst17.direct_in[6]
data_in[6] => data_cell:inst16.direct_in[6]
data_in[6] => data_cell:inst15.direct_in[6]
data_in[6] => data_cell:inst14.direct_in[6]
data_in[6] => data_cell:inst13.direct_in[6]
data_in[6] => data_cell:inst.direct_in[6]
data_in[6] => data_cell:inst.shift_in[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|lpm_mux0:inst20
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component
data[0][0] => mux_g4e:auto_generated.data[0]
data[0][1] => mux_g4e:auto_generated.data[1]
data[0][2] => mux_g4e:auto_generated.data[2]
data[0][3] => mux_g4e:auto_generated.data[3]
data[0][4] => mux_g4e:auto_generated.data[4]
data[0][5] => mux_g4e:auto_generated.data[5]
data[0][6] => mux_g4e:auto_generated.data[6]
data[1][0] => mux_g4e:auto_generated.data[7]
data[1][1] => mux_g4e:auto_generated.data[8]
data[1][2] => mux_g4e:auto_generated.data[9]
data[1][3] => mux_g4e:auto_generated.data[10]
data[1][4] => mux_g4e:auto_generated.data[11]
data[1][5] => mux_g4e:auto_generated.data[12]
data[1][6] => mux_g4e:auto_generated.data[13]
data[2][0] => mux_g4e:auto_generated.data[14]
data[2][1] => mux_g4e:auto_generated.data[15]
data[2][2] => mux_g4e:auto_generated.data[16]
data[2][3] => mux_g4e:auto_generated.data[17]
data[2][4] => mux_g4e:auto_generated.data[18]
data[2][5] => mux_g4e:auto_generated.data[19]
data[2][6] => mux_g4e:auto_generated.data[20]
data[3][0] => mux_g4e:auto_generated.data[21]
data[3][1] => mux_g4e:auto_generated.data[22]
data[3][2] => mux_g4e:auto_generated.data[23]
data[3][3] => mux_g4e:auto_generated.data[24]
data[3][4] => mux_g4e:auto_generated.data[25]
data[3][5] => mux_g4e:auto_generated.data[26]
data[3][6] => mux_g4e:auto_generated.data[27]
data[4][0] => mux_g4e:auto_generated.data[28]
data[4][1] => mux_g4e:auto_generated.data[29]
data[4][2] => mux_g4e:auto_generated.data[30]
data[4][3] => mux_g4e:auto_generated.data[31]
data[4][4] => mux_g4e:auto_generated.data[32]
data[4][5] => mux_g4e:auto_generated.data[33]
data[4][6] => mux_g4e:auto_generated.data[34]
data[5][0] => mux_g4e:auto_generated.data[35]
data[5][1] => mux_g4e:auto_generated.data[36]
data[5][2] => mux_g4e:auto_generated.data[37]
data[5][3] => mux_g4e:auto_generated.data[38]
data[5][4] => mux_g4e:auto_generated.data[39]
data[5][5] => mux_g4e:auto_generated.data[40]
data[5][6] => mux_g4e:auto_generated.data[41]
data[6][0] => mux_g4e:auto_generated.data[42]
data[6][1] => mux_g4e:auto_generated.data[43]
data[6][2] => mux_g4e:auto_generated.data[44]
data[6][3] => mux_g4e:auto_generated.data[45]
data[6][4] => mux_g4e:auto_generated.data[46]
data[6][5] => mux_g4e:auto_generated.data[47]
data[6][6] => mux_g4e:auto_generated.data[48]
data[7][0] => mux_g4e:auto_generated.data[49]
data[7][1] => mux_g4e:auto_generated.data[50]
data[7][2] => mux_g4e:auto_generated.data[51]
data[7][3] => mux_g4e:auto_generated.data[52]
data[7][4] => mux_g4e:auto_generated.data[53]
data[7][5] => mux_g4e:auto_generated.data[54]
data[7][6] => mux_g4e:auto_generated.data[55]
sel[0] => mux_g4e:auto_generated.sel[0]
sel[1] => mux_g4e:auto_generated.sel[1]
sel[2] => mux_g4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g4e:auto_generated.result[0]
result[1] <= mux_g4e:auto_generated.result[1]
result[2] <= mux_g4e:auto_generated.result[2]
result[3] <= mux_g4e:auto_generated.result[3]
result[4] <= mux_g4e:auto_generated.result[4]
result[5] <= mux_g4e:auto_generated.result[5]
result[6] <= mux_g4e:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component|mux_g4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
data[14] => l1_w0_n1_mux_dataout~1.IN1
data[15] => l1_w1_n1_mux_dataout~1.IN1
data[16] => l1_w2_n1_mux_dataout~1.IN1
data[17] => l1_w3_n1_mux_dataout~1.IN1
data[18] => l1_w4_n1_mux_dataout~1.IN1
data[19] => l1_w5_n1_mux_dataout~1.IN1
data[20] => l1_w6_n1_mux_dataout~1.IN1
data[21] => l1_w0_n1_mux_dataout~0.IN1
data[22] => l1_w1_n1_mux_dataout~0.IN1
data[23] => l1_w2_n1_mux_dataout~0.IN1
data[24] => l1_w3_n1_mux_dataout~0.IN1
data[25] => l1_w4_n1_mux_dataout~0.IN1
data[26] => l1_w5_n1_mux_dataout~0.IN1
data[27] => l1_w6_n1_mux_dataout~0.IN1
data[28] => l1_w0_n2_mux_dataout~1.IN1
data[29] => l1_w1_n2_mux_dataout~1.IN1
data[30] => l1_w2_n2_mux_dataout~1.IN1
data[31] => l1_w3_n2_mux_dataout~1.IN1
data[32] => l1_w4_n2_mux_dataout~1.IN1
data[33] => l1_w5_n2_mux_dataout~1.IN1
data[34] => l1_w6_n2_mux_dataout~1.IN1
data[35] => l1_w0_n2_mux_dataout~0.IN1
data[36] => l1_w1_n2_mux_dataout~0.IN1
data[37] => l1_w2_n2_mux_dataout~0.IN1
data[38] => l1_w3_n2_mux_dataout~0.IN1
data[39] => l1_w4_n2_mux_dataout~0.IN1
data[40] => l1_w5_n2_mux_dataout~0.IN1
data[41] => l1_w6_n2_mux_dataout~0.IN1
data[42] => l1_w0_n3_mux_dataout~1.IN1
data[43] => l1_w1_n3_mux_dataout~1.IN1
data[44] => l1_w2_n3_mux_dataout~1.IN1
data[45] => l1_w3_n3_mux_dataout~1.IN1
data[46] => l1_w4_n3_mux_dataout~1.IN1
data[47] => l1_w5_n3_mux_dataout~1.IN1
data[48] => l1_w6_n3_mux_dataout~1.IN1
data[49] => l1_w0_n3_mux_dataout~0.IN1
data[50] => l1_w1_n3_mux_dataout~0.IN1
data[51] => l1_w2_n3_mux_dataout~0.IN1
data[52] => l1_w3_n3_mux_dataout~0.IN1
data[53] => l1_w4_n3_mux_dataout~0.IN1
data[54] => l1_w5_n3_mux_dataout~0.IN1
data[55] => l1_w6_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~36.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~37.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~38.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~39.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~40.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~41.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~42.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~43.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~44.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~45.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~46.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~47.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~48.IN0


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst19
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst19|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst19|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst19|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst18
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst18|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst17
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst17|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst16
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst16|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst16|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst16|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst15
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst15|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst15|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst14
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst14|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst14|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst14|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst13
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst13|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst13|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst13|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line5|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line6
hit <= inst6.DB_MAX_OUTPUT_PORT_TYPE
clk => inst12.IN0
clk => lpm_counter0:LRU_counter.clock
clk => data_line:inst.clk
write => inst13.IN0
write => inst17.IN2
write => inst9.IN0
loaded => inst13.IN1
addr[0] => data_line:inst.addr[0]
addr[1] => data_line:inst.addr[1]
addr[2] => data_line:inst.addr[2]
addr[3] => lpm_dff1:tag.data[0]
addr[3] => lpm_compare1:inst5.datab[0]
addr[4] => lpm_dff1:tag.data[1]
addr[4] => lpm_compare1:inst5.datab[1]
addr[5] => lpm_dff1:tag.data[2]
addr[5] => lpm_compare1:inst5.datab[2]
addr[6] => lpm_dff1:tag.data[3]
addr[6] => lpm_compare1:inst5.datab[3]
addr[7] => lpm_dff1:tag.data[4]
addr[7] => lpm_compare1:inst5.datab[4]
is_valid <= lpm_dff4:line_valid.q
LRU[0] <= lpm_counter0:LRU_counter.q[0]
LRU[1] <= lpm_counter0:LRU_counter.q[1]
LRU[2] <= lpm_counter0:LRU_counter.q[2]
LRU[3] <= lpm_counter0:LRU_counter.q[3]
LRU[4] <= lpm_counter0:LRU_counter.q[4]
LRU[5] <= lpm_counter0:LRU_counter.q[5]
LRU[6] <= lpm_counter0:LRU_counter.q[6]
LRU[7] <= lpm_counter0:LRU_counter.q[7]
q[0] <= data_line:inst.q[0]
q[1] <= data_line:inst.q[1]
q[2] <= data_line:inst.q[2]
q[3] <= data_line:inst.q[3]
q[4] <= data_line:inst.q[4]
q[5] <= data_line:inst.q[5]
q[6] <= data_line:inst.q[6]
direct_write => inst10.IN0
direct_write => inst11.IN0
data[0] => data_line:inst.data_in[0]
data[1] => data_line:inst.data_in[1]
data[2] => data_line:inst.data_in[2]
data[3] => data_line:inst.data_in[3]
data[4] => data_line:inst.data_in[4]
data[5] => data_line:inst.data_in[5]
data[6] => data_line:inst.data_in[6]


|lab6_7|Cache:inst|cache_line:line6|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line6|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cig:auto_generated.dataa[0]
dataa[1] => cmpr_cig:auto_generated.dataa[1]
dataa[2] => cmpr_cig:auto_generated.dataa[2]
dataa[3] => cmpr_cig:auto_generated.dataa[3]
dataa[4] => cmpr_cig:auto_generated.dataa[4]
datab[0] => cmpr_cig:auto_generated.datab[0]
datab[1] => cmpr_cig:auto_generated.datab[1]
datab[2] => cmpr_cig:auto_generated.datab[2]
datab[3] => cmpr_cig:auto_generated.datab[3]
datab[4] => cmpr_cig:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line6|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|lab6_7|Cache:inst|cache_line:line6|lpm_dff1:tag
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6_7|Cache:inst|cache_line:line6|lpm_dff1:tag|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|lpm_dff4:line_valid
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
sset => lpm_ff:lpm_ff_component.sset
q <= lpm_ff:lpm_ff_component.q[0]


|lab6_7|Cache:inst|cache_line:line6|lpm_dff4:line_valid|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => dffs[0].ADATA
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|lpm_counter0:LRU_counter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6_7|Cache:inst|cache_line:line6|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component
clock => cntr_9pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_9pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9pi:auto_generated.q[0]
q[1] <= cntr_9pi:auto_generated.q[1]
q[2] <= cntr_9pi:auto_generated.q[2]
q[3] <= cntr_9pi:auto_generated.q[3]
q[4] <= cntr_9pi:auto_generated.q[4]
q[5] <= cntr_9pi:auto_generated.q[5]
q[6] <= cntr_9pi:auto_generated.q[6]
q[7] <= cntr_9pi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6_7|Cache:inst|cache_line:line6|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~17.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab6_7|Cache:inst|cache_line:line6|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line6|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_m8j:auto_generated.dataa[0]
dataa[1] => cmpr_m8j:auto_generated.dataa[1]
dataa[2] => cmpr_m8j:auto_generated.dataa[2]
dataa[3] => cmpr_m8j:auto_generated.dataa[3]
dataa[4] => cmpr_m8j:auto_generated.dataa[4]
dataa[5] => cmpr_m8j:auto_generated.dataa[5]
dataa[6] => cmpr_m8j:auto_generated.dataa[6]
dataa[7] => cmpr_m8j:auto_generated.dataa[7]
datab[0] => cmpr_m8j:auto_generated.datab[0]
datab[1] => cmpr_m8j:auto_generated.datab[1]
datab[2] => cmpr_m8j:auto_generated.datab[2]
datab[3] => cmpr_m8j:auto_generated.datab[3]
datab[4] => cmpr_m8j:auto_generated.datab[4]
datab[5] => cmpr_m8j:auto_generated.datab[5]
datab[6] => cmpr_m8j:auto_generated.datab[6]
datab[7] => cmpr_m8j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_m8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|lab6_7|Cache:inst|cache_line:line6|data_line:inst
q[0] <= lpm_mux0:inst20.result[0]
q[1] <= lpm_mux0:inst20.result[1]
q[2] <= lpm_mux0:inst20.result[2]
q[3] <= lpm_mux0:inst20.result[3]
q[4] <= lpm_mux0:inst20.result[4]
q[5] <= lpm_mux0:inst20.result[5]
q[6] <= lpm_mux0:inst20.result[6]
clk => data_cell:inst19.clk
clk => data_cell:inst18.clk
clk => data_cell:inst17.clk
clk => data_cell:inst16.clk
clk => data_cell:inst15.clk
clk => data_cell:inst14.clk
clk => data_cell:inst13.clk
clk => data_cell:inst.clk
addr[0] => 16dmux:inst4.A
addr[0] => lpm_mux0:inst20.sel[0]
addr[1] => 16dmux:inst4.B
addr[1] => lpm_mux0:inst20.sel[1]
addr[2] => 16dmux:inst4.C
addr[2] => lpm_mux0:inst20.sel[2]
write => inst5.IN0
en => data_cell:inst19.en
en => data_cell:inst18.en
en => data_cell:inst17.en
en => data_cell:inst16.en
en => data_cell:inst15.en
en => data_cell:inst14.en
en => data_cell:inst13.en
en => data_cell:inst.en
data_in[0] => data_cell:inst19.direct_in[0]
data_in[0] => data_cell:inst18.direct_in[0]
data_in[0] => data_cell:inst17.direct_in[0]
data_in[0] => data_cell:inst16.direct_in[0]
data_in[0] => data_cell:inst15.direct_in[0]
data_in[0] => data_cell:inst14.direct_in[0]
data_in[0] => data_cell:inst13.direct_in[0]
data_in[0] => data_cell:inst.direct_in[0]
data_in[0] => data_cell:inst.shift_in[0]
data_in[1] => data_cell:inst19.direct_in[1]
data_in[1] => data_cell:inst18.direct_in[1]
data_in[1] => data_cell:inst17.direct_in[1]
data_in[1] => data_cell:inst16.direct_in[1]
data_in[1] => data_cell:inst15.direct_in[1]
data_in[1] => data_cell:inst14.direct_in[1]
data_in[1] => data_cell:inst13.direct_in[1]
data_in[1] => data_cell:inst.direct_in[1]
data_in[1] => data_cell:inst.shift_in[1]
data_in[2] => data_cell:inst19.direct_in[2]
data_in[2] => data_cell:inst18.direct_in[2]
data_in[2] => data_cell:inst17.direct_in[2]
data_in[2] => data_cell:inst16.direct_in[2]
data_in[2] => data_cell:inst15.direct_in[2]
data_in[2] => data_cell:inst14.direct_in[2]
data_in[2] => data_cell:inst13.direct_in[2]
data_in[2] => data_cell:inst.direct_in[2]
data_in[2] => data_cell:inst.shift_in[2]
data_in[3] => data_cell:inst19.direct_in[3]
data_in[3] => data_cell:inst18.direct_in[3]
data_in[3] => data_cell:inst17.direct_in[3]
data_in[3] => data_cell:inst16.direct_in[3]
data_in[3] => data_cell:inst15.direct_in[3]
data_in[3] => data_cell:inst14.direct_in[3]
data_in[3] => data_cell:inst13.direct_in[3]
data_in[3] => data_cell:inst.direct_in[3]
data_in[3] => data_cell:inst.shift_in[3]
data_in[4] => data_cell:inst19.direct_in[4]
data_in[4] => data_cell:inst18.direct_in[4]
data_in[4] => data_cell:inst17.direct_in[4]
data_in[4] => data_cell:inst16.direct_in[4]
data_in[4] => data_cell:inst15.direct_in[4]
data_in[4] => data_cell:inst14.direct_in[4]
data_in[4] => data_cell:inst13.direct_in[4]
data_in[4] => data_cell:inst.direct_in[4]
data_in[4] => data_cell:inst.shift_in[4]
data_in[5] => data_cell:inst19.direct_in[5]
data_in[5] => data_cell:inst18.direct_in[5]
data_in[5] => data_cell:inst17.direct_in[5]
data_in[5] => data_cell:inst16.direct_in[5]
data_in[5] => data_cell:inst15.direct_in[5]
data_in[5] => data_cell:inst14.direct_in[5]
data_in[5] => data_cell:inst13.direct_in[5]
data_in[5] => data_cell:inst.direct_in[5]
data_in[5] => data_cell:inst.shift_in[5]
data_in[6] => data_cell:inst19.direct_in[6]
data_in[6] => data_cell:inst18.direct_in[6]
data_in[6] => data_cell:inst17.direct_in[6]
data_in[6] => data_cell:inst16.direct_in[6]
data_in[6] => data_cell:inst15.direct_in[6]
data_in[6] => data_cell:inst14.direct_in[6]
data_in[6] => data_cell:inst13.direct_in[6]
data_in[6] => data_cell:inst.direct_in[6]
data_in[6] => data_cell:inst.shift_in[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|lpm_mux0:inst20
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component
data[0][0] => mux_g4e:auto_generated.data[0]
data[0][1] => mux_g4e:auto_generated.data[1]
data[0][2] => mux_g4e:auto_generated.data[2]
data[0][3] => mux_g4e:auto_generated.data[3]
data[0][4] => mux_g4e:auto_generated.data[4]
data[0][5] => mux_g4e:auto_generated.data[5]
data[0][6] => mux_g4e:auto_generated.data[6]
data[1][0] => mux_g4e:auto_generated.data[7]
data[1][1] => mux_g4e:auto_generated.data[8]
data[1][2] => mux_g4e:auto_generated.data[9]
data[1][3] => mux_g4e:auto_generated.data[10]
data[1][4] => mux_g4e:auto_generated.data[11]
data[1][5] => mux_g4e:auto_generated.data[12]
data[1][6] => mux_g4e:auto_generated.data[13]
data[2][0] => mux_g4e:auto_generated.data[14]
data[2][1] => mux_g4e:auto_generated.data[15]
data[2][2] => mux_g4e:auto_generated.data[16]
data[2][3] => mux_g4e:auto_generated.data[17]
data[2][4] => mux_g4e:auto_generated.data[18]
data[2][5] => mux_g4e:auto_generated.data[19]
data[2][6] => mux_g4e:auto_generated.data[20]
data[3][0] => mux_g4e:auto_generated.data[21]
data[3][1] => mux_g4e:auto_generated.data[22]
data[3][2] => mux_g4e:auto_generated.data[23]
data[3][3] => mux_g4e:auto_generated.data[24]
data[3][4] => mux_g4e:auto_generated.data[25]
data[3][5] => mux_g4e:auto_generated.data[26]
data[3][6] => mux_g4e:auto_generated.data[27]
data[4][0] => mux_g4e:auto_generated.data[28]
data[4][1] => mux_g4e:auto_generated.data[29]
data[4][2] => mux_g4e:auto_generated.data[30]
data[4][3] => mux_g4e:auto_generated.data[31]
data[4][4] => mux_g4e:auto_generated.data[32]
data[4][5] => mux_g4e:auto_generated.data[33]
data[4][6] => mux_g4e:auto_generated.data[34]
data[5][0] => mux_g4e:auto_generated.data[35]
data[5][1] => mux_g4e:auto_generated.data[36]
data[5][2] => mux_g4e:auto_generated.data[37]
data[5][3] => mux_g4e:auto_generated.data[38]
data[5][4] => mux_g4e:auto_generated.data[39]
data[5][5] => mux_g4e:auto_generated.data[40]
data[5][6] => mux_g4e:auto_generated.data[41]
data[6][0] => mux_g4e:auto_generated.data[42]
data[6][1] => mux_g4e:auto_generated.data[43]
data[6][2] => mux_g4e:auto_generated.data[44]
data[6][3] => mux_g4e:auto_generated.data[45]
data[6][4] => mux_g4e:auto_generated.data[46]
data[6][5] => mux_g4e:auto_generated.data[47]
data[6][6] => mux_g4e:auto_generated.data[48]
data[7][0] => mux_g4e:auto_generated.data[49]
data[7][1] => mux_g4e:auto_generated.data[50]
data[7][2] => mux_g4e:auto_generated.data[51]
data[7][3] => mux_g4e:auto_generated.data[52]
data[7][4] => mux_g4e:auto_generated.data[53]
data[7][5] => mux_g4e:auto_generated.data[54]
data[7][6] => mux_g4e:auto_generated.data[55]
sel[0] => mux_g4e:auto_generated.sel[0]
sel[1] => mux_g4e:auto_generated.sel[1]
sel[2] => mux_g4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g4e:auto_generated.result[0]
result[1] <= mux_g4e:auto_generated.result[1]
result[2] <= mux_g4e:auto_generated.result[2]
result[3] <= mux_g4e:auto_generated.result[3]
result[4] <= mux_g4e:auto_generated.result[4]
result[5] <= mux_g4e:auto_generated.result[5]
result[6] <= mux_g4e:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component|mux_g4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
data[14] => l1_w0_n1_mux_dataout~1.IN1
data[15] => l1_w1_n1_mux_dataout~1.IN1
data[16] => l1_w2_n1_mux_dataout~1.IN1
data[17] => l1_w3_n1_mux_dataout~1.IN1
data[18] => l1_w4_n1_mux_dataout~1.IN1
data[19] => l1_w5_n1_mux_dataout~1.IN1
data[20] => l1_w6_n1_mux_dataout~1.IN1
data[21] => l1_w0_n1_mux_dataout~0.IN1
data[22] => l1_w1_n1_mux_dataout~0.IN1
data[23] => l1_w2_n1_mux_dataout~0.IN1
data[24] => l1_w3_n1_mux_dataout~0.IN1
data[25] => l1_w4_n1_mux_dataout~0.IN1
data[26] => l1_w5_n1_mux_dataout~0.IN1
data[27] => l1_w6_n1_mux_dataout~0.IN1
data[28] => l1_w0_n2_mux_dataout~1.IN1
data[29] => l1_w1_n2_mux_dataout~1.IN1
data[30] => l1_w2_n2_mux_dataout~1.IN1
data[31] => l1_w3_n2_mux_dataout~1.IN1
data[32] => l1_w4_n2_mux_dataout~1.IN1
data[33] => l1_w5_n2_mux_dataout~1.IN1
data[34] => l1_w6_n2_mux_dataout~1.IN1
data[35] => l1_w0_n2_mux_dataout~0.IN1
data[36] => l1_w1_n2_mux_dataout~0.IN1
data[37] => l1_w2_n2_mux_dataout~0.IN1
data[38] => l1_w3_n2_mux_dataout~0.IN1
data[39] => l1_w4_n2_mux_dataout~0.IN1
data[40] => l1_w5_n2_mux_dataout~0.IN1
data[41] => l1_w6_n2_mux_dataout~0.IN1
data[42] => l1_w0_n3_mux_dataout~1.IN1
data[43] => l1_w1_n3_mux_dataout~1.IN1
data[44] => l1_w2_n3_mux_dataout~1.IN1
data[45] => l1_w3_n3_mux_dataout~1.IN1
data[46] => l1_w4_n3_mux_dataout~1.IN1
data[47] => l1_w5_n3_mux_dataout~1.IN1
data[48] => l1_w6_n3_mux_dataout~1.IN1
data[49] => l1_w0_n3_mux_dataout~0.IN1
data[50] => l1_w1_n3_mux_dataout~0.IN1
data[51] => l1_w2_n3_mux_dataout~0.IN1
data[52] => l1_w3_n3_mux_dataout~0.IN1
data[53] => l1_w4_n3_mux_dataout~0.IN1
data[54] => l1_w5_n3_mux_dataout~0.IN1
data[55] => l1_w6_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~36.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~37.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~38.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~39.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~40.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~41.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~42.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~43.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~44.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~45.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~46.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~47.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~48.IN0


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst19
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst19|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst19|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst19|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst18
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst18|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst17
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst17|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst16
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst16|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst16|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst16|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst15
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst15|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst15|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst14
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst14|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst14|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst14|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst13
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst13|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst13|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst13|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line6|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line7
hit <= inst6.DB_MAX_OUTPUT_PORT_TYPE
clk => inst12.IN0
clk => lpm_counter0:LRU_counter.clock
clk => data_line:inst.clk
write => inst13.IN0
write => inst17.IN2
write => inst9.IN0
loaded => inst13.IN1
addr[0] => data_line:inst.addr[0]
addr[1] => data_line:inst.addr[1]
addr[2] => data_line:inst.addr[2]
addr[3] => lpm_dff1:tag.data[0]
addr[3] => lpm_compare1:inst5.datab[0]
addr[4] => lpm_dff1:tag.data[1]
addr[4] => lpm_compare1:inst5.datab[1]
addr[5] => lpm_dff1:tag.data[2]
addr[5] => lpm_compare1:inst5.datab[2]
addr[6] => lpm_dff1:tag.data[3]
addr[6] => lpm_compare1:inst5.datab[3]
addr[7] => lpm_dff1:tag.data[4]
addr[7] => lpm_compare1:inst5.datab[4]
is_valid <= lpm_dff4:line_valid.q
LRU[0] <= lpm_counter0:LRU_counter.q[0]
LRU[1] <= lpm_counter0:LRU_counter.q[1]
LRU[2] <= lpm_counter0:LRU_counter.q[2]
LRU[3] <= lpm_counter0:LRU_counter.q[3]
LRU[4] <= lpm_counter0:LRU_counter.q[4]
LRU[5] <= lpm_counter0:LRU_counter.q[5]
LRU[6] <= lpm_counter0:LRU_counter.q[6]
LRU[7] <= lpm_counter0:LRU_counter.q[7]
q[0] <= data_line:inst.q[0]
q[1] <= data_line:inst.q[1]
q[2] <= data_line:inst.q[2]
q[3] <= data_line:inst.q[3]
q[4] <= data_line:inst.q[4]
q[5] <= data_line:inst.q[5]
q[6] <= data_line:inst.q[6]
direct_write => inst10.IN0
direct_write => inst11.IN0
data[0] => data_line:inst.data_in[0]
data[1] => data_line:inst.data_in[1]
data[2] => data_line:inst.data_in[2]
data[3] => data_line:inst.data_in[3]
data[4] => data_line:inst.data_in[4]
data[5] => data_line:inst.data_in[5]
data[6] => data_line:inst.data_in[6]


|lab6_7|Cache:inst|cache_line:line7|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line7|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cig:auto_generated.dataa[0]
dataa[1] => cmpr_cig:auto_generated.dataa[1]
dataa[2] => cmpr_cig:auto_generated.dataa[2]
dataa[3] => cmpr_cig:auto_generated.dataa[3]
dataa[4] => cmpr_cig:auto_generated.dataa[4]
datab[0] => cmpr_cig:auto_generated.datab[0]
datab[1] => cmpr_cig:auto_generated.datab[1]
datab[2] => cmpr_cig:auto_generated.datab[2]
datab[3] => cmpr_cig:auto_generated.datab[3]
datab[4] => cmpr_cig:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line7|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|lab6_7|Cache:inst|cache_line:line7|lpm_dff1:tag
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6_7|Cache:inst|cache_line:line7|lpm_dff1:tag|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|lpm_dff4:line_valid
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
sset => lpm_ff:lpm_ff_component.sset
q <= lpm_ff:lpm_ff_component.q[0]


|lab6_7|Cache:inst|cache_line:line7|lpm_dff4:line_valid|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => dffs[0].ADATA
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|lpm_counter0:LRU_counter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6_7|Cache:inst|cache_line:line7|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component
clock => cntr_9pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_9pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9pi:auto_generated.q[0]
q[1] <= cntr_9pi:auto_generated.q[1]
q[2] <= cntr_9pi:auto_generated.q[2]
q[3] <= cntr_9pi:auto_generated.q[3]
q[4] <= cntr_9pi:auto_generated.q[4]
q[5] <= cntr_9pi:auto_generated.q[5]
q[6] <= cntr_9pi:auto_generated.q[6]
q[7] <= cntr_9pi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6_7|Cache:inst|cache_line:line7|lpm_counter0:LRU_counter|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~17.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab6_7|Cache:inst|cache_line:line7|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
aeb <= lpm_compare:lpm_compare_component.aeb


|lab6_7|Cache:inst|cache_line:line7|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_m8j:auto_generated.dataa[0]
dataa[1] => cmpr_m8j:auto_generated.dataa[1]
dataa[2] => cmpr_m8j:auto_generated.dataa[2]
dataa[3] => cmpr_m8j:auto_generated.dataa[3]
dataa[4] => cmpr_m8j:auto_generated.dataa[4]
dataa[5] => cmpr_m8j:auto_generated.dataa[5]
dataa[6] => cmpr_m8j:auto_generated.dataa[6]
dataa[7] => cmpr_m8j:auto_generated.dataa[7]
datab[0] => cmpr_m8j:auto_generated.datab[0]
datab[1] => cmpr_m8j:auto_generated.datab[1]
datab[2] => cmpr_m8j:auto_generated.datab[2]
datab[3] => cmpr_m8j:auto_generated.datab[3]
datab[4] => cmpr_m8j:auto_generated.datab[4]
datab[5] => cmpr_m8j:auto_generated.datab[5]
datab[6] => cmpr_m8j:auto_generated.datab[6]
datab[7] => cmpr_m8j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_m8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6_7|Cache:inst|cache_line:line7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|lab6_7|Cache:inst|cache_line:line7|data_line:inst
q[0] <= lpm_mux0:inst20.result[0]
q[1] <= lpm_mux0:inst20.result[1]
q[2] <= lpm_mux0:inst20.result[2]
q[3] <= lpm_mux0:inst20.result[3]
q[4] <= lpm_mux0:inst20.result[4]
q[5] <= lpm_mux0:inst20.result[5]
q[6] <= lpm_mux0:inst20.result[6]
clk => data_cell:inst19.clk
clk => data_cell:inst18.clk
clk => data_cell:inst17.clk
clk => data_cell:inst16.clk
clk => data_cell:inst15.clk
clk => data_cell:inst14.clk
clk => data_cell:inst13.clk
clk => data_cell:inst.clk
addr[0] => 16dmux:inst4.A
addr[0] => lpm_mux0:inst20.sel[0]
addr[1] => 16dmux:inst4.B
addr[1] => lpm_mux0:inst20.sel[1]
addr[2] => 16dmux:inst4.C
addr[2] => lpm_mux0:inst20.sel[2]
write => inst5.IN0
en => data_cell:inst19.en
en => data_cell:inst18.en
en => data_cell:inst17.en
en => data_cell:inst16.en
en => data_cell:inst15.en
en => data_cell:inst14.en
en => data_cell:inst13.en
en => data_cell:inst.en
data_in[0] => data_cell:inst19.direct_in[0]
data_in[0] => data_cell:inst18.direct_in[0]
data_in[0] => data_cell:inst17.direct_in[0]
data_in[0] => data_cell:inst16.direct_in[0]
data_in[0] => data_cell:inst15.direct_in[0]
data_in[0] => data_cell:inst14.direct_in[0]
data_in[0] => data_cell:inst13.direct_in[0]
data_in[0] => data_cell:inst.direct_in[0]
data_in[0] => data_cell:inst.shift_in[0]
data_in[1] => data_cell:inst19.direct_in[1]
data_in[1] => data_cell:inst18.direct_in[1]
data_in[1] => data_cell:inst17.direct_in[1]
data_in[1] => data_cell:inst16.direct_in[1]
data_in[1] => data_cell:inst15.direct_in[1]
data_in[1] => data_cell:inst14.direct_in[1]
data_in[1] => data_cell:inst13.direct_in[1]
data_in[1] => data_cell:inst.direct_in[1]
data_in[1] => data_cell:inst.shift_in[1]
data_in[2] => data_cell:inst19.direct_in[2]
data_in[2] => data_cell:inst18.direct_in[2]
data_in[2] => data_cell:inst17.direct_in[2]
data_in[2] => data_cell:inst16.direct_in[2]
data_in[2] => data_cell:inst15.direct_in[2]
data_in[2] => data_cell:inst14.direct_in[2]
data_in[2] => data_cell:inst13.direct_in[2]
data_in[2] => data_cell:inst.direct_in[2]
data_in[2] => data_cell:inst.shift_in[2]
data_in[3] => data_cell:inst19.direct_in[3]
data_in[3] => data_cell:inst18.direct_in[3]
data_in[3] => data_cell:inst17.direct_in[3]
data_in[3] => data_cell:inst16.direct_in[3]
data_in[3] => data_cell:inst15.direct_in[3]
data_in[3] => data_cell:inst14.direct_in[3]
data_in[3] => data_cell:inst13.direct_in[3]
data_in[3] => data_cell:inst.direct_in[3]
data_in[3] => data_cell:inst.shift_in[3]
data_in[4] => data_cell:inst19.direct_in[4]
data_in[4] => data_cell:inst18.direct_in[4]
data_in[4] => data_cell:inst17.direct_in[4]
data_in[4] => data_cell:inst16.direct_in[4]
data_in[4] => data_cell:inst15.direct_in[4]
data_in[4] => data_cell:inst14.direct_in[4]
data_in[4] => data_cell:inst13.direct_in[4]
data_in[4] => data_cell:inst.direct_in[4]
data_in[4] => data_cell:inst.shift_in[4]
data_in[5] => data_cell:inst19.direct_in[5]
data_in[5] => data_cell:inst18.direct_in[5]
data_in[5] => data_cell:inst17.direct_in[5]
data_in[5] => data_cell:inst16.direct_in[5]
data_in[5] => data_cell:inst15.direct_in[5]
data_in[5] => data_cell:inst14.direct_in[5]
data_in[5] => data_cell:inst13.direct_in[5]
data_in[5] => data_cell:inst.direct_in[5]
data_in[5] => data_cell:inst.shift_in[5]
data_in[6] => data_cell:inst19.direct_in[6]
data_in[6] => data_cell:inst18.direct_in[6]
data_in[6] => data_cell:inst17.direct_in[6]
data_in[6] => data_cell:inst16.direct_in[6]
data_in[6] => data_cell:inst15.direct_in[6]
data_in[6] => data_cell:inst14.direct_in[6]
data_in[6] => data_cell:inst13.direct_in[6]
data_in[6] => data_cell:inst.direct_in[6]
data_in[6] => data_cell:inst.shift_in[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|lpm_mux0:inst20
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component
data[0][0] => mux_g4e:auto_generated.data[0]
data[0][1] => mux_g4e:auto_generated.data[1]
data[0][2] => mux_g4e:auto_generated.data[2]
data[0][3] => mux_g4e:auto_generated.data[3]
data[0][4] => mux_g4e:auto_generated.data[4]
data[0][5] => mux_g4e:auto_generated.data[5]
data[0][6] => mux_g4e:auto_generated.data[6]
data[1][0] => mux_g4e:auto_generated.data[7]
data[1][1] => mux_g4e:auto_generated.data[8]
data[1][2] => mux_g4e:auto_generated.data[9]
data[1][3] => mux_g4e:auto_generated.data[10]
data[1][4] => mux_g4e:auto_generated.data[11]
data[1][5] => mux_g4e:auto_generated.data[12]
data[1][6] => mux_g4e:auto_generated.data[13]
data[2][0] => mux_g4e:auto_generated.data[14]
data[2][1] => mux_g4e:auto_generated.data[15]
data[2][2] => mux_g4e:auto_generated.data[16]
data[2][3] => mux_g4e:auto_generated.data[17]
data[2][4] => mux_g4e:auto_generated.data[18]
data[2][5] => mux_g4e:auto_generated.data[19]
data[2][6] => mux_g4e:auto_generated.data[20]
data[3][0] => mux_g4e:auto_generated.data[21]
data[3][1] => mux_g4e:auto_generated.data[22]
data[3][2] => mux_g4e:auto_generated.data[23]
data[3][3] => mux_g4e:auto_generated.data[24]
data[3][4] => mux_g4e:auto_generated.data[25]
data[3][5] => mux_g4e:auto_generated.data[26]
data[3][6] => mux_g4e:auto_generated.data[27]
data[4][0] => mux_g4e:auto_generated.data[28]
data[4][1] => mux_g4e:auto_generated.data[29]
data[4][2] => mux_g4e:auto_generated.data[30]
data[4][3] => mux_g4e:auto_generated.data[31]
data[4][4] => mux_g4e:auto_generated.data[32]
data[4][5] => mux_g4e:auto_generated.data[33]
data[4][6] => mux_g4e:auto_generated.data[34]
data[5][0] => mux_g4e:auto_generated.data[35]
data[5][1] => mux_g4e:auto_generated.data[36]
data[5][2] => mux_g4e:auto_generated.data[37]
data[5][3] => mux_g4e:auto_generated.data[38]
data[5][4] => mux_g4e:auto_generated.data[39]
data[5][5] => mux_g4e:auto_generated.data[40]
data[5][6] => mux_g4e:auto_generated.data[41]
data[6][0] => mux_g4e:auto_generated.data[42]
data[6][1] => mux_g4e:auto_generated.data[43]
data[6][2] => mux_g4e:auto_generated.data[44]
data[6][3] => mux_g4e:auto_generated.data[45]
data[6][4] => mux_g4e:auto_generated.data[46]
data[6][5] => mux_g4e:auto_generated.data[47]
data[6][6] => mux_g4e:auto_generated.data[48]
data[7][0] => mux_g4e:auto_generated.data[49]
data[7][1] => mux_g4e:auto_generated.data[50]
data[7][2] => mux_g4e:auto_generated.data[51]
data[7][3] => mux_g4e:auto_generated.data[52]
data[7][4] => mux_g4e:auto_generated.data[53]
data[7][5] => mux_g4e:auto_generated.data[54]
data[7][6] => mux_g4e:auto_generated.data[55]
sel[0] => mux_g4e:auto_generated.sel[0]
sel[1] => mux_g4e:auto_generated.sel[1]
sel[2] => mux_g4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g4e:auto_generated.result[0]
result[1] <= mux_g4e:auto_generated.result[1]
result[2] <= mux_g4e:auto_generated.result[2]
result[3] <= mux_g4e:auto_generated.result[3]
result[4] <= mux_g4e:auto_generated.result[4]
result[5] <= mux_g4e:auto_generated.result[5]
result[6] <= mux_g4e:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|lpm_mux0:inst20|LPM_MUX:lpm_mux_component|mux_g4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
data[14] => l1_w0_n1_mux_dataout~1.IN1
data[15] => l1_w1_n1_mux_dataout~1.IN1
data[16] => l1_w2_n1_mux_dataout~1.IN1
data[17] => l1_w3_n1_mux_dataout~1.IN1
data[18] => l1_w4_n1_mux_dataout~1.IN1
data[19] => l1_w5_n1_mux_dataout~1.IN1
data[20] => l1_w6_n1_mux_dataout~1.IN1
data[21] => l1_w0_n1_mux_dataout~0.IN1
data[22] => l1_w1_n1_mux_dataout~0.IN1
data[23] => l1_w2_n1_mux_dataout~0.IN1
data[24] => l1_w3_n1_mux_dataout~0.IN1
data[25] => l1_w4_n1_mux_dataout~0.IN1
data[26] => l1_w5_n1_mux_dataout~0.IN1
data[27] => l1_w6_n1_mux_dataout~0.IN1
data[28] => l1_w0_n2_mux_dataout~1.IN1
data[29] => l1_w1_n2_mux_dataout~1.IN1
data[30] => l1_w2_n2_mux_dataout~1.IN1
data[31] => l1_w3_n2_mux_dataout~1.IN1
data[32] => l1_w4_n2_mux_dataout~1.IN1
data[33] => l1_w5_n2_mux_dataout~1.IN1
data[34] => l1_w6_n2_mux_dataout~1.IN1
data[35] => l1_w0_n2_mux_dataout~0.IN1
data[36] => l1_w1_n2_mux_dataout~0.IN1
data[37] => l1_w2_n2_mux_dataout~0.IN1
data[38] => l1_w3_n2_mux_dataout~0.IN1
data[39] => l1_w4_n2_mux_dataout~0.IN1
data[40] => l1_w5_n2_mux_dataout~0.IN1
data[41] => l1_w6_n2_mux_dataout~0.IN1
data[42] => l1_w0_n3_mux_dataout~1.IN1
data[43] => l1_w1_n3_mux_dataout~1.IN1
data[44] => l1_w2_n3_mux_dataout~1.IN1
data[45] => l1_w3_n3_mux_dataout~1.IN1
data[46] => l1_w4_n3_mux_dataout~1.IN1
data[47] => l1_w5_n3_mux_dataout~1.IN1
data[48] => l1_w6_n3_mux_dataout~1.IN1
data[49] => l1_w0_n3_mux_dataout~0.IN1
data[50] => l1_w1_n3_mux_dataout~0.IN1
data[51] => l1_w2_n3_mux_dataout~0.IN1
data[52] => l1_w3_n3_mux_dataout~0.IN1
data[53] => l1_w4_n3_mux_dataout~0.IN1
data[54] => l1_w5_n3_mux_dataout~0.IN1
data[55] => l1_w6_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~36.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~37.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~38.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~39.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~40.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~41.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~42.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~43.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~44.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~45.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~46.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~47.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~48.IN0


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst19
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst19|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst19|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst19|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst19|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst18
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst18|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst18|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst17
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst17|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst17|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst16
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst16|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst16|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst16|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst16|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst15
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst15|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst15|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst15|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst14
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst14|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst14|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst14|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst14|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst13
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst13|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst13|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst13|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst13|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst
q[0] <= lpm_dff0:inst.q[0]
q[1] <= lpm_dff0:inst.q[1]
q[2] <= lpm_dff0:inst.q[2]
q[3] <= lpm_dff0:inst.q[3]
q[4] <= lpm_dff0:inst.q[4]
q[5] <= lpm_dff0:inst.q[5]
q[6] <= lpm_dff0:inst.q[6]
clk => lpm_dff0:inst.clock
en => inst7.IN0
dw => inst7.IN1
dw => BUSMUX:inst4.sel
shift_in[0] => BUSMUX:inst4.dataa[0]
shift_in[1] => BUSMUX:inst4.dataa[1]
shift_in[2] => BUSMUX:inst4.dataa[2]
shift_in[3] => BUSMUX:inst4.dataa[3]
shift_in[4] => BUSMUX:inst4.dataa[4]
shift_in[5] => BUSMUX:inst4.dataa[5]
shift_in[6] => BUSMUX:inst4.dataa[6]
direct_in[0] => BUSMUX:inst4.datab[0]
direct_in[1] => BUSMUX:inst4.datab[1]
direct_in[2] => BUSMUX:inst4.datab[2]
direct_in[3] => BUSMUX:inst4.datab[3]
direct_in[4] => BUSMUX:inst4.datab[4]
direct_in[5] => BUSMUX:inst4.datab[5]
direct_in[6] => BUSMUX:inst4.datab[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[1][0] => mux_tnc:auto_generated.data[7]
data[1][1] => mux_tnc:auto_generated.data[8]
data[1][2] => mux_tnc:auto_generated.data[9]
data[1][3] => mux_tnc:auto_generated.data[10]
data[1][4] => mux_tnc:auto_generated.data[11]
data[1][5] => mux_tnc:auto_generated.data[12]
data[1][6] => mux_tnc:auto_generated.data[13]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]


|lab6_7|Cache:inst|cache_line:line7|data_line:inst|data_cell:inst|BUSMUX:inst4|LPM_MUX:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|lab6_7|Cache:inst|lpm_bustri2:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|lab6_7|Cache:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|BUSMUX:inst23
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|lab6_7|Cache:inst|BUSMUX:inst23|LPM_MUX:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|lab6_7|Cache:inst|BUSMUX:inst23|LPM_MUX:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab6_7|Cache:inst|lpm_bustri0:inst28
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]


|lab6_7|Cache:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_bustri0:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]


|lab6_7|Cache:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]


|lab6_7|Cache:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_bustri0:inst14
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]


|lab6_7|Cache:inst|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_bustri0:inst15
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]


|lab6_7|Cache:inst|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_bustri0:inst16
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]


|lab6_7|Cache:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_bustri0:inst17
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]


|lab6_7|Cache:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]


|lab6_7|Cache:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|Cache:inst|lpm_bustri0:inst19
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]


|lab6_7|Cache:inst|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6_7|lpm_ram_dq0:inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]


|lab6_7|lpm_ram_dq0:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_qtb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qtb1:auto_generated.data_a[0]
data_a[1] => altsyncram_qtb1:auto_generated.data_a[1]
data_a[2] => altsyncram_qtb1:auto_generated.data_a[2]
data_a[3] => altsyncram_qtb1:auto_generated.data_a[3]
data_a[4] => altsyncram_qtb1:auto_generated.data_a[4]
data_a[5] => altsyncram_qtb1:auto_generated.data_a[5]
data_a[6] => altsyncram_qtb1:auto_generated.data_a[6]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qtb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qtb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qtb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qtb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qtb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qtb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qtb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qtb1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qtb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qtb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qtb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qtb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qtb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qtb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qtb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qtb1:auto_generated.q_a[6]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab6_7|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_qtb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE


