Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.69 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.69 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: ex9.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ex9.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ex9"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : ex9
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : ex9.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ex9.v" in library work
Module <ex9> compiled
Module <counter> compiled
Module <counter1> compiled
Module <counter2> compiled
No errors in compilation
Analysis of file <"ex9.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ex9> in library <work>.

Analyzing hierarchy for module <counter> in library <work>.

Analyzing hierarchy for module <counter1> in library <work>.

Analyzing hierarchy for module <counter2> in library <work>.

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ex9>.
Module <ex9> is correct for synthesis.
 
Analyzing module <counter> in library <work>.
Module <counter> is correct for synthesis.
 
Analyzing module <counter1> in library <work>.
Module <counter1> is correct for synthesis.
 
Analyzing module <counter2> in library <work>.
Module <counter2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:1304 - Contents of register <LCD_RW> in unit <ex9> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <counter>.
    Related source file is "ex9.v".
    Found 32-bit up counter for signal <qout>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <counter1>.
    Related source file is "ex9.v".
    Found 32-bit up counter for signal <qout>.
    Found 32-bit comparator lessequal for signal <$cmp_le0000> created at line 260.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <counter1> synthesized.


Synthesizing Unit <counter2>.
    Related source file is "ex9.v".
    Found 32-bit up counter for signal <qout2>.
    Found 32-bit comparator greatequal for signal <$cmp_ge0000> created at line 280.
    Found 16-bit up counter for signal <cnt>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <counter2> synthesized.


Synthesizing Unit <ex9>.
    Related source file is "ex9.v".
    Register <k> equivalent to <LCD_RS1> has been removed
    Found 32-bit comparator less for signal <$cmp_lt0000> created at line 195.
    Found 32-bit comparator less for signal <$cmp_lt0001> created at line 214.
    Found 1-bit 8-to-1 multiplexer for signal <$mux0003>.
    Found 4-bit 8-to-1 multiplexer for signal <$mux0004>.
    Found 1-bit register for signal <LCD_E1>.
    Found 1-bit register for signal <LCD_E2>.
    Found 1-bit register for signal <LCD_RS1>.
    Found 1-bit register for signal <LCD_RS2>.
    Found 4-bit register for signal <sf_d1>.
    Found 4-bit register for signal <sf_d2>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <ex9> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 16-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 6
 1-bit register                                        : 4
 4-bit register                                        : 2
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment D:\Xilinx.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 16-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <ex9>, Counter <count/qout> <count2/cnt> are equivalent, XST will keep only <count/qout>.

Optimizing unit <ex9> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ex9, actual ratio is 3.
FlipFlop count/qout_1 has been replicated 2 time(s)
FlipFlop count/qout_11 has been replicated 1 time(s)
FlipFlop count/qout_15 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 113
 Flip-Flops                                            : 113

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ex9.ngr
Top Level Output File Name         : ex9
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 565
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 97
#      LUT2                        : 14
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 26
#      LUT3_D                      : 5
#      LUT3_L                      : 7
#      LUT4                        : 132
#      LUT4_D                      : 12
#      LUT4_L                      : 16
#      MUXCY                       : 131
#      MUXF5                       : 19
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 113
#      FDE                         : 11
#      FDR                         : 69
#      FDRE                        : 30
#      FDRSE                       : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 7
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     167  out of   4656     3%  
 Number of Slice Flip Flops:           113  out of   9312     1%  
 Number of 4 input LUTs:               320  out of   9312     3%  
 Number of IOs:                         15
 Number of bonded IOBs:                 15  out of    232     6%  
 Number of GCLKs:                        2  out of     24     8%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 81    |
count/qout_153                     | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.581ns (Maximum Frequency: 94.511MHz)
   Minimum input arrival time before clock: 8.983ns
   Maximum output required time after clock: 6.138ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 10.581ns (frequency: 94.511MHz)
  Total number of paths / destination ports: 5986 / 123
-------------------------------------------------------------------------
Delay:               10.581ns (Levels of Logic = 7)
  Source:            count/qout_13 (FF)
  Destination:       sf_d1_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: count/qout_13 to sf_d1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.514   0.985  count/qout_13 (count/qout_13)
     LUT4:I2->O            1   0.612   0.711  _xor00034126_SW0 (N1051)
     LUT4:I2->O            2   0.612   0.748  _xor00034126 (N241)
     LUT4:I3->O            3   0.612   0.801  _cmp_eq00261 (_cmp_eq0026)
     LUT4:I2->O            4   0.612   0.809  _xor00071 (_xor0007)
     LUT4:I2->O            1   0.612   0.681  _mux0001<2>_SW0 (N680)
     MUXF5:S->O            1   0.641   0.750  _mux0001<2>1580_SW7 (N1046)
     LUT3:I1->O            1   0.612   0.000  _mux0001<2> (_mux0001<2>)
     FDE:D                     0.268          sf_d1_1
    ----------------------------------------
    Total                     10.581ns (5.095ns logic, 5.486ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count/qout_153'
  Clock period: 7.056ns (frequency: 141.733MHz)
  Total number of paths / destination ports: 1488 / 64
-------------------------------------------------------------------------
Delay:               7.056ns (Levels of Logic = 11)
  Source:            count2/qout2_2 (FF)
  Destination:       count2/qout2_0 (FF)
  Source Clock:      count/qout_153 rising
  Destination Clock: count/qout_153 rising

  Data Path: count2/qout2_2 to count2/qout2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   1.073  count2/qout2_2 (count2/qout2_2)
     LUT4:I0->O            1   0.612   0.000  Mcompar__cmp_lt0000_lut<0>1 (N14)
     MUXCY:S->O            1   0.404   0.000  Mcompar__cmp_lt0000_cy<0>_0 (Mcompar__cmp_lt0000_cy<0>1)
     MUXCY:CI->O           1   0.051   0.000  Mcompar__cmp_lt0000_cy<1>_0 (Mcompar__cmp_lt0000_cy<1>1)
     MUXCY:CI->O           1   0.051   0.000  Mcompar__cmp_lt0000_cy<2>_0 (Mcompar__cmp_lt0000_cy<2>1)
     MUXCY:CI->O           1   0.051   0.000  Mcompar__cmp_lt0000_cy<3>_0 (Mcompar__cmp_lt0000_cy<3>1)
     MUXCY:CI->O           1   0.051   0.000  Mcompar__cmp_lt0000_cy<4>_0 (Mcompar__cmp_lt0000_cy<4>1)
     MUXCY:CI->O           1   0.051   0.000  Mcompar__cmp_lt0000_cy<5>_0 (Mcompar__cmp_lt0000_cy<5>1)
     MUXCY:CI->O           1   0.051   0.000  Mcompar__cmp_lt0000_cy<6>_0 (Mcompar__cmp_lt0000_cy<6>1)
     MUXCY:CI->O           1   0.051   0.000  Mcompar__cmp_lt0000_cy<7>_0 (Mcompar__cmp_lt0000_cy<7>1)
     MUXCY:CI->O           1   0.399   0.711  Mcompar__cmp_lt0000_cy<8> (count2/_cmp_ge0000)
     LUT3:I2->O           32   0.612   1.575  count2/_or00001 (count2/_or0000)
     FDR:R                     0.795          count2/qout2_0
    ----------------------------------------
    Total                      7.056ns (3.697ns logic, 3.359ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 145 / 84
-------------------------------------------------------------------------
Offset:              8.983ns (Levels of Logic = 7)
  Source:            ROTATE (PAD)
  Destination:       sf_d2_0 (FF)
  Destination Clock: CLK rising

  Data Path: ROTATE to sf_d2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.106   1.161  ROTATE_IBUF (ROTATE_IBUF)
     LUT4:I0->O            1   0.612   0.684  _mux000523 (_mux0005_map42)
     LUT4:I3->O            1   0.612   0.684  _mux0005156_SW0 (N1106)
     LUT4:I3->O            1   0.612   0.684  _mux0005156 (_mux0005_map83)
     LUT4:I3->O            7   0.612   1.058  _mux0005339 (_mux0005)
     LUT4:I0->O            1   0.612   0.000  _mux00053 (N31)
     MUXF5:I0->O           1   0.278   0.000  Mmux__mux0004_f5_0 (_mux0004<3>)
     FDE:D                     0.268          sf_d2_0
    ----------------------------------------
    Total                      8.983ns (4.712ns logic, 4.271ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count/qout_153'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              5.879ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       count2/qout2_0 (FF)
  Destination Clock: count/qout_153 rising

  Data Path: RST to count2/qout2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.106   1.790  RST_IBUF (RST_IBUF)
     LUT3:I0->O           32   0.612   1.575  count2/_or00001 (count2/_or0000)
     FDR:R                     0.795          count2/qout2_0
    ----------------------------------------
    Total                      5.879ns (2.513ns logic, 3.366ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 17 / 6
-------------------------------------------------------------------------
Offset:              6.138ns (Levels of Logic = 2)
  Source:            LCD_RS1 (FF)
  Destination:       LCD_E (PAD)
  Source Clock:      CLK rising

  Data Path: LCD_RS1 to LCD_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.514   1.162  LCD_RS1 (LCD_RS1)
     LUT3:I0->O            1   0.612   0.681  LCD_E3 (LCD_E_OBUF)
     OBUF:I->O                 3.169          LCD_E_OBUF (LCD_E)
    ----------------------------------------
    Total                      6.138ns (4.295ns logic, 1.843ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
CPU : 33.59 / 34.38 s | Elapsed : 34.00 / 35.00 s
 
--> 

Total memory usage is 130944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

