// Seed: 3042216121
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply1 id_5
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri   id_0,
    output wand  id_1,
    input  wor   id_2,
    output uwire id_3,
    input  wor   id_4,
    input  wand  id_5,
    input  uwire id_6
);
  logic id_8;
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd72,
    parameter id_5  = 32'd91
) (
    input  wor  id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri0 id_3,
    output wire id_4,
    input  wand _id_5,
    input  wor  id_6,
    output wor  id_7,
    output wand id_8  [id_5 : id_10],
    output wire id_9,
    input  wire _id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_1,
      id_8,
      id_4,
      id_1,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
  logic id_13;
endmodule
