{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1643979928334 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643979928342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643979928416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643979928416 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643979928690 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1643979928698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643979928750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643979928750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643979928750 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643979928750 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643979928755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 244 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643979928755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 246 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643979928755 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1643979928755 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643979928756 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1643979929582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1643979929583 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1643979929587 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1643979929587 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1643979929588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643979929609 ""}  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 237 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643979929609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643979930182 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643979930183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643979930183 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643979930185 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "zustand~_Duplicate_1 " "Can't pack node zustand~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "zustand~_Duplicate_1 " "Can't pack node zustand~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 251 9698 10655 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1643979930190 ""}  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 251 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1643979930190 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "clock~_Duplicate_1 " "Can't pack node clock~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "clock~_Duplicate_1 p_out\[7\] " "Can't pack logic cell clock~_Duplicate_1 and I/O node \"p_out\[7\]\" -- logic cell cannot be packed as I/O register" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 254 9698 10655 0 0 ""} { 0 { 0 ""} 0 18 9698 10655 0 0 ""}  }  } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[7] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[7\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1643979930190 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "clock~_Duplicate_1 p_out\[7\] " "Can't pack logic cell clock~_Duplicate_1 and I/O node \"p_out\[7\]\" -- logic cell cannot be packed as I/O register" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 254 9698 10655 0 0 ""} { 0 { 0 ""} 0 18 9698 10655 0 0 ""}  }  } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[7] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[7\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1643979930190 ""}  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 254 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1643979930190 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1643979930192 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1643979930192 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1643979930192 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643979930192 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643979930193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643979930193 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643979930194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643979930194 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 I/O Output Buffer " "Packed 2 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1643979930195 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1643979930195 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643979930195 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643979930246 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1643979930256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643979932489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643979932569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643979932602 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643979933971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643979933972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643979934508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1643979936105 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643979936105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643979936836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1643979936836 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643979936836 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643979936861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643979937009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643979937293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643979937429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643979937656 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643979938184 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1643979938461 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "43 Cyclone IV E " "43 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[16\] 3.3-V LVTTL E11 " "Pin p_in\[16\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[16] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[16\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 21 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[15\] 3.3-V LVTTL C11 " "Pin p_in\[15\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[15] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[15\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 22 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[14\] 3.3-V LVTTL A12 " "Pin p_in\[14\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[14] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[14\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 23 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[13\] 3.3-V LVTTL D12 " "Pin p_in\[13\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[13] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[13\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 24 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[12\] 3.3-V LVTTL E7 " "Pin p_in\[12\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[12] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[12\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 25 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[11\] 3.3-V LVTTL E8 " "Pin p_in\[11\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[11] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[11\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 26 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[10\] 3.3-V LVTTL F9 " "Pin p_in\[10\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[10] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[10\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 27 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[9\] 3.3-V LVTTL C9 " "Pin p_in\[9\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[9] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[9\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 28 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[8\] 3.3-V LVTTL B7 " "Pin p_in\[8\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[8] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[8\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 29 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[7\] 3.3-V LVTTL B6 " "Pin p_in\[7\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[7] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[7\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 30 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[5\] 3.3-V LVTTL A4 " "Pin p_in\[5\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[5] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[5\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 32 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[4\] 3.3-V LVTTL B3 " "Pin p_in\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[4] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[4\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 33 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[2\] 3.3-V LVTTL B8 " "Pin p_in\[2\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[2] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[2\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 35 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[1\] 3.3-V LVTTL A8 " "Pin p_in\[1\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[1] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[1\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 36 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[16\] 3.3-V LVTTL J13 " "Pin p_out\[16\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[16] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[16\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 37 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[15\] 3.3-V LVTTL J16 " "Pin p_out\[15\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[15] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[15\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 38 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[14\] 3.3-V LVTTL M10 " "Pin p_out\[14\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[14] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[14\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 39 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[13\] 3.3-V LVTTL L14 " "Pin p_out\[13\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[13] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[13\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 40 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[12\] 3.3-V LVTTL N15 " "Pin p_out\[12\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[12] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[12\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 41 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[11\] 3.3-V LVTTL R14 " "Pin p_out\[11\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[11] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[11\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 42 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[10\] 3.3-V LVTTL P15 " "Pin p_out\[10\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[10] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[10\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 43 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[9\] 3.3-V LVTTL R16 " "Pin p_out\[9\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[9] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[9\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 44 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[8\] 3.3-V LVTTL L16 " "Pin p_out\[8\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[8] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[8\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 45 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[4\] 3.3-V LVTTL T10 " "Pin p_out\[4\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[4] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[4\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 46 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[2\] 3.3-V LVTTL R13 " "Pin p_out\[2\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[2] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[2\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[1\] 3.3-V LVTTL T14 " "Pin p_out\[1\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[1] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[1\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[7\] 3.3-V LVTTL N9 " "Pin p_out\[7\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[7] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[7\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 18 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[6\] 3.3-V LVTTL N12 " "Pin p_out\[6\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[6] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[6\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 10 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[5\] 3.3-V LVTTL P11 " "Pin p_out\[5\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[5] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[5\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 11 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_out\[3\] 3.3-V LVTTL R12 " "Pin p_out\[3\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[3] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[3\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 17 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "led\[0\] 3.3-V LVTTL A15 " "Pin led\[0\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[0] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 13 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "led\[1\] 3.3-V LVTTL A13 " "Pin led\[1\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[1] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 14 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "led\[2\] 3.3-V LVTTL B13 " "Pin led\[2\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[2] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 15 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "led\[3\] 3.3-V LVTTL A11 " "Pin led\[3\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[3] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 16 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "led\[4\] 3.3-V LVTTL D1 " "Pin led\[4\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[4] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 12 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "led\[5\] 3.3-V LVTTL F3 " "Pin led\[5\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[5] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 7 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "led\[6\] 3.3-V LVTTL B1 " "Pin led\[6\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[6] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 8 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "led\[7\] 3.3-V LVTTL L3 " "Pin led\[7\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[7] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 9 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[6\] 3.3-V LVTTL A5 " "Pin p_in\[6\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[6] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[6\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 31 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_in\[3\] 3.3-V LVTTL A2 " "Pin p_in\[3\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_in[3] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_in\[3\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 34 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVTTL J15 " "Pin key\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { key[0] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 19 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVTTL E1 " "Pin key\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { key[1] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 20 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL R8 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { clock_50 } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643979938472 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1643979938472 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[16\] a permanently disabled " "Pin p_out\[16\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[16] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[16\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 37 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[15\] a permanently disabled " "Pin p_out\[15\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[15] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[15\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 38 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[14\] a permanently disabled " "Pin p_out\[14\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[14] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[14\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 39 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[13\] a permanently disabled " "Pin p_out\[13\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[13] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[13\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 40 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[12\] a permanently disabled " "Pin p_out\[12\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[12] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[12\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 41 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[11\] a permanently disabled " "Pin p_out\[11\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[11] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[11\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 42 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[10\] a permanently disabled " "Pin p_out\[10\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[10] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[10\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 43 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[9\] a permanently disabled " "Pin p_out\[9\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[9] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[9\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 44 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[8\] a permanently disabled " "Pin p_out\[8\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[8] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[8\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 45 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[4\] a permanently disabled " "Pin p_out\[4\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[4] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[4\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 46 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[2\] a permanently disabled " "Pin p_out\[2\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[2] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[2\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[1\] a permanently disabled " "Pin p_out\[1\] has a permanently disabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[1] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[1\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[7\] a permanently enabled " "Pin p_out\[7\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[7] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[7\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 18 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[6\] a permanently enabled " "Pin p_out\[6\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[6] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[6\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 10 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[5\] a permanently enabled " "Pin p_out\[5\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[5] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[5\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 11 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "p_out\[3\] a permanently enabled " "Pin p_out\[3\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { p_out[3] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "p_out\[3\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 17 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[0\] a permanently enabled " "Pin led\[0\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[0] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 13 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[1\] a permanently enabled " "Pin led\[1\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[1] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 14 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[2\] a permanently enabled " "Pin led\[2\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[2] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 15 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[3\] a permanently enabled " "Pin led\[3\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[3] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 16 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[4\] a permanently enabled " "Pin led\[4\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[4] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 12 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[5\] a permanently enabled " "Pin led\[5\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[5] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 7 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[6\] a permanently enabled " "Pin led\[6\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[6] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 8 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[7\] a permanently enabled " "Pin led\[7\] has a permanently enabled output enable" {  } { { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/pin_planner.ppl" { led[7] } } } { "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/import/grpdrvs/ti_prak/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } } { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe0/main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/ek31/gdra-lab/aufgabe0/" { { 0 { 0 ""} 0 9 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643979938478 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1643979938478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ek31/gdra-lab/aufgabe0/output_files/main.fit.smsg " "Generated suppressed messages file /home/ek31/gdra-lab/aufgabe0/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643979938567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1104 " "Peak virtual memory: 1104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643979939093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 13:05:39 2022 " "Processing ended: Fri Feb  4 13:05:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643979939093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643979939093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643979939093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643979939093 ""}
