/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
void SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*186 cases */, 61|128,26/*3389*/, TARGET_VAL(ISD::LOAD),// ->3394
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'ld' chained node
/*7*/         OPC_Scope, 53|128,12/*1589*/, /*->1599*/ // 7 children in Scope
/*10*/          OPC_RecordChild1, // #1 = $SMRDImm:sbase:offset
/*11*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*13*/          OPC_Scope, 66, /*->81*/ // 34 children in Scope
/*15*/            OPC_CheckPredicate, 1, // Predicate_load
/*17*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*19*/            OPC_CheckType, MVT::i32,
/*21*/            OPC_Scope, 38, /*->61*/ // 2 children in Scope
/*23*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25*/              OPC_Scope, 16, /*->43*/ // 2 children in Scope
/*27*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*30*/                OPC_EmitMergeInputChains1_0,
/*31*/                OPC_EmitInteger, MVT::i1, 0, 
/*34*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*43*/              /*Scope*/ 16, /*->60*/
/*44*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*47*/                OPC_EmitMergeInputChains1_0,
/*48*/                OPC_EmitInteger, MVT::i1, 0, 
/*51*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*60*/              0, /*End of Scope*/
/*61*/            /*Scope*/ 18, /*->80*/
/*62*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*64*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*67*/              OPC_EmitMergeInputChains1_0,
/*68*/              OPC_EmitInteger, MVT::i1, 0, 
/*71*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*80*/            0, /*End of Scope*/
/*81*/          /*Scope*/ 27, /*->109*/
/*82*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*84*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*86*/            OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*88*/            OPC_CheckType, MVT::i32,
/*90*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*95*/            OPC_EmitMergeInputChains1_0,
/*96*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*109*/         /*Scope*/ 27, /*->137*/
/*110*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*112*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*114*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*116*/           OPC_CheckType, MVT::i32,
/*118*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*123*/           OPC_EmitMergeInputChains1_0,
/*124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*137*/         /*Scope*/ 27, /*->165*/
/*138*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*140*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*142*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*144*/           OPC_CheckType, MVT::i32,
/*146*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*148*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*151*/           OPC_EmitMergeInputChains1_0,
/*152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*165*/         /*Scope*/ 27, /*->193*/
/*166*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*168*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*170*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*172*/           OPC_CheckType, MVT::i32,
/*174*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*176*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*179*/           OPC_EmitMergeInputChains1_0,
/*180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*193*/         /*Scope*/ 48, /*->242*/
/*194*/           OPC_CheckPredicate, 1, // Predicate_load
/*196*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*198*/           OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->220
/*201*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*203*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*206*/             OPC_EmitMergeInputChains1_0,
/*207*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*220*/           /*SwitchType*/ 19, MVT::Untyped,// ->241
/*222*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*224*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*227*/             OPC_EmitMergeInputChains1_0,
/*228*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:Untyped (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX3_ADDR64:Untyped i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*241*/           0, // EndSwitchType
/*242*/         /*Scope*/ 27, /*->270*/
/*243*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*245*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*247*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*249*/           OPC_CheckType, MVT::i32,
/*251*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*253*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*256*/           OPC_EmitMergeInputChains1_0,
/*257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*270*/         /*Scope*/ 27, /*->298*/
/*271*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*273*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*275*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*277*/           OPC_CheckType, MVT::i32,
/*279*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*281*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*284*/           OPC_EmitMergeInputChains1_0,
/*285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*298*/         /*Scope*/ 27, /*->326*/
/*299*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*301*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*303*/           OPC_CheckPredicate, 8, // Predicate_sextloadi16_constant
/*305*/           OPC_CheckType, MVT::i32,
/*307*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*309*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*312*/           OPC_EmitMergeInputChains1_0,
/*313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*326*/         /*Scope*/ 27, /*->354*/
/*327*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*329*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*331*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi16_constant
/*333*/           OPC_CheckType, MVT::i32,
/*335*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*337*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*340*/           OPC_EmitMergeInputChains1_0,
/*341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*354*/         /*Scope*/ 35, /*->390*/
/*355*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*357*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*359*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*361*/           OPC_CheckType, MVT::i32,
/*363*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*365*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*368*/           OPC_EmitMergeInputChains1_0,
/*369*/           OPC_EmitInteger, MVT::i1, 0, 
/*372*/           OPC_EmitInteger, MVT::i1, 0, 
/*375*/           OPC_EmitInteger, MVT::i1, 0, 
/*378*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*390*/         /*Scope*/ 35, /*->426*/
/*391*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*393*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*395*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*397*/           OPC_CheckType, MVT::i32,
/*399*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*401*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*404*/           OPC_EmitMergeInputChains1_0,
/*405*/           OPC_EmitInteger, MVT::i1, 0, 
/*408*/           OPC_EmitInteger, MVT::i1, 0, 
/*411*/           OPC_EmitInteger, MVT::i1, 0, 
/*414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*426*/         /*Scope*/ 35, /*->462*/
/*427*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*429*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*431*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*433*/           OPC_CheckType, MVT::i16,
/*435*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*437*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*440*/           OPC_EmitMergeInputChains1_0,
/*441*/           OPC_EmitInteger, MVT::i1, 0, 
/*444*/           OPC_EmitInteger, MVT::i1, 0, 
/*447*/           OPC_EmitInteger, MVT::i1, 0, 
/*450*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*462*/         /*Scope*/ 35, /*->498*/
/*463*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*465*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*467*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*469*/           OPC_CheckType, MVT::i16,
/*471*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*473*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*476*/           OPC_EmitMergeInputChains1_0,
/*477*/           OPC_EmitInteger, MVT::i1, 0, 
/*480*/           OPC_EmitInteger, MVT::i1, 0, 
/*483*/           OPC_EmitInteger, MVT::i1, 0, 
/*486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*498*/         /*Scope*/ 35, /*->534*/
/*499*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*501*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*503*/           OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*505*/           OPC_CheckType, MVT::i32,
/*507*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*509*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*512*/           OPC_EmitMergeInputChains1_0,
/*513*/           OPC_EmitInteger, MVT::i1, 0, 
/*516*/           OPC_EmitInteger, MVT::i1, 0, 
/*519*/           OPC_EmitInteger, MVT::i1, 0, 
/*522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*534*/         /*Scope*/ 35, /*->570*/
/*535*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*537*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*539*/           OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*545*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*548*/           OPC_EmitMergeInputChains1_0,
/*549*/           OPC_EmitInteger, MVT::i1, 0, 
/*552*/           OPC_EmitInteger, MVT::i1, 0, 
/*555*/           OPC_EmitInteger, MVT::i1, 0, 
/*558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*570*/         /*Scope*/ 33, /*->604*/
/*571*/           OPC_CheckPredicate, 1, // Predicate_load
/*573*/           OPC_CheckPredicate, 9, // Predicate_load_private
/*575*/           OPC_CheckType, MVT::i32,
/*577*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*579*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*582*/           OPC_EmitMergeInputChains1_0,
/*583*/           OPC_EmitInteger, MVT::i1, 0, 
/*586*/           OPC_EmitInteger, MVT::i1, 0, 
/*589*/           OPC_EmitInteger, MVT::i1, 0, 
/*592*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*604*/         /*Scope*/ 26, /*->631*/
/*605*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*607*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*609*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*611*/           OPC_CheckType, MVT::i32,
/*613*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*615*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*618*/           OPC_EmitMergeInputChains1_0,
/*619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*631*/         /*Scope*/ 26, /*->658*/
/*632*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*634*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*636*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*642*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*645*/           OPC_EmitMergeInputChains1_0,
/*646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*658*/         /*Scope*/ 26, /*->685*/
/*659*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*661*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*663*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*665*/           OPC_CheckType, MVT::i32,
/*667*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*669*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*672*/           OPC_EmitMergeInputChains1_0,
/*673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*685*/         /*Scope*/ 26, /*->712*/
/*686*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*688*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*690*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*692*/           OPC_CheckType, MVT::i32,
/*694*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*696*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*699*/           OPC_EmitMergeInputChains1_0,
/*700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*712*/         /*Scope*/ 46, /*->759*/
/*713*/           OPC_CheckPredicate, 1, // Predicate_load
/*715*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*717*/           OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->738
/*720*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*722*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*725*/             OPC_EmitMergeInputChains1_0,
/*726*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*738*/           /*SwitchType*/ 18, MVT::Untyped,// ->758
/*740*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*742*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*745*/             OPC_EmitMergeInputChains1_0,
/*746*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:Untyped (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX3_OFFSET:Untyped v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*758*/           0, // EndSwitchType
/*759*/         /*Scope*/ 26, /*->786*/
/*760*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*762*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*764*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*766*/           OPC_CheckType, MVT::i16,
/*768*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*770*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*773*/           OPC_EmitMergeInputChains1_0,
/*774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*786*/         /*Scope*/ 26, /*->813*/
/*787*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*789*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*791*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*793*/           OPC_CheckType, MVT::i16,
/*795*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*797*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*800*/           OPC_EmitMergeInputChains1_0,
/*801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*813*/         /*Scope*/ 26, /*->840*/
/*814*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*816*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*818*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*820*/           OPC_CheckType, MVT::i16,
/*822*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*824*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*827*/           OPC_EmitMergeInputChains1_0,
/*828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*840*/         /*Scope*/ 26, /*->867*/
/*841*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*843*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*845*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*847*/           OPC_CheckType, MVT::i16,
/*849*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*851*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*854*/           OPC_EmitMergeInputChains1_0,
/*855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*867*/         /*Scope*/ 36, /*->904*/
/*868*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*870*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*872*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*874*/           OPC_CheckType, MVT::i32,
/*876*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*878*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*881*/           OPC_EmitMergeInputChains1_0,
/*882*/           OPC_EmitInteger, MVT::i1, 0, 
/*885*/           OPC_EmitInteger, MVT::i1, 0, 
/*888*/           OPC_EmitInteger, MVT::i1, 0, 
/*891*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*904*/         /*Scope*/ 36, /*->941*/
/*905*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*907*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*909*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*911*/           OPC_CheckType, MVT::i32,
/*913*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*915*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*918*/           OPC_EmitMergeInputChains1_0,
/*919*/           OPC_EmitInteger, MVT::i1, 0, 
/*922*/           OPC_EmitInteger, MVT::i1, 0, 
/*925*/           OPC_EmitInteger, MVT::i1, 0, 
/*928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*941*/         /*Scope*/ 36, /*->978*/
/*942*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*944*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*946*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*948*/           OPC_CheckType, MVT::i16,
/*950*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*952*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*955*/           OPC_EmitMergeInputChains1_0,
/*956*/           OPC_EmitInteger, MVT::i1, 0, 
/*959*/           OPC_EmitInteger, MVT::i1, 0, 
/*962*/           OPC_EmitInteger, MVT::i1, 0, 
/*965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*978*/         /*Scope*/ 36, /*->1015*/
/*979*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*981*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*983*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*985*/           OPC_CheckType, MVT::i16,
/*987*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*989*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*992*/           OPC_EmitMergeInputChains1_0,
/*993*/           OPC_EmitInteger, MVT::i1, 0, 
/*996*/           OPC_EmitInteger, MVT::i1, 0, 
/*999*/           OPC_EmitInteger, MVT::i1, 0, 
/*1002*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1015*/        /*Scope*/ 36, /*->1052*/
/*1016*/          OPC_CheckPredicate, 6, // Predicate_sextload
/*1018*/          OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1020*/          OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*1022*/          OPC_CheckType, MVT::i32,
/*1024*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1026*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*1029*/          OPC_EmitMergeInputChains1_0,
/*1030*/          OPC_EmitInteger, MVT::i1, 0, 
/*1033*/          OPC_EmitInteger, MVT::i1, 0, 
/*1036*/          OPC_EmitInteger, MVT::i1, 0, 
/*1039*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1052*/        /*Scope*/ 36, /*->1089*/
/*1053*/          OPC_CheckPredicate, 3, // Predicate_az_extload
/*1055*/          OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1057*/          OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*1059*/          OPC_CheckType, MVT::i32,
/*1061*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1063*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*1066*/          OPC_EmitMergeInputChains1_0,
/*1067*/          OPC_EmitInteger, MVT::i1, 0, 
/*1070*/          OPC_EmitInteger, MVT::i1, 0, 
/*1073*/          OPC_EmitInteger, MVT::i1, 0, 
/*1076*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1089*/        /*Scope*/ 56, /*->1146*/
/*1090*/          OPC_CheckPredicate, 1, // Predicate_load
/*1092*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*1094*/          OPC_CheckType, MVT::i32,
/*1096*/          OPC_Scope, 28, /*->1126*/ // 2 children in Scope
/*1098*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1100*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*1103*/            OPC_EmitMergeInputChains1_0,
/*1104*/            OPC_EmitInteger, MVT::i1, 0, 
/*1107*/            OPC_EmitInteger, MVT::i1, 0, 
/*1110*/            OPC_EmitInteger, MVT::i1, 0, 
/*1113*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1126*/          /*Scope*/ 18, /*->1145*/
/*1127*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*1129*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRIndirect:$addr #2 #3
/*1132*/            OPC_EmitMergeInputChains1_0,
/*1133*/            OPC_EmitInteger, MVT::i32, 0, 
/*1136*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 13
                    // Dst: (R600_RegisterLoad:i32 FRAMEri:iPTR:$addr, 0:i32)
/*1145*/          0, /*End of Scope*/
/*1146*/        /*Scope*/ 66|128,3/*450*/, /*->1598*/
/*1148*/          OPC_CheckChild1Type, MVT::i32,
/*1150*/          OPC_CheckType, MVT::i32,
/*1152*/          OPC_Scope, 50, /*->1204*/ // 12 children in Scope
/*1154*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1156*/            OPC_Scope, 22, /*->1180*/ // 2 children in Scope
/*1158*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1160*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1162*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1164*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1167*/              OPC_EmitMergeInputChains1_0,
/*1168*/              OPC_EmitInteger, MVT::i8, 3, 
/*1171*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1180*/            /*Scope*/ 22, /*->1203*/
/*1181*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1183*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1185*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1187*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1190*/              OPC_EmitMergeInputChains1_0,
/*1191*/              OPC_EmitInteger, MVT::i8, 3, 
/*1194*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1203*/            0, /*End of Scope*/
/*1204*/          /*Scope*/ 22, /*->1227*/
/*1205*/            OPC_CheckPredicate, 1, // Predicate_load
/*1207*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1209*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1211*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1214*/            OPC_EmitMergeInputChains1_0,
/*1215*/            OPC_EmitInteger, MVT::i8, 3, 
/*1218*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1227*/          /*Scope*/ 50, /*->1278*/
/*1228*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1230*/            OPC_Scope, 22, /*->1254*/ // 2 children in Scope
/*1232*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1234*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1236*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1238*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1241*/              OPC_EmitMergeInputChains1_0,
/*1242*/              OPC_EmitInteger, MVT::i8, 2, 
/*1245*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1254*/            /*Scope*/ 22, /*->1277*/
/*1255*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1257*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1259*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1261*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1264*/              OPC_EmitMergeInputChains1_0,
/*1265*/              OPC_EmitInteger, MVT::i8, 2, 
/*1268*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1277*/            0, /*End of Scope*/
/*1278*/          /*Scope*/ 22, /*->1301*/
/*1279*/            OPC_CheckPredicate, 1, // Predicate_load
/*1281*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1283*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1285*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1288*/            OPC_EmitMergeInputChains1_0,
/*1289*/            OPC_EmitInteger, MVT::i8, 2, 
/*1292*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1301*/          /*Scope*/ 50, /*->1352*/
/*1302*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1304*/            OPC_Scope, 22, /*->1328*/ // 2 children in Scope
/*1306*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1308*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1310*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1312*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1315*/              OPC_EmitMergeInputChains1_0,
/*1316*/              OPC_EmitInteger, MVT::i8, 1, 
/*1319*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1328*/            /*Scope*/ 22, /*->1351*/
/*1329*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1331*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1333*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1335*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1338*/              OPC_EmitMergeInputChains1_0,
/*1339*/              OPC_EmitInteger, MVT::i8, 1, 
/*1342*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1351*/            0, /*End of Scope*/
/*1352*/          /*Scope*/ 22, /*->1375*/
/*1353*/            OPC_CheckPredicate, 1, // Predicate_load
/*1355*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1357*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1359*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1362*/            OPC_EmitMergeInputChains1_0,
/*1363*/            OPC_EmitInteger, MVT::i8, 1, 
/*1366*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1375*/          /*Scope*/ 50, /*->1426*/
/*1376*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1378*/            OPC_Scope, 22, /*->1402*/ // 2 children in Scope
/*1380*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1382*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1384*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1386*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1389*/              OPC_EmitMergeInputChains1_0,
/*1390*/              OPC_EmitInteger, MVT::i8, 3, 
/*1393*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1402*/            /*Scope*/ 22, /*->1425*/
/*1403*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1405*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1407*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1409*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1412*/              OPC_EmitMergeInputChains1_0,
/*1413*/              OPC_EmitInteger, MVT::i8, 3, 
/*1416*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1425*/            0, /*End of Scope*/
/*1426*/          /*Scope*/ 22, /*->1449*/
/*1427*/            OPC_CheckPredicate, 1, // Predicate_load
/*1429*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1431*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1433*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1436*/            OPC_EmitMergeInputChains1_0,
/*1437*/            OPC_EmitInteger, MVT::i8, 3, 
/*1440*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1449*/          /*Scope*/ 50, /*->1500*/
/*1450*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1452*/            OPC_Scope, 22, /*->1476*/ // 2 children in Scope
/*1454*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1456*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1458*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1460*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1463*/              OPC_EmitMergeInputChains1_0,
/*1464*/              OPC_EmitInteger, MVT::i8, 2, 
/*1467*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1476*/            /*Scope*/ 22, /*->1499*/
/*1477*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1479*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1481*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1483*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1486*/              OPC_EmitMergeInputChains1_0,
/*1487*/              OPC_EmitInteger, MVT::i8, 2, 
/*1490*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1499*/            0, /*End of Scope*/
/*1500*/          /*Scope*/ 22, /*->1523*/
/*1501*/            OPC_CheckPredicate, 1, // Predicate_load
/*1503*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1505*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1507*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1510*/            OPC_EmitMergeInputChains1_0,
/*1511*/            OPC_EmitInteger, MVT::i8, 2, 
/*1514*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1523*/          /*Scope*/ 50, /*->1574*/
/*1524*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1526*/            OPC_Scope, 22, /*->1550*/ // 2 children in Scope
/*1528*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1530*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1532*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1534*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1537*/              OPC_EmitMergeInputChains1_0,
/*1538*/              OPC_EmitInteger, MVT::i8, 1, 
/*1541*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1550*/            /*Scope*/ 22, /*->1573*/
/*1551*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1553*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1555*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1557*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1560*/              OPC_EmitMergeInputChains1_0,
/*1561*/              OPC_EmitInteger, MVT::i8, 1, 
/*1564*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1573*/            0, /*End of Scope*/
/*1574*/          /*Scope*/ 22, /*->1597*/
/*1575*/            OPC_CheckPredicate, 1, // Predicate_load
/*1577*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1579*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1581*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1584*/            OPC_EmitMergeInputChains1_0,
/*1585*/            OPC_EmitInteger, MVT::i8, 1, 
/*1588*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1597*/          0, /*End of Scope*/
/*1598*/        0, /*End of Scope*/
/*1599*/      /*Scope*/ 97|128,1/*225*/, /*->1826*/
/*1601*/        OPC_CaptureGlueInput,
/*1602*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*1603*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*1605*/        OPC_Scope, 27, /*->1634*/ // 7 children in Scope
/*1607*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1609*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1611*/          OPC_CheckType, MVT::i32,
/*1613*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1615*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1618*/          OPC_EmitMergeInputChains1_0,
/*1619*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1622*/          OPC_EmitInteger, MVT::i1, 0, 
/*1625*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1634*/        /*Scope*/ 27, /*->1662*/
/*1635*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1637*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1639*/          OPC_CheckType, MVT::i32,
/*1641*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1643*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1646*/          OPC_EmitMergeInputChains1_0,
/*1647*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1650*/          OPC_EmitInteger, MVT::i1, 0, 
/*1653*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1662*/        /*Scope*/ 27, /*->1690*/
/*1663*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1665*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1667*/          OPC_CheckType, MVT::i16,
/*1669*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1671*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1674*/          OPC_EmitMergeInputChains1_0,
/*1675*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1678*/          OPC_EmitInteger, MVT::i1, 0, 
/*1681*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1690*/        /*Scope*/ 27, /*->1718*/
/*1691*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1693*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1695*/          OPC_CheckType, MVT::i16,
/*1697*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1699*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1702*/          OPC_EmitMergeInputChains1_0,
/*1703*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1706*/          OPC_EmitInteger, MVT::i1, 0, 
/*1709*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1718*/        /*Scope*/ 27, /*->1746*/
/*1719*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1721*/          OPC_CheckPredicate, 15, // Predicate_si_sextload_local_i16
/*1723*/          OPC_CheckType, MVT::i32,
/*1725*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1727*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1730*/          OPC_EmitMergeInputChains1_0,
/*1731*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1734*/          OPC_EmitInteger, MVT::i1, 0, 
/*1737*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1746*/        /*Scope*/ 27, /*->1774*/
/*1747*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1749*/          OPC_CheckPredicate, 15, // Predicate_si_az_extload_local_i16
/*1751*/          OPC_CheckType, MVT::i32,
/*1753*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1755*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1758*/          OPC_EmitMergeInputChains1_0,
/*1759*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1762*/          OPC_EmitInteger, MVT::i1, 0, 
/*1765*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1774*/        /*Scope*/ 50, /*->1825*/
/*1775*/          OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1777*/          OPC_SwitchType /*2 cases */, 21, MVT::i16,// ->1801
/*1780*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1782*/            OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1785*/            OPC_EmitMergeInputChains1_0,
/*1786*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1789*/            OPC_EmitInteger, MVT::i1, 0, 
/*1792*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_U16:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1801*/          /*SwitchType*/ 21, MVT::i32,// ->1824
/*1803*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1805*/            OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1808*/            OPC_EmitMergeInputChains1_0,
/*1809*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1812*/            OPC_EmitInteger, MVT::i1, 0, 
/*1815*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1824*/          0, // EndSwitchType
/*1825*/        0, /*End of Scope*/
/*1826*/      /*Scope*/ 122|128,6/*890*/, /*->2718*/
/*1828*/        OPC_RecordChild1, // #1 = $FLATOffsetSigned:vaddr:offset:slc
/*1829*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1831*/        OPC_Scope, 27, /*->1860*/ // 15 children in Scope
/*1833*/          OPC_CheckPredicate, 3, // Predicate_az_extload
/*1835*/          OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1837*/          OPC_CheckPredicate, 17, // Predicate_az_extloadi8_global
/*1839*/          OPC_CheckType, MVT::i32,
/*1841*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*1843*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatOffset<true>:$ #2 #3 #4
/*1846*/          OPC_EmitMergeInputChains1_0,
/*1847*/          OPC_EmitInteger, MVT::i1, 0, 
/*1850*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i32 (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 7
                  // Dst: (GLOBAL_LOAD_UBYTE:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*1860*/        /*Scope*/ 27, /*->1888*/
/*1861*/          OPC_CheckPredicate, 6, // Predicate_sextload
/*1863*/          OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1865*/          OPC_CheckPredicate, 17, // Predicate_sextloadi8_global
/*1867*/          OPC_CheckType, MVT::i32,
/*1869*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*1871*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatOffset<true>:$ #2 #3 #4
/*1874*/          OPC_EmitMergeInputChains1_0,
/*1875*/          OPC_EmitInteger, MVT::i1, 0, 
/*1878*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i32 (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 7
                  // Dst: (GLOBAL_LOAD_SBYTE:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*1888*/        /*Scope*/ 27, /*->1916*/
/*1889*/          OPC_CheckPredicate, 3, // Predicate_az_extload
/*1891*/          OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1893*/          OPC_CheckPredicate, 17, // Predicate_az_extloadi8_global
/*1895*/          OPC_CheckType, MVT::i16,
/*1897*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*1899*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatOffset<true>:$ #2 #3 #4
/*1902*/          OPC_EmitMergeInputChains1_0,
/*1903*/          OPC_EmitInteger, MVT::i1, 0, 
/*1906*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i16 (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 7
                  // Dst: (GLOBAL_LOAD_UBYTE:i16 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*1916*/        /*Scope*/ 27, /*->1944*/
/*1917*/          OPC_CheckPredicate, 6, // Predicate_sextload
/*1919*/          OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1921*/          OPC_CheckPredicate, 17, // Predicate_sextloadi8_global
/*1923*/          OPC_CheckType, MVT::i16,
/*1925*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*1927*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatOffset<true>:$ #2 #3 #4
/*1930*/          OPC_EmitMergeInputChains1_0,
/*1931*/          OPC_EmitInteger, MVT::i1, 0, 
/*1934*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i16 (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 7
                  // Dst: (GLOBAL_LOAD_SBYTE:i16 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*1944*/        /*Scope*/ 27, /*->1972*/
/*1945*/          OPC_CheckPredicate, 3, // Predicate_az_extload
/*1947*/          OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1949*/          OPC_CheckPredicate, 17, // Predicate_az_extloadi16_global
/*1951*/          OPC_CheckType, MVT::i32,
/*1953*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*1955*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatOffset<true>:$ #2 #3 #4
/*1958*/          OPC_EmitMergeInputChains1_0,
/*1959*/          OPC_EmitInteger, MVT::i1, 0, 
/*1962*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i32 (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 7
                  // Dst: (GLOBAL_LOAD_USHORT:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*1972*/        /*Scope*/ 27, /*->2000*/
/*1973*/          OPC_CheckPredicate, 6, // Predicate_sextload
/*1975*/          OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1977*/          OPC_CheckPredicate, 17, // Predicate_sextloadi16_global
/*1979*/          OPC_CheckType, MVT::i32,
/*1981*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*1983*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatOffset<true>:$ #2 #3 #4
/*1986*/          OPC_EmitMergeInputChains1_0,
/*1987*/          OPC_EmitInteger, MVT::i1, 0, 
/*1990*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i32 (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 7
                  // Dst: (GLOBAL_LOAD_SSHORT:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2000*/        /*Scope*/ 72, /*->2073*/
/*2001*/          OPC_CheckPredicate, 1, // Predicate_load
/*2003*/          OPC_CheckType, MVT::i32,
/*2005*/          OPC_Scope, 21, /*->2028*/ // 2 children in Scope
/*2007*/            OPC_CheckPredicate, 17, // Predicate_global_load
/*2009*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*2011*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatOffset<true>:$ #2 #3 #4
/*2014*/            OPC_EmitMergeInputChains1_0,
/*2015*/            OPC_EmitInteger, MVT::i1, 0, 
/*2018*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 7
                    // Dst: (GLOBAL_LOAD_DWORD:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2028*/          /*Scope*/ 43, /*->2072*/
/*2029*/            OPC_CheckChild1Type, MVT::i32,
/*2031*/            OPC_CheckPredicate, 18, // Predicate_local_load
/*2033*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2035*/            OPC_EmitMergeInputChains1_0,
/*2036*/            OPC_EmitInteger, MVT::i32, 0, 
/*2039*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2051*/            OPC_EmitInteger, MVT::i32, 1, 
/*2054*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2057*/            OPC_EmitInteger, MVT::i32, 0, 
/*2060*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*2072*/          0, /*End of Scope*/
/*2073*/        /*Scope*/ 62|128,1/*190*/, /*->2265*/
/*2075*/          OPC_CheckChild1Type, MVT::i32,
/*2077*/          OPC_CheckType, MVT::i32,
/*2079*/          OPC_Scope, 45, /*->2126*/ // 4 children in Scope
/*2081*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*2083*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*2085*/            OPC_CheckPredicate, 18, // Predicate_sextloadi8_local
/*2087*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2089*/            OPC_EmitMergeInputChains1_0,
/*2090*/            OPC_EmitInteger, MVT::i32, 0, 
/*2093*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2105*/            OPC_EmitInteger, MVT::i32, 1, 
/*2108*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2111*/            OPC_EmitInteger, MVT::i32, 0, 
/*2114*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*2126*/          /*Scope*/ 45, /*->2172*/
/*2127*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2129*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*2131*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi8_local
/*2133*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2135*/            OPC_EmitMergeInputChains1_0,
/*2136*/            OPC_EmitInteger, MVT::i32, 0, 
/*2139*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2151*/            OPC_EmitInteger, MVT::i32, 1, 
/*2154*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2157*/            OPC_EmitInteger, MVT::i32, 0, 
/*2160*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*2172*/          /*Scope*/ 45, /*->2218*/
/*2173*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*2175*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*2177*/            OPC_CheckPredicate, 18, // Predicate_sextloadi16_local
/*2179*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2181*/            OPC_EmitMergeInputChains1_0,
/*2182*/            OPC_EmitInteger, MVT::i32, 0, 
/*2185*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2197*/            OPC_EmitInteger, MVT::i32, 1, 
/*2200*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2203*/            OPC_EmitInteger, MVT::i32, 0, 
/*2206*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*2218*/          /*Scope*/ 45, /*->2264*/
/*2219*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2221*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*2223*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16_local
/*2225*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2227*/            OPC_EmitMergeInputChains1_0,
/*2228*/            OPC_EmitInteger, MVT::i32, 0, 
/*2231*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2243*/            OPC_EmitInteger, MVT::i32, 1, 
/*2246*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2249*/            OPC_EmitInteger, MVT::i32, 0, 
/*2252*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*2264*/          0, /*End of Scope*/
/*2265*/        /*Scope*/ 27, /*->2293*/
/*2266*/          OPC_CheckPredicate, 3, // Predicate_az_extload
/*2268*/          OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*2270*/          OPC_CheckPredicate, 19, // Predicate_flat_az_extloadi8
/*2272*/          OPC_CheckType, MVT::i32,
/*2274*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*2276*/          OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectFlatOffset<false>:$ #2 #3 #4
/*2279*/          OPC_EmitMergeInputChains1_0,
/*2280*/          OPC_EmitInteger, MVT::i1, 0, 
/*2283*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i32 (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = -3
                  // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2293*/        /*Scope*/ 27, /*->2321*/
/*2294*/          OPC_CheckPredicate, 6, // Predicate_sextload
/*2296*/          OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*2298*/          OPC_CheckPredicate, 19, // Predicate_flat_sextloadi8
/*2300*/          OPC_CheckType, MVT::i32,
/*2302*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*2304*/          OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectFlatOffset<false>:$ #2 #3 #4
/*2307*/          OPC_EmitMergeInputChains1_0,
/*2308*/          OPC_EmitInteger, MVT::i1, 0, 
/*2311*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i32 (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = -3
                  // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2321*/        /*Scope*/ 27, /*->2349*/
/*2322*/          OPC_CheckPredicate, 3, // Predicate_az_extload
/*2324*/          OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*2326*/          OPC_CheckPredicate, 19, // Predicate_flat_az_extloadi8
/*2328*/          OPC_CheckType, MVT::i16,
/*2330*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*2332*/          OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectFlatOffset<false>:$ #2 #3 #4
/*2335*/          OPC_EmitMergeInputChains1_0,
/*2336*/          OPC_EmitInteger, MVT::i1, 0, 
/*2339*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i16 (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = -3
                  // Dst: (FLAT_LOAD_UBYTE:i16 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2349*/        /*Scope*/ 27, /*->2377*/
/*2350*/          OPC_CheckPredicate, 6, // Predicate_sextload
/*2352*/          OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*2354*/          OPC_CheckPredicate, 19, // Predicate_flat_sextloadi8
/*2356*/          OPC_CheckType, MVT::i16,
/*2358*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*2360*/          OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectFlatOffset<false>:$ #2 #3 #4
/*2363*/          OPC_EmitMergeInputChains1_0,
/*2364*/          OPC_EmitInteger, MVT::i1, 0, 
/*2367*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i16 (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = -3
                  // Dst: (FLAT_LOAD_SBYTE:i16 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2377*/        /*Scope*/ 27, /*->2405*/
/*2378*/          OPC_CheckPredicate, 3, // Predicate_az_extload
/*2380*/          OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*2382*/          OPC_CheckPredicate, 19, // Predicate_flat_az_extloadi16
/*2384*/          OPC_CheckType, MVT::i32,
/*2386*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*2388*/          OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectFlatOffset<false>:$ #2 #3 #4
/*2391*/          OPC_EmitMergeInputChains1_0,
/*2392*/          OPC_EmitInteger, MVT::i1, 0, 
/*2395*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i32 (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_flat_az_extloadi16>> - Complexity = -3
                  // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2405*/        /*Scope*/ 27, /*->2433*/
/*2406*/          OPC_CheckPredicate, 6, // Predicate_sextload
/*2408*/          OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*2410*/          OPC_CheckPredicate, 19, // Predicate_flat_sextloadi16
/*2412*/          OPC_CheckType, MVT::i32,
/*2414*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*2416*/          OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectFlatOffset<false>:$ #2 #3 #4
/*2419*/          OPC_EmitMergeInputChains1_0,
/*2420*/          OPC_EmitInteger, MVT::i1, 0, 
/*2423*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (ld:i32 (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_flat_sextloadi16>> - Complexity = -3
                  // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2433*/        /*Scope*/ 26|128,2/*282*/, /*->2717*/
/*2435*/          OPC_CheckPredicate, 1, // Predicate_load
/*2437*/          OPC_Scope, 23, /*->2462*/ // 2 children in Scope
/*2439*/            OPC_CheckPredicate, 19, // Predicate_flat_load
/*2441*/            OPC_CheckType, MVT::i32,
/*2443*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*2445*/            OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectFlatOffset<false>:$ #2 #3 #4
/*2448*/            OPC_EmitMergeInputChains1_0,
/*2449*/            OPC_EmitInteger, MVT::i1, 0, 
/*2452*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = -3
                    // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2462*/          /*Scope*/ 124|128,1/*252*/, /*->2716*/
/*2464*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*2466*/            OPC_SwitchType /*4 cases */, 60, MVT::v2i32,// ->2529
/*2469*/              OPC_Scope, 38, /*->2509*/ // 2 children in Scope
/*2471*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2473*/                OPC_Scope, 16, /*->2491*/ // 2 children in Scope
/*2475*/                  OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2478*/                  OPC_EmitMergeInputChains1_0,
/*2479*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2482*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2491*/                /*Scope*/ 16, /*->2508*/
/*2492*/                  OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2495*/                  OPC_EmitMergeInputChains1_0,
/*2496*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2499*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2508*/                0, /*End of Scope*/
/*2509*/              /*Scope*/ 18, /*->2528*/
/*2510*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2512*/                OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2515*/                OPC_EmitMergeInputChains1_0,
/*2516*/                OPC_EmitInteger, MVT::i1, 0, 
/*2519*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2528*/              0, /*End of Scope*/
/*2529*/            /*SwitchType*/ 60, MVT::v4i32,// ->2591
/*2531*/              OPC_Scope, 38, /*->2571*/ // 2 children in Scope
/*2533*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2535*/                OPC_Scope, 16, /*->2553*/ // 2 children in Scope
/*2537*/                  OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2540*/                  OPC_EmitMergeInputChains1_0,
/*2541*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2544*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2553*/                /*Scope*/ 16, /*->2570*/
/*2554*/                  OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2557*/                  OPC_EmitMergeInputChains1_0,
/*2558*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2561*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2570*/                0, /*End of Scope*/
/*2571*/              /*Scope*/ 18, /*->2590*/
/*2572*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2574*/                OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2577*/                OPC_EmitMergeInputChains1_0,
/*2578*/                OPC_EmitInteger, MVT::i1, 0, 
/*2581*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2590*/              0, /*End of Scope*/
/*2591*/            /*SwitchType*/ 60, MVT::v8i32,// ->2653
/*2593*/              OPC_Scope, 38, /*->2633*/ // 2 children in Scope
/*2595*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2597*/                OPC_Scope, 16, /*->2615*/ // 2 children in Scope
/*2599*/                  OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2602*/                  OPC_EmitMergeInputChains1_0,
/*2603*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2606*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2615*/                /*Scope*/ 16, /*->2632*/
/*2616*/                  OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2619*/                  OPC_EmitMergeInputChains1_0,
/*2620*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2623*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2632*/                0, /*End of Scope*/
/*2633*/              /*Scope*/ 18, /*->2652*/
/*2634*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2636*/                OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2639*/                OPC_EmitMergeInputChains1_0,
/*2640*/                OPC_EmitInteger, MVT::i1, 0, 
/*2643*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2652*/              0, /*End of Scope*/
/*2653*/            /*SwitchType*/ 60, MVT::v16i32,// ->2715
/*2655*/              OPC_Scope, 38, /*->2695*/ // 2 children in Scope
/*2657*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2659*/                OPC_Scope, 16, /*->2677*/ // 2 children in Scope
/*2661*/                  OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2664*/                  OPC_EmitMergeInputChains1_0,
/*2665*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2668*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2677*/                /*Scope*/ 16, /*->2694*/
/*2678*/                  OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2681*/                  OPC_EmitMergeInputChains1_0,
/*2682*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2685*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2694*/                0, /*End of Scope*/
/*2695*/              /*Scope*/ 18, /*->2714*/
/*2696*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2698*/                OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2701*/                OPC_EmitMergeInputChains1_0,
/*2702*/                OPC_EmitInteger, MVT::i1, 0, 
/*2705*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2714*/              0, /*End of Scope*/
/*2715*/            0, // EndSwitchType
/*2716*/          0, /*End of Scope*/
/*2717*/        0, /*End of Scope*/
/*2718*/      /*Scope*/ 31, /*->2750*/
/*2719*/        OPC_CaptureGlueInput,
/*2720*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*2721*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2723*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2725*/        OPC_CheckPredicate, 20, // Predicate_si_load_local_align8
/*2727*/        OPC_CheckType, MVT::v2i32,
/*2729*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2731*/        OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*2734*/        OPC_EmitMergeInputChains1_0,
/*2735*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*2738*/        OPC_EmitInteger, MVT::i1, 0, 
/*2741*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2750*/      /*Scope*/ 99|128,1/*227*/, /*->2979*/
/*2752*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2753*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2755*/        OPC_CheckPredicate, 1, // Predicate_load
/*2757*/        OPC_Scope, 46, /*->2805*/ // 4 children in Scope
/*2759*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2761*/          OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->2783
/*2764*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2766*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2769*/            OPC_EmitMergeInputChains1_0,
/*2770*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2783*/          /*SwitchType*/ 19, MVT::v4i32,// ->2804
/*2785*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2787*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2790*/            OPC_EmitMergeInputChains1_0,
/*2791*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2804*/          0, // EndSwitchType
/*2805*/        /*Scope*/ 62, /*->2868*/
/*2806*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2808*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->2838
/*2811*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2813*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*2816*/            OPC_EmitMergeInputChains1_0,
/*2817*/            OPC_EmitInteger, MVT::i1, 0, 
/*2820*/            OPC_EmitInteger, MVT::i1, 0, 
/*2823*/            OPC_EmitInteger, MVT::i1, 0, 
/*2826*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v2i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 27
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2838*/          /*SwitchType*/ 27, MVT::v4i32,// ->2867
/*2840*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2842*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*2845*/            OPC_EmitMergeInputChains1_0,
/*2846*/            OPC_EmitInteger, MVT::i1, 0, 
/*2849*/            OPC_EmitInteger, MVT::i1, 0, 
/*2852*/            OPC_EmitInteger, MVT::i1, 0, 
/*2855*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v4i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 27
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2867*/          0, // EndSwitchType
/*2868*/        /*Scope*/ 44, /*->2913*/
/*2869*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2871*/          OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2892
/*2874*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2876*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2879*/            OPC_EmitMergeInputChains1_0,
/*2880*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2892*/          /*SwitchType*/ 18, MVT::v4i32,// ->2912
/*2894*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2896*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2899*/            OPC_EmitMergeInputChains1_0,
/*2900*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2912*/          0, // EndSwitchType
/*2913*/        /*Scope*/ 64, /*->2978*/
/*2914*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2916*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->2947
/*2919*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2921*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*2924*/            OPC_EmitMergeInputChains1_0,
/*2925*/            OPC_EmitInteger, MVT::i1, 0, 
/*2928*/            OPC_EmitInteger, MVT::i1, 0, 
/*2931*/            OPC_EmitInteger, MVT::i1, 0, 
/*2934*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2947*/          /*SwitchType*/ 28, MVT::v4i32,// ->2977
/*2949*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2951*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*2954*/            OPC_EmitMergeInputChains1_0,
/*2955*/            OPC_EmitInteger, MVT::i1, 0, 
/*2958*/            OPC_EmitInteger, MVT::i1, 0, 
/*2961*/            OPC_EmitInteger, MVT::i1, 0, 
/*2964*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2977*/          0, // EndSwitchType
/*2978*/        0, /*End of Scope*/
/*2979*/      /*Scope*/ 27, /*->3007*/
/*2980*/        OPC_CaptureGlueInput,
/*2981*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*2982*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2984*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2986*/        OPC_CheckType, MVT::v2i32,
/*2988*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2990*/        OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*2993*/        OPC_EmitMergeInputChains1_0,
/*2994*/        OPC_EmitInteger, MVT::i1, 0, 
/*2997*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*3007*/      /*Scope*/ 0|128,3/*384*/, /*->3393*/
/*3009*/        OPC_RecordChild1, // #1 = $src_gpr
/*3010*/        OPC_Scope, 22|128,2/*278*/, /*->3291*/ // 2 children in Scope
/*3013*/          OPC_CheckChild1Type, MVT::i32,
/*3015*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*3017*/          OPC_CheckPredicate, 1, // Predicate_load
/*3019*/          OPC_Scope, 44, /*->3065*/ // 6 children in Scope
/*3021*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*3023*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3044
/*3026*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3028*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3031*/              OPC_EmitMergeInputChains1_0,
/*3032*/              OPC_EmitInteger, MVT::i8, 3, 
/*3035*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*3044*/            /*SwitchType*/ 18, MVT::v4i32,// ->3064
/*3046*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3048*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3051*/              OPC_EmitMergeInputChains1_0,
/*3052*/              OPC_EmitInteger, MVT::i8, 3, 
/*3055*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*3064*/            0, // EndSwitchType
/*3065*/          /*Scope*/ 44, /*->3110*/
/*3066*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*3068*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3089
/*3071*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3073*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3076*/              OPC_EmitMergeInputChains1_0,
/*3077*/              OPC_EmitInteger, MVT::i8, 2, 
/*3080*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*3089*/            /*SwitchType*/ 18, MVT::v4i32,// ->3109
/*3091*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3093*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3096*/              OPC_EmitMergeInputChains1_0,
/*3097*/              OPC_EmitInteger, MVT::i8, 2, 
/*3100*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*3109*/            0, // EndSwitchType
/*3110*/          /*Scope*/ 44, /*->3155*/
/*3111*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*3113*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3134
/*3116*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3118*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3121*/              OPC_EmitMergeInputChains1_0,
/*3122*/              OPC_EmitInteger, MVT::i8, 1, 
/*3125*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*3134*/            /*SwitchType*/ 18, MVT::v4i32,// ->3154
/*3136*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3138*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3141*/              OPC_EmitMergeInputChains1_0,
/*3142*/              OPC_EmitInteger, MVT::i8, 1, 
/*3145*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*3154*/            0, // EndSwitchType
/*3155*/          /*Scope*/ 44, /*->3200*/
/*3156*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*3158*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3179
/*3161*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3163*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3166*/              OPC_EmitMergeInputChains1_0,
/*3167*/              OPC_EmitInteger, MVT::i8, 3, 
/*3170*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*3179*/            /*SwitchType*/ 18, MVT::v4i32,// ->3199
/*3181*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3183*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3186*/              OPC_EmitMergeInputChains1_0,
/*3187*/              OPC_EmitInteger, MVT::i8, 3, 
/*3190*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*3199*/            0, // EndSwitchType
/*3200*/          /*Scope*/ 44, /*->3245*/
/*3201*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*3203*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3224
/*3206*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3208*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3211*/              OPC_EmitMergeInputChains1_0,
/*3212*/              OPC_EmitInteger, MVT::i8, 2, 
/*3215*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*3224*/            /*SwitchType*/ 18, MVT::v4i32,// ->3244
/*3226*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3228*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3231*/              OPC_EmitMergeInputChains1_0,
/*3232*/              OPC_EmitInteger, MVT::i8, 2, 
/*3235*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*3244*/            0, // EndSwitchType
/*3245*/          /*Scope*/ 44, /*->3290*/
/*3246*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*3248*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3269
/*3251*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3253*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3256*/              OPC_EmitMergeInputChains1_0,
/*3257*/              OPC_EmitInteger, MVT::i8, 1, 
/*3260*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*3269*/            /*SwitchType*/ 18, MVT::v4i32,// ->3289
/*3271*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3273*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3276*/              OPC_EmitMergeInputChains1_0,
/*3277*/              OPC_EmitInteger, MVT::i8, 1, 
/*3280*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*3289*/            0, // EndSwitchType
/*3290*/          0, /*End of Scope*/
/*3291*/        /*Scope*/ 100, /*->3392*/
/*3292*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*3294*/          OPC_CheckPredicate, 1, // Predicate_load
/*3296*/          OPC_Scope, 46, /*->3344*/ // 2 children in Scope
/*3298*/            OPC_CheckPredicate, 17, // Predicate_global_load
/*3300*/            OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->3322
/*3303*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*3305*/              OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatOffset<true>:$ #2 #3 #4
/*3308*/              OPC_EmitMergeInputChains1_0,
/*3309*/              OPC_EmitInteger, MVT::i1, 0, 
/*3312*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 4/*#Ops*/, 2, 3, 5, 4, 
                      // Src: (ld:v2i32 (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 7
                      // Dst: (GLOBAL_LOAD_DWORDX2:v2i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*3322*/            /*SwitchType*/ 19, MVT::v4i32,// ->3343
/*3324*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*3326*/              OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatOffset<true>:$ #2 #3 #4
/*3329*/              OPC_EmitMergeInputChains1_0,
/*3330*/              OPC_EmitInteger, MVT::i1, 0, 
/*3333*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 4/*#Ops*/, 2, 3, 5, 4, 
                      // Src: (ld:v4i32 (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 7
                      // Dst: (GLOBAL_LOAD_DWORDX4:v4i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*3343*/            0, // EndSwitchType
/*3344*/          /*Scope*/ 46, /*->3391*/
/*3345*/            OPC_CheckPredicate, 19, // Predicate_flat_load
/*3347*/            OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->3369
/*3350*/              OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*3352*/              OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectFlatOffset<false>:$ #2 #3 #4
/*3355*/              OPC_EmitMergeInputChains1_0,
/*3356*/              OPC_EmitInteger, MVT::i1, 0, 
/*3359*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 4/*#Ops*/, 2, 3, 5, 4, 
                      // Src: (ld:v2i32 (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = -3
                      // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*3369*/            /*SwitchType*/ 19, MVT::v4i32,// ->3390
/*3371*/              OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*3373*/              OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectFlatOffset<false>:$ #2 #3 #4
/*3376*/              OPC_EmitMergeInputChains1_0,
/*3377*/              OPC_EmitInteger, MVT::i1, 0, 
/*3380*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 4/*#Ops*/, 2, 3, 5, 4, 
                      // Src: (ld:v4i32 (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = -3
                      // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*3390*/            0, // EndSwitchType
/*3391*/          0, /*End of Scope*/
/*3392*/        0, /*End of Scope*/
/*3393*/      0, /*End of Scope*/
/*3394*/    /*SwitchOpcode*/ 123|128,13/*1787*/, TARGET_VAL(ISD::STORE),// ->5185
/*3398*/      OPC_RecordMemRef,
/*3399*/      OPC_RecordNode, // #0 = 'SIst_local' chained node
/*3400*/      OPC_Scope, 32, /*->3434*/ // 6 children in Scope
/*3402*/        OPC_CaptureGlueInput,
/*3403*/        OPC_RecordChild1, // #1 = $value
/*3404*/        OPC_CheckChild1Type, MVT::v2i32,
/*3406*/        OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3407*/        OPC_CheckPredicate, 21, // Predicate_si_st_local
/*3409*/        OPC_CheckPredicate, 22, // Predicate_si_store_local
/*3411*/        OPC_CheckPredicate, 20, // Predicate_si_store_local_align8
/*3413*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3415*/        OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3418*/        OPC_EmitMergeInputChains1_0,
/*3419*/        OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3422*/        OPC_EmitInteger, MVT::i1, 0, 
/*3425*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3434*/      /*Scope*/ 68|128,6/*836*/, /*->4272*/
/*3436*/        OPC_RecordChild1, // #1 = $vdata
/*3437*/        OPC_Scope, 107|128,2/*363*/, /*->3803*/ // 5 children in Scope
/*3440*/          OPC_CheckChild1Type, MVT::i32,
/*3442*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3443*/          OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*3445*/          OPC_Scope, 52, /*->3499*/ // 8 children in Scope
/*3447*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*3449*/            OPC_Scope, 23, /*->3474*/ // 2 children in Scope
/*3451*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*3453*/              OPC_CheckPredicate, 17, // Predicate_truncstorei8_global
/*3455*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3457*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3460*/              OPC_EmitMergeInputChains1_0,
/*3461*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3474*/            /*Scope*/ 23, /*->3498*/
/*3475*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3477*/              OPC_CheckPredicate, 17, // Predicate_truncstorei16_global
/*3479*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3481*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3484*/              OPC_EmitMergeInputChains1_0,
/*3485*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3498*/            0, /*End of Scope*/
/*3499*/          /*Scope*/ 23, /*->3523*/
/*3500*/            OPC_CheckPredicate, 27, // Predicate_store
/*3502*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*3504*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3506*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3509*/            OPC_EmitMergeInputChains1_0,
/*3510*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3523*/          /*Scope*/ 68, /*->3592*/
/*3524*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*3526*/            OPC_Scope, 31, /*->3559*/ // 2 children in Scope
/*3528*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*3530*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3532*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3534*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3537*/              OPC_EmitMergeInputChains1_0,
/*3538*/              OPC_EmitInteger, MVT::i1, 0, 
/*3541*/              OPC_EmitInteger, MVT::i1, 0, 
/*3544*/              OPC_EmitInteger, MVT::i1, 0, 
/*3547*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 27
                      // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3559*/            /*Scope*/ 31, /*->3591*/
/*3560*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3562*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3564*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3566*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3569*/              OPC_EmitMergeInputChains1_0,
/*3570*/              OPC_EmitInteger, MVT::i1, 0, 
/*3573*/              OPC_EmitInteger, MVT::i1, 0, 
/*3576*/              OPC_EmitInteger, MVT::i1, 0, 
/*3579*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 27
                      // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3591*/            0, /*End of Scope*/
/*3592*/          /*Scope*/ 31, /*->3624*/
/*3593*/            OPC_CheckPredicate, 27, // Predicate_store
/*3595*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3597*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3599*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3602*/            OPC_EmitMergeInputChains1_0,
/*3603*/            OPC_EmitInteger, MVT::i1, 0, 
/*3606*/            OPC_EmitInteger, MVT::i1, 0, 
/*3609*/            OPC_EmitInteger, MVT::i1, 0, 
/*3612*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3624*/          /*Scope*/ 50, /*->3675*/
/*3625*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*3627*/            OPC_Scope, 22, /*->3651*/ // 2 children in Scope
/*3629*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*3631*/              OPC_CheckPredicate, 17, // Predicate_truncstorei8_global
/*3633*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3635*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3638*/              OPC_EmitMergeInputChains1_0,
/*3639*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3651*/            /*Scope*/ 22, /*->3674*/
/*3652*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3654*/              OPC_CheckPredicate, 17, // Predicate_truncstorei16_global
/*3656*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3658*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3661*/              OPC_EmitMergeInputChains1_0,
/*3662*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3674*/            0, /*End of Scope*/
/*3675*/          /*Scope*/ 22, /*->3698*/
/*3676*/            OPC_CheckPredicate, 27, // Predicate_store
/*3678*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*3680*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3682*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3685*/            OPC_EmitMergeInputChains1_0,
/*3686*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3698*/          /*Scope*/ 70, /*->3769*/
/*3699*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*3701*/            OPC_Scope, 32, /*->3735*/ // 2 children in Scope
/*3703*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*3705*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3707*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3709*/              OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3712*/              OPC_EmitMergeInputChains1_0,
/*3713*/              OPC_EmitInteger, MVT::i1, 0, 
/*3716*/              OPC_EmitInteger, MVT::i1, 0, 
/*3719*/              OPC_EmitInteger, MVT::i1, 0, 
/*3722*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3735*/            /*Scope*/ 32, /*->3768*/
/*3736*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3738*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3740*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3742*/              OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3745*/              OPC_EmitMergeInputChains1_0,
/*3746*/              OPC_EmitInteger, MVT::i1, 0, 
/*3749*/              OPC_EmitInteger, MVT::i1, 0, 
/*3752*/              OPC_EmitInteger, MVT::i1, 0, 
/*3755*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3768*/            0, /*End of Scope*/
/*3769*/          /*Scope*/ 32, /*->3802*/
/*3770*/            OPC_CheckPredicate, 27, // Predicate_store
/*3772*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3774*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3776*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3779*/            OPC_EmitMergeInputChains1_0,
/*3780*/            OPC_EmitInteger, MVT::i1, 0, 
/*3783*/            OPC_EmitInteger, MVT::i1, 0, 
/*3786*/            OPC_EmitInteger, MVT::i1, 0, 
/*3789*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3802*/          0, /*End of Scope*/
/*3803*/        /*Scope*/ 113, /*->3917*/
/*3804*/          OPC_CheckChild1Type, MVT::v2i32,
/*3806*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3807*/          OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*3809*/          OPC_CheckPredicate, 27, // Predicate_store
/*3811*/          OPC_Scope, 21, /*->3834*/ // 4 children in Scope
/*3813*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*3815*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3817*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3820*/            OPC_EmitMergeInputChains1_0,
/*3821*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3834*/          /*Scope*/ 29, /*->3864*/
/*3835*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3837*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3839*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3842*/            OPC_EmitMergeInputChains1_0,
/*3843*/            OPC_EmitInteger, MVT::i1, 0, 
/*3846*/            OPC_EmitInteger, MVT::i1, 0, 
/*3849*/            OPC_EmitInteger, MVT::i1, 0, 
/*3852*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:v2i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3864*/          /*Scope*/ 20, /*->3885*/
/*3865*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*3867*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3869*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3872*/            OPC_EmitMergeInputChains1_0,
/*3873*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3885*/          /*Scope*/ 30, /*->3916*/
/*3886*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3888*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3890*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3893*/            OPC_EmitMergeInputChains1_0,
/*3894*/            OPC_EmitInteger, MVT::i1, 0, 
/*3897*/            OPC_EmitInteger, MVT::i1, 0, 
/*3900*/            OPC_EmitInteger, MVT::i1, 0, 
/*3903*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3916*/          0, /*End of Scope*/
/*3917*/        /*Scope*/ 48, /*->3966*/
/*3918*/          OPC_CheckChild1Type, MVT::Untyped,
/*3920*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3921*/          OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*3923*/          OPC_CheckPredicate, 27, // Predicate_store
/*3925*/          OPC_CheckPredicate, 17, // Predicate_global_store
/*3927*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3929*/          OPC_Scope, 17, /*->3948*/ // 2 children in Scope
/*3931*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3934*/            OPC_EmitMergeInputChains1_0,
/*3935*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX3_ADDR64 untyped:Untyped:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3948*/          /*Scope*/ 16, /*->3965*/
/*3949*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3952*/            OPC_EmitMergeInputChains1_0,
/*3953*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX3_OFFSET untyped:Untyped:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3965*/          0, /*End of Scope*/
/*3966*/        /*Scope*/ 113, /*->4080*/
/*3967*/          OPC_CheckChild1Type, MVT::v4i32,
/*3969*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3970*/          OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*3972*/          OPC_CheckPredicate, 27, // Predicate_store
/*3974*/          OPC_Scope, 21, /*->3997*/ // 4 children in Scope
/*3976*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*3978*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3980*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3983*/            OPC_EmitMergeInputChains1_0,
/*3984*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3997*/          /*Scope*/ 29, /*->4027*/
/*3998*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*4000*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4002*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*4005*/            OPC_EmitMergeInputChains1_0,
/*4006*/            OPC_EmitInteger, MVT::i1, 0, 
/*4009*/            OPC_EmitInteger, MVT::i1, 0, 
/*4012*/            OPC_EmitInteger, MVT::i1, 0, 
/*4015*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_DWORDX4_OFFSET ?:v4i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4027*/          /*Scope*/ 20, /*->4048*/
/*4028*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*4030*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4032*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*4035*/            OPC_EmitMergeInputChains1_0,
/*4036*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4048*/          /*Scope*/ 30, /*->4079*/
/*4049*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*4051*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4053*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*4056*/            OPC_EmitMergeInputChains1_0,
/*4057*/            OPC_EmitInteger, MVT::i1, 0, 
/*4060*/            OPC_EmitInteger, MVT::i1, 0, 
/*4063*/            OPC_EmitInteger, MVT::i1, 0, 
/*4066*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4079*/          0, /*End of Scope*/
/*4080*/        /*Scope*/ 61|128,1/*189*/, /*->4271*/
/*4082*/          OPC_CheckChild1Type, MVT::i16,
/*4084*/          OPC_RecordChild2, // #2 = $MUBUFScratchOffset:srsrc:soffset:offset
/*4085*/          OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*4087*/          OPC_Scope, 33, /*->4122*/ // 6 children in Scope
/*4089*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*4091*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*4093*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*4095*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4097*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*4100*/            OPC_EmitMergeInputChains1_0,
/*4101*/            OPC_EmitInteger, MVT::i1, 0, 
/*4104*/            OPC_EmitInteger, MVT::i1, 0, 
/*4107*/            OPC_EmitInteger, MVT::i1, 0, 
/*4110*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4122*/          /*Scope*/ 31, /*->4154*/
/*4123*/            OPC_CheckPredicate, 27, // Predicate_store
/*4125*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*4127*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4129*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*4132*/            OPC_EmitMergeInputChains1_0,
/*4133*/            OPC_EmitInteger, MVT::i1, 0, 
/*4136*/            OPC_EmitInteger, MVT::i1, 0, 
/*4139*/            OPC_EmitInteger, MVT::i1, 0, 
/*4142*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4154*/          /*Scope*/ 24, /*->4179*/
/*4155*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*4157*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*4159*/            OPC_CheckPredicate, 17, // Predicate_truncstorei8_global
/*4161*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4163*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*4166*/            OPC_EmitMergeInputChains1_0,
/*4167*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*4179*/          /*Scope*/ 22, /*->4202*/
/*4180*/            OPC_CheckPredicate, 27, // Predicate_store
/*4182*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*4184*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4186*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*4189*/            OPC_EmitMergeInputChains1_0,
/*4190*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*4202*/          /*Scope*/ 34, /*->4237*/
/*4203*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*4205*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*4207*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*4209*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4211*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*4214*/            OPC_EmitMergeInputChains1_0,
/*4215*/            OPC_EmitInteger, MVT::i1, 0, 
/*4218*/            OPC_EmitInteger, MVT::i1, 0, 
/*4221*/            OPC_EmitInteger, MVT::i1, 0, 
/*4224*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4237*/          /*Scope*/ 32, /*->4270*/
/*4238*/            OPC_CheckPredicate, 27, // Predicate_store
/*4240*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*4242*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4244*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*4247*/            OPC_EmitMergeInputChains1_0,
/*4248*/            OPC_EmitInteger, MVT::i1, 0, 
/*4251*/            OPC_EmitInteger, MVT::i1, 0, 
/*4254*/            OPC_EmitInteger, MVT::i1, 0, 
/*4257*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4270*/          0, /*End of Scope*/
/*4271*/        0, /*End of Scope*/
/*4272*/      /*Scope*/ 51, /*->4324*/
/*4273*/        OPC_CaptureGlueInput,
/*4274*/        OPC_RecordChild1, // #1 = $value
/*4275*/        OPC_CheckChild1Type, MVT::v2i32,
/*4277*/        OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*4278*/        OPC_CheckPredicate, 21, // Predicate_si_st_local
/*4280*/        OPC_CheckPredicate, 22, // Predicate_si_store_local
/*4282*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4284*/        OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*4287*/        OPC_EmitMergeInputChains1_0,
/*4288*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4291*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*4299*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4302*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*4310*/        OPC_EmitInteger, MVT::i1, 0, 
/*4313*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*4324*/      /*Scope*/ 28, /*->4353*/
/*4325*/        OPC_RecordChild1, // #1 = $val
/*4326*/        OPC_CheckChild1Type, MVT::i32,
/*4328*/        OPC_RecordChild2, // #2 = $addr
/*4329*/        OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*4331*/        OPC_CheckPredicate, 27, // Predicate_store
/*4333*/        OPC_CheckPredicate, 9, // Predicate_store_private
/*4335*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*4337*/        OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectADDRIndirect:$addr #3 #4
/*4340*/        OPC_EmitMergeInputChains1_0,
/*4341*/        OPC_EmitInteger, MVT::i32, 0, 
/*4344*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 1, 3, 4, 5, 
                // Src: (st i32:i32:$val, ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 13
                // Dst: (R600_RegisterStore i32:i32:$val, FRAMEri:iPTR:$addr, 0:i32)
/*4353*/      /*Scope*/ 19|128,1/*147*/, /*->4502*/
/*4355*/        OPC_CaptureGlueInput,
/*4356*/        OPC_RecordChild1, // #1 = $value
/*4357*/        OPC_Scope, 84, /*->4443*/ // 2 children in Scope
/*4359*/          OPC_CheckChild1Type, MVT::i32,
/*4361*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*4362*/          OPC_CheckPredicate, 21, // Predicate_si_st_local
/*4364*/          OPC_Scope, 52, /*->4418*/ // 2 children in Scope
/*4366*/            OPC_CheckPredicate, 24, // Predicate_si_truncstore_local
/*4368*/            OPC_Scope, 23, /*->4393*/ // 2 children in Scope
/*4370*/              OPC_CheckPredicate, 25, // Predicate_si_truncstore_local_i8
/*4372*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4374*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4377*/              OPC_EmitMergeInputChains1_0,
/*4378*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4381*/              OPC_EmitInteger, MVT::i1, 0, 
/*4384*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4393*/            /*Scope*/ 23, /*->4417*/
/*4394*/              OPC_CheckPredicate, 26, // Predicate_si_truncstore_local_i16
/*4396*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4398*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4401*/              OPC_EmitMergeInputChains1_0,
/*4402*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4405*/              OPC_EmitInteger, MVT::i1, 0, 
/*4408*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4417*/            0, /*End of Scope*/
/*4418*/          /*Scope*/ 23, /*->4442*/
/*4419*/            OPC_CheckPredicate, 22, // Predicate_si_store_local
/*4421*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4423*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4426*/            OPC_EmitMergeInputChains1_0,
/*4427*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4430*/            OPC_EmitInteger, MVT::i1, 0, 
/*4433*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4442*/          0, /*End of Scope*/
/*4443*/        /*Scope*/ 57, /*->4501*/
/*4444*/          OPC_CheckChild1Type, MVT::i16,
/*4446*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*4447*/          OPC_CheckPredicate, 21, // Predicate_si_st_local
/*4449*/          OPC_Scope, 25, /*->4476*/ // 2 children in Scope
/*4451*/            OPC_CheckPredicate, 24, // Predicate_si_truncstore_local
/*4453*/            OPC_CheckPredicate, 25, // Predicate_si_truncstore_local_i8
/*4455*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4457*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4460*/            OPC_EmitMergeInputChains1_0,
/*4461*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4464*/            OPC_EmitInteger, MVT::i1, 0, 
/*4467*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4476*/          /*Scope*/ 23, /*->4500*/
/*4477*/            OPC_CheckPredicate, 22, // Predicate_si_store_local
/*4479*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4481*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4484*/            OPC_EmitMergeInputChains1_0,
/*4485*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4488*/            OPC_EmitInteger, MVT::i1, 0, 
/*4491*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4500*/          0, /*End of Scope*/
/*4501*/        0, /*End of Scope*/
/*4502*/      /*Scope*/ 40|128,5/*680*/, /*->5184*/
/*4504*/        OPC_RecordChild1, // #1 = $data
/*4505*/        OPC_Scope, 7|128,3/*391*/, /*->4899*/ // 4 children in Scope
/*4508*/          OPC_CheckChild1Type, MVT::i32,
/*4510*/          OPC_RecordChild2, // #2 = $FLATOffsetSigned:vaddr:offset:slc
/*4511*/          OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*4513*/          OPC_Scope, 52, /*->4567*/ // 5 children in Scope
/*4515*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*4517*/            OPC_Scope, 23, /*->4542*/ // 2 children in Scope
/*4519*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*4521*/              OPC_CheckPredicate, 17, // Predicate_truncstorei8_global
/*4523*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*4525*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatOffset<true>:$ #3 #4 #5
/*4528*/              OPC_EmitMergeInputChains1_0,
/*4529*/              OPC_EmitInteger, MVT::i1, 0, 
/*4532*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GLOBAL_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 1, 4, 6, 5, 
                      // Src: (st i32:i32:$data, (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 7
                      // Dst: (GLOBAL_STORE_BYTE ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4542*/            /*Scope*/ 23, /*->4566*/
/*4543*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4545*/              OPC_CheckPredicate, 17, // Predicate_truncstorei16_global
/*4547*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*4549*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatOffset<true>:$ #3 #4 #5
/*4552*/              OPC_EmitMergeInputChains1_0,
/*4553*/              OPC_EmitInteger, MVT::i1, 0, 
/*4556*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GLOBAL_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 1, 4, 6, 5, 
                      // Src: (st i32:i32:$data, (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 7
                      // Dst: (GLOBAL_STORE_SHORT ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4566*/            0, /*End of Scope*/
/*4567*/          /*Scope*/ 87, /*->4655*/
/*4568*/            OPC_CheckPredicate, 27, // Predicate_store
/*4570*/            OPC_Scope, 21, /*->4593*/ // 2 children in Scope
/*4572*/              OPC_CheckPredicate, 17, // Predicate_global_store
/*4574*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*4576*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatOffset<true>:$ #3 #4 #5
/*4579*/              OPC_EmitMergeInputChains1_0,
/*4580*/              OPC_EmitInteger, MVT::i1, 0, 
/*4583*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GLOBAL_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 1, 4, 6, 5, 
                      // Src: (st i32:i32:$data, (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 7
                      // Dst: (GLOBAL_STORE_DWORD ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4593*/            /*Scope*/ 60, /*->4654*/
/*4594*/              OPC_CheckChild2Type, MVT::i32,
/*4596*/              OPC_CheckPredicate, 18, // Predicate_local_store
/*4598*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4600*/              OPC_EmitMergeInputChains1_0,
/*4601*/              OPC_EmitInteger, MVT::i32, 0, 
/*4604*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4616*/              OPC_EmitInteger, MVT::i32, 0, 
/*4619*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4631*/              OPC_EmitInteger, MVT::i32, 1, 
/*4634*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4637*/              OPC_EmitInteger, MVT::i32, 0, 
/*4640*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*4654*/            0, /*End of Scope*/
/*4655*/          /*Scope*/ 36|128,1/*164*/, /*->4821*/
/*4657*/            OPC_CheckChild2Type, MVT::i32,
/*4659*/            OPC_Scope, 126, /*->4787*/ // 2 children in Scope
/*4661*/              OPC_CheckPredicate, 24, // Predicate_truncstore
/*4663*/              OPC_Scope, 60, /*->4725*/ // 2 children in Scope
/*4665*/                OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*4667*/                OPC_CheckPredicate, 18, // Predicate_truncstorei8_local
/*4669*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4671*/                OPC_EmitMergeInputChains1_0,
/*4672*/                OPC_EmitInteger, MVT::i32, 0, 
/*4675*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4687*/                OPC_EmitInteger, MVT::i32, 0, 
/*4690*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4702*/                OPC_EmitInteger, MVT::i32, 1, 
/*4705*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4708*/                OPC_EmitInteger, MVT::i32, 0, 
/*4711*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*4725*/              /*Scope*/ 60, /*->4786*/
/*4726*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4728*/                OPC_CheckPredicate, 18, // Predicate_truncstorei16_local
/*4730*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4732*/                OPC_EmitMergeInputChains1_0,
/*4733*/                OPC_EmitInteger, MVT::i32, 0, 
/*4736*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4748*/                OPC_EmitInteger, MVT::i32, 0, 
/*4751*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4763*/                OPC_EmitInteger, MVT::i32, 1, 
/*4766*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4769*/                OPC_EmitInteger, MVT::i32, 0, 
/*4772*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*4786*/              0, /*End of Scope*/
/*4787*/            /*Scope*/ 32, /*->4820*/
/*4788*/              OPC_CheckPredicate, 27, // Predicate_store
/*4790*/              OPC_CheckPredicate, 17, // Predicate_global_store
/*4792*/              OPC_Scope, 10, /*->4804*/ // 2 children in Scope
/*4794*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4796*/                OPC_EmitMergeInputChains1_0,
/*4797*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*4804*/              /*Scope*/ 14, /*->4819*/
/*4805*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4807*/                OPC_EmitMergeInputChains1_0,
/*4808*/                OPC_EmitInteger, MVT::i32, 0, 
/*4811*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*4819*/              0, /*End of Scope*/
/*4820*/            0, /*End of Scope*/
/*4821*/          /*Scope*/ 52, /*->4874*/
/*4822*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*4824*/            OPC_Scope, 23, /*->4849*/ // 2 children in Scope
/*4826*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*4828*/              OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4830*/              OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*4832*/              OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectFlatOffset<false>:$ #3 #4 #5
/*4835*/              OPC_EmitMergeInputChains1_0,
/*4836*/              OPC_EmitInteger, MVT::i1, 0, 
/*4839*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 1, 4, 6, 5, 
                      // Src: (st i32:i32:$data, (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = -3
                      // Dst: (FLAT_STORE_BYTE ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4849*/            /*Scope*/ 23, /*->4873*/
/*4850*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4852*/              OPC_CheckPredicate, 28, // Predicate_flat_truncstorei16
/*4854*/              OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*4856*/              OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectFlatOffset<false>:$ #3 #4 #5
/*4859*/              OPC_EmitMergeInputChains1_0,
/*4860*/              OPC_EmitInteger, MVT::i1, 0, 
/*4863*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 1, 4, 6, 5, 
                      // Src: (st i32:i32:$data, (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_flat_truncstorei16>> - Complexity = -3
                      // Dst: (FLAT_STORE_SHORT ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4873*/            0, /*End of Scope*/
/*4874*/          /*Scope*/ 23, /*->4898*/
/*4875*/            OPC_CheckPredicate, 27, // Predicate_store
/*4877*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4879*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*4881*/            OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectFlatOffset<false>:$ #3 #4 #5
/*4884*/            OPC_EmitMergeInputChains1_0,
/*4885*/            OPC_EmitInteger, MVT::i1, 0, 
/*4888*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st i32:i32:$data, (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_DWORD ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4898*/          0, /*End of Scope*/
/*4899*/        /*Scope*/ 107, /*->5007*/
/*4900*/          OPC_CheckChild1Type, MVT::i16,
/*4902*/          OPC_RecordChild2, // #2 = $FLATOffsetSigned:vaddr:offset:slc
/*4903*/          OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*4905*/          OPC_Scope, 25, /*->4932*/ // 4 children in Scope
/*4907*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*4909*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*4911*/            OPC_CheckPredicate, 17, // Predicate_truncstorei8_global
/*4913*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*4915*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatOffset<true>:$ #3 #4 #5
/*4918*/            OPC_EmitMergeInputChains1_0,
/*4919*/            OPC_EmitInteger, MVT::i1, 0, 
/*4922*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GLOBAL_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st i16:i16:$data, (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 7
                    // Dst: (GLOBAL_STORE_BYTE ?:i64:$vaddr, ?:i16:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4932*/          /*Scope*/ 23, /*->4956*/
/*4933*/            OPC_CheckPredicate, 27, // Predicate_store
/*4935*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*4937*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*4939*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatOffset<true>:$ #3 #4 #5
/*4942*/            OPC_EmitMergeInputChains1_0,
/*4943*/            OPC_EmitInteger, MVT::i1, 0, 
/*4946*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GLOBAL_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st i16:i16:$data, (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 7
                    // Dst: (GLOBAL_STORE_SHORT ?:i64:$vaddr, ?:i16:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4956*/          /*Scope*/ 25, /*->4982*/
/*4957*/            OPC_CheckPredicate, 24, // Predicate_truncstore
/*4959*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8
/*4961*/            OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4963*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*4965*/            OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectFlatOffset<false>:$ #3 #4 #5
/*4968*/            OPC_EmitMergeInputChains1_0,
/*4969*/            OPC_EmitInteger, MVT::i1, 0, 
/*4972*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st i16:i16:$data, (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = -3
                    // Dst: (FLAT_STORE_BYTE ?:i64:$vaddr, ?:i16:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4982*/          /*Scope*/ 23, /*->5006*/
/*4983*/            OPC_CheckPredicate, 27, // Predicate_store
/*4985*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4987*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*4989*/            OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectFlatOffset<false>:$ #3 #4 #5
/*4992*/            OPC_EmitMergeInputChains1_0,
/*4993*/            OPC_EmitInteger, MVT::i1, 0, 
/*4996*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st i16:i16:$data, (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_SHORT ?:i64:$vaddr, ?:i16:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*5006*/          0, /*End of Scope*/
/*5007*/        /*Scope*/ 87, /*->5095*/
/*5008*/          OPC_CheckChild1Type, MVT::v2i32,
/*5010*/          OPC_RecordChild2, // #2 = $FLATOffsetSigned:vaddr:offset:slc
/*5011*/          OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*5013*/          OPC_CheckPredicate, 27, // Predicate_store
/*5015*/          OPC_Scope, 55, /*->5072*/ // 2 children in Scope
/*5017*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*5019*/            OPC_Scope, 19, /*->5040*/ // 2 children in Scope
/*5021*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*5023*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatOffset<true>:$ #3 #4 #5
/*5026*/              OPC_EmitMergeInputChains1_0,
/*5027*/              OPC_EmitInteger, MVT::i1, 0, 
/*5030*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GLOBAL_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 1, 4, 6, 5, 
                      // Src: (st v2i32:v2i32:$data, (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 7
                      // Dst: (GLOBAL_STORE_DWORDX2 ?:i64:$vaddr, ?:v2i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*5040*/            /*Scope*/ 30, /*->5071*/
/*5041*/              OPC_CheckChild2Type, MVT::i32,
/*5043*/              OPC_Scope, 10, /*->5055*/ // 2 children in Scope
/*5045*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*5047*/                OPC_EmitMergeInputChains1_0,
/*5048*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*5055*/              /*Scope*/ 14, /*->5070*/
/*5056*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*5058*/                OPC_EmitMergeInputChains1_0,
/*5059*/                OPC_EmitInteger, MVT::i32, 0, 
/*5062*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*5070*/              0, /*End of Scope*/
/*5071*/            0, /*End of Scope*/
/*5072*/          /*Scope*/ 21, /*->5094*/
/*5073*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*5075*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*5077*/            OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectFlatOffset<false>:$ #3 #4 #5
/*5080*/            OPC_EmitMergeInputChains1_0,
/*5081*/            OPC_EmitInteger, MVT::i1, 0, 
/*5084*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st v2i32:v2i32:$data, (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_DWORDX2 ?:i64:$vaddr, ?:v2i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*5094*/          0, /*End of Scope*/
/*5095*/        /*Scope*/ 87, /*->5183*/
/*5096*/          OPC_CheckChild1Type, MVT::v4i32,
/*5098*/          OPC_RecordChild2, // #2 = $FLATOffsetSigned:vaddr:offset:slc
/*5099*/          OPC_CheckPredicate, 23, // Predicate_unindexedstore
/*5101*/          OPC_CheckPredicate, 27, // Predicate_store
/*5103*/          OPC_Scope, 55, /*->5160*/ // 2 children in Scope
/*5105*/            OPC_CheckPredicate, 17, // Predicate_global_store
/*5107*/            OPC_Scope, 19, /*->5128*/ // 2 children in Scope
/*5109*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*5111*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatOffset<true>:$ #3 #4 #5
/*5114*/              OPC_EmitMergeInputChains1_0,
/*5115*/              OPC_EmitInteger, MVT::i1, 0, 
/*5118*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GLOBAL_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 1, 4, 6, 5, 
                      // Src: (st v4i32:v4i32:$data, (FLATOffsetSigned:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 7
                      // Dst: (GLOBAL_STORE_DWORDX4 ?:i64:$vaddr, ?:v4i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*5128*/            /*Scope*/ 30, /*->5159*/
/*5129*/              OPC_CheckChild2Type, MVT::i32,
/*5131*/              OPC_Scope, 10, /*->5143*/ // 2 children in Scope
/*5133*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*5135*/                OPC_EmitMergeInputChains1_0,
/*5136*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*5143*/              /*Scope*/ 14, /*->5158*/
/*5144*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*5146*/                OPC_EmitMergeInputChains1_0,
/*5147*/                OPC_EmitInteger, MVT::i32, 0, 
/*5150*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*5158*/              0, /*End of Scope*/
/*5159*/            0, /*End of Scope*/
/*5160*/          /*Scope*/ 21, /*->5182*/
/*5161*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*5163*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*5165*/            OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectFlatOffset<false>:$ #3 #4 #5
/*5168*/            OPC_EmitMergeInputChains1_0,
/*5169*/            OPC_EmitInteger, MVT::i1, 0, 
/*5172*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st v4i32:v4i32:$data, (FLATOffset:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_DWORDX4 ?:i64:$vaddr, ?:v4i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*5182*/          0, /*End of Scope*/
/*5183*/        0, /*End of Scope*/
/*5184*/      0, /*End of Scope*/
/*5185*/    /*SwitchOpcode*/ 101|128,69|128,3/*58085*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->63275
/*5190*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*5191*/      OPC_Scope, 53|128,5/*693*/, /*->5887*/ // 96 children in Scope
/*5194*/        OPC_CheckChild1Integer, 19|128,48/*6163*/, 
/*5197*/        OPC_RecordChild2, // #1 = $rsrc
/*5198*/        OPC_CheckChild2Type, MVT::v4i32,
/*5200*/        OPC_Scope, 72, /*->5274*/ // 4 children in Scope
/*5202*/          OPC_MoveChild3,
/*5203*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5206*/          OPC_CheckType, MVT::i32,
/*5208*/          OPC_MoveParent,
/*5209*/          OPC_RecordChild4, // #2 = $soffset
/*5210*/          OPC_RecordChild5, // #3 = $offset
/*5211*/          OPC_MoveChild5,
/*5212*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5215*/          OPC_MoveParent,
/*5216*/          OPC_MoveChild6,
/*5217*/          OPC_CheckInteger, 0, 
/*5219*/          OPC_MoveParent,
/*5220*/          OPC_MoveChild7,
/*5221*/          OPC_CheckInteger, 0, 
/*5223*/          OPC_MoveParent,
/*5224*/          OPC_MoveChild, 8,
/*5226*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5229*/          OPC_RecordNode, // #4 = $glc
/*5230*/          OPC_MoveParent,
/*5231*/          OPC_MoveChild, 9,
/*5233*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5236*/          OPC_RecordNode, // #5 = $slc
/*5237*/          OPC_MoveParent,
/*5238*/          OPC_MoveChild, 10,
/*5240*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5243*/          OPC_RecordNode, // #6 = $tfe
/*5244*/          OPC_MoveParent,
/*5245*/          OPC_CheckType, MVT::i32,
/*5247*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5249*/          OPC_EmitMergeInputChains1_0,
/*5250*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*5253*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5256*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5259*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5262*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6163:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5274*/        /*Scope*/ 76|128,1/*204*/, /*->5480*/
/*5276*/          OPC_RecordChild3, // #2 = $vaddr
/*5277*/          OPC_Scope, 2|128,1/*130*/, /*->5410*/ // 2 children in Scope
/*5280*/            OPC_CheckChild3Type, MVT::i32,
/*5282*/            OPC_RecordChild4, // #3 = $soffset
/*5283*/            OPC_RecordChild5, // #4 = $offset
/*5284*/            OPC_MoveChild5,
/*5285*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5288*/            OPC_MoveParent,
/*5289*/            OPC_MoveChild6,
/*5290*/            OPC_Scope, 58, /*->5350*/ // 2 children in Scope
/*5292*/              OPC_CheckInteger, 1, 
/*5294*/              OPC_MoveParent,
/*5295*/              OPC_MoveChild7,
/*5296*/              OPC_CheckInteger, 0, 
/*5298*/              OPC_MoveParent,
/*5299*/              OPC_MoveChild, 8,
/*5301*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5304*/              OPC_RecordNode, // #5 = $glc
/*5305*/              OPC_MoveParent,
/*5306*/              OPC_MoveChild, 9,
/*5308*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5311*/              OPC_RecordNode, // #6 = $slc
/*5312*/              OPC_MoveParent,
/*5313*/              OPC_MoveChild, 10,
/*5315*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5318*/              OPC_RecordNode, // #7 = $tfe
/*5319*/              OPC_MoveParent,
/*5320*/              OPC_CheckType, MVT::i32,
/*5322*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5324*/              OPC_EmitMergeInputChains1_0,
/*5325*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5328*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5331*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5334*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5337*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6163:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5350*/            /*Scope*/ 58, /*->5409*/
/*5351*/              OPC_CheckInteger, 0, 
/*5353*/              OPC_MoveParent,
/*5354*/              OPC_MoveChild7,
/*5355*/              OPC_CheckInteger, 1, 
/*5357*/              OPC_MoveParent,
/*5358*/              OPC_MoveChild, 8,
/*5360*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5363*/              OPC_RecordNode, // #5 = $glc
/*5364*/              OPC_MoveParent,
/*5365*/              OPC_MoveChild, 9,
/*5367*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5370*/              OPC_RecordNode, // #6 = $slc
/*5371*/              OPC_MoveParent,
/*5372*/              OPC_MoveChild, 10,
/*5374*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5377*/              OPC_RecordNode, // #7 = $tfe
/*5378*/              OPC_MoveParent,
/*5379*/              OPC_CheckType, MVT::i32,
/*5381*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5383*/              OPC_EmitMergeInputChains1_0,
/*5384*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5387*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5390*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5393*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5396*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6163:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5409*/            0, /*End of Scope*/
/*5410*/          /*Scope*/ 68, /*->5479*/
/*5411*/            OPC_CheckChild3Type, MVT::v2i32,
/*5413*/            OPC_RecordChild4, // #3 = $soffset
/*5414*/            OPC_RecordChild5, // #4 = $offset
/*5415*/            OPC_MoveChild5,
/*5416*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5419*/            OPC_MoveParent,
/*5420*/            OPC_MoveChild6,
/*5421*/            OPC_CheckInteger, 1, 
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_MoveChild7,
/*5425*/            OPC_CheckInteger, 1, 
/*5427*/            OPC_MoveParent,
/*5428*/            OPC_MoveChild, 8,
/*5430*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5433*/            OPC_RecordNode, // #5 = $glc
/*5434*/            OPC_MoveParent,
/*5435*/            OPC_MoveChild, 9,
/*5437*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5440*/            OPC_RecordNode, // #6 = $slc
/*5441*/            OPC_MoveParent,
/*5442*/            OPC_MoveChild, 10,
/*5444*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/            OPC_RecordNode, // #7 = $tfe
/*5448*/            OPC_MoveParent,
/*5449*/            OPC_CheckType, MVT::i32,
/*5451*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5453*/            OPC_EmitMergeInputChains1_0,
/*5454*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5457*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5460*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5463*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5466*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6163:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5479*/          0, /*End of Scope*/
/*5480*/        /*Scope*/ 103, /*->5584*/
/*5481*/          OPC_MoveChild3,
/*5482*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5485*/          OPC_CheckType, MVT::i32,
/*5487*/          OPC_MoveParent,
/*5488*/          OPC_RecordChild4, // #2 = $soffset
/*5489*/          OPC_RecordChild5, // #3 = $offset
/*5490*/          OPC_MoveChild5,
/*5491*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5494*/          OPC_MoveParent,
/*5495*/          OPC_MoveChild6,
/*5496*/          OPC_CheckInteger, 0, 
/*5498*/          OPC_MoveParent,
/*5499*/          OPC_MoveChild7,
/*5500*/          OPC_CheckInteger, 0, 
/*5502*/          OPC_MoveParent,
/*5503*/          OPC_MoveChild, 8,
/*5505*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5508*/          OPC_RecordNode, // #4 = $glc
/*5509*/          OPC_MoveParent,
/*5510*/          OPC_MoveChild, 9,
/*5512*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5515*/          OPC_RecordNode, // #5 = $slc
/*5516*/          OPC_MoveParent,
/*5517*/          OPC_MoveChild, 10,
/*5519*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5522*/          OPC_RecordNode, // #6 = $tfe
/*5523*/          OPC_MoveParent,
/*5524*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->5554
/*5527*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5529*/            OPC_EmitMergeInputChains1_0,
/*5530*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*5533*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5536*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5539*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5542*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6163:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5554*/          /*SwitchType*/ 27, MVT::v4i32,// ->5583
/*5556*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5558*/            OPC_EmitMergeInputChains1_0,
/*5559*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*5562*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5565*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5568*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5571*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6163:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5583*/          0, // EndSwitchType
/*5584*/        /*Scope*/ 44|128,2/*300*/, /*->5886*/
/*5586*/          OPC_RecordChild3, // #2 = $vaddr
/*5587*/          OPC_Scope, 66|128,1/*194*/, /*->5784*/ // 2 children in Scope
/*5590*/            OPC_CheckChild3Type, MVT::i32,
/*5592*/            OPC_RecordChild4, // #3 = $soffset
/*5593*/            OPC_RecordChild5, // #4 = $offset
/*5594*/            OPC_MoveChild5,
/*5595*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5598*/            OPC_MoveParent,
/*5599*/            OPC_MoveChild6,
/*5600*/            OPC_Scope, 90, /*->5692*/ // 2 children in Scope
/*5602*/              OPC_CheckInteger, 1, 
/*5604*/              OPC_MoveParent,
/*5605*/              OPC_MoveChild7,
/*5606*/              OPC_CheckInteger, 0, 
/*5608*/              OPC_MoveParent,
/*5609*/              OPC_MoveChild, 8,
/*5611*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5614*/              OPC_RecordNode, // #5 = $glc
/*5615*/              OPC_MoveParent,
/*5616*/              OPC_MoveChild, 9,
/*5618*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5621*/              OPC_RecordNode, // #6 = $slc
/*5622*/              OPC_MoveParent,
/*5623*/              OPC_MoveChild, 10,
/*5625*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5628*/              OPC_RecordNode, // #7 = $tfe
/*5629*/              OPC_MoveParent,
/*5630*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->5661
/*5633*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5635*/                OPC_EmitMergeInputChains1_0,
/*5636*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5639*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5642*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5645*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5648*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6163:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5661*/              /*SwitchType*/ 28, MVT::v4i32,// ->5691
/*5663*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5665*/                OPC_EmitMergeInputChains1_0,
/*5666*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5669*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5672*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5675*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5678*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6163:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5691*/              0, // EndSwitchType
/*5692*/            /*Scope*/ 90, /*->5783*/
/*5693*/              OPC_CheckInteger, 0, 
/*5695*/              OPC_MoveParent,
/*5696*/              OPC_MoveChild7,
/*5697*/              OPC_CheckInteger, 1, 
/*5699*/              OPC_MoveParent,
/*5700*/              OPC_MoveChild, 8,
/*5702*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5705*/              OPC_RecordNode, // #5 = $glc
/*5706*/              OPC_MoveParent,
/*5707*/              OPC_MoveChild, 9,
/*5709*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5712*/              OPC_RecordNode, // #6 = $slc
/*5713*/              OPC_MoveParent,
/*5714*/              OPC_MoveChild, 10,
/*5716*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5719*/              OPC_RecordNode, // #7 = $tfe
/*5720*/              OPC_MoveParent,
/*5721*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->5752
/*5724*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5726*/                OPC_EmitMergeInputChains1_0,
/*5727*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5730*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5733*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5736*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5739*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6163:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5752*/              /*SwitchType*/ 28, MVT::v4i32,// ->5782
/*5754*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5756*/                OPC_EmitMergeInputChains1_0,
/*5757*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5760*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5763*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5766*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5769*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6163:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5782*/              0, // EndSwitchType
/*5783*/            0, /*End of Scope*/
/*5784*/          /*Scope*/ 100, /*->5885*/
/*5785*/            OPC_CheckChild3Type, MVT::v2i32,
/*5787*/            OPC_RecordChild4, // #3 = $soffset
/*5788*/            OPC_RecordChild5, // #4 = $offset
/*5789*/            OPC_MoveChild5,
/*5790*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5793*/            OPC_MoveParent,
/*5794*/            OPC_MoveChild6,
/*5795*/            OPC_CheckInteger, 1, 
/*5797*/            OPC_MoveParent,
/*5798*/            OPC_MoveChild7,
/*5799*/            OPC_CheckInteger, 1, 
/*5801*/            OPC_MoveParent,
/*5802*/            OPC_MoveChild, 8,
/*5804*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5807*/            OPC_RecordNode, // #5 = $glc
/*5808*/            OPC_MoveParent,
/*5809*/            OPC_MoveChild, 9,
/*5811*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5814*/            OPC_RecordNode, // #6 = $slc
/*5815*/            OPC_MoveParent,
/*5816*/            OPC_MoveChild, 10,
/*5818*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5821*/            OPC_RecordNode, // #7 = $tfe
/*5822*/            OPC_MoveParent,
/*5823*/            OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->5854
/*5826*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5828*/              OPC_EmitMergeInputChains1_0,
/*5829*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5832*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5835*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5838*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5841*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6163:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5854*/            /*SwitchType*/ 28, MVT::v4i32,// ->5884
/*5856*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5858*/              OPC_EmitMergeInputChains1_0,
/*5859*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5862*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5865*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5868*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5871*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6163:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5884*/            0, // EndSwitchType
/*5885*/          0, /*End of Scope*/
/*5886*/        0, /*End of Scope*/
/*5887*/      /*Scope*/ 17|128,1/*145*/, /*->6034*/
/*5889*/        OPC_CheckChild1Integer, 115|128,2/*371*/, 
/*5892*/        OPC_RecordChild2, // #1 = $vdata_in
/*5893*/        OPC_RecordChild3, // #2 = $rsrc
/*5894*/        OPC_Scope, 58, /*->5954*/ // 2 children in Scope
/*5896*/          OPC_CheckChild4Integer, 0, 
/*5898*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5899*/          OPC_RecordChild6, // #4 = $slc
/*5900*/          OPC_MoveChild6,
/*5901*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5904*/          OPC_MoveParent,
/*5905*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5907*/          OPC_Scope, 22, /*->5931*/ // 2 children in Scope
/*5909*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5912*/            OPC_EmitMergeInputChains1_0,
/*5913*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5916*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5919*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SWAP_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5931*/          /*Scope*/ 21, /*->5953*/
/*5932*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5935*/            OPC_EmitMergeInputChains1_0,
/*5936*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5939*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5942*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SWAP_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5953*/          0, /*End of Scope*/
/*5954*/        /*Scope*/ 78, /*->6033*/
/*5955*/          OPC_RecordChild4, // #3 = $vindex
/*5956*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5957*/          OPC_RecordChild6, // #5 = $slc
/*5958*/          OPC_MoveChild6,
/*5959*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5962*/          OPC_MoveParent,
/*5963*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5965*/          OPC_Scope, 42, /*->6009*/ // 2 children in Scope
/*5967*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5970*/            OPC_EmitMergeInputChains1_0,
/*5971*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5974*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5977*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5980*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5991*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5994*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5997*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SWAP_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6009*/          /*Scope*/ 22, /*->6032*/
/*6010*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6013*/            OPC_EmitMergeInputChains1_0,
/*6014*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6017*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6020*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SWAP_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6032*/          0, /*End of Scope*/
/*6033*/        0, /*End of Scope*/
/*6034*/      /*Scope*/ 17|128,1/*145*/, /*->6181*/
/*6036*/        OPC_CheckChild1Integer, 108|128,2/*364*/, 
/*6039*/        OPC_RecordChild2, // #1 = $vdata_in
/*6040*/        OPC_RecordChild3, // #2 = $rsrc
/*6041*/        OPC_Scope, 58, /*->6101*/ // 2 children in Scope
/*6043*/          OPC_CheckChild4Integer, 0, 
/*6045*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6046*/          OPC_RecordChild6, // #4 = $slc
/*6047*/          OPC_MoveChild6,
/*6048*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6051*/          OPC_MoveParent,
/*6052*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6054*/          OPC_Scope, 22, /*->6078*/ // 2 children in Scope
/*6056*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6059*/            OPC_EmitMergeInputChains1_0,
/*6060*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6063*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6066*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_ADD_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6078*/          /*Scope*/ 21, /*->6100*/
/*6079*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6082*/            OPC_EmitMergeInputChains1_0,
/*6083*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6086*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6089*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_ADD_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6100*/          0, /*End of Scope*/
/*6101*/        /*Scope*/ 78, /*->6180*/
/*6102*/          OPC_RecordChild4, // #3 = $vindex
/*6103*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6104*/          OPC_RecordChild6, // #5 = $slc
/*6105*/          OPC_MoveChild6,
/*6106*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6109*/          OPC_MoveParent,
/*6110*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6112*/          OPC_Scope, 42, /*->6156*/ // 2 children in Scope
/*6114*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6117*/            OPC_EmitMergeInputChains1_0,
/*6118*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6121*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6124*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6127*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6138*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6141*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6144*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_ADD_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6156*/          /*Scope*/ 22, /*->6179*/
/*6157*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6160*/            OPC_EmitMergeInputChains1_0,
/*6161*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6164*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6167*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_ADD_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6179*/          0, /*End of Scope*/
/*6180*/        0, /*End of Scope*/
/*6181*/      /*Scope*/ 17|128,1/*145*/, /*->6328*/
/*6183*/        OPC_CheckChild1Integer, 114|128,2/*370*/, 
/*6186*/        OPC_RecordChild2, // #1 = $vdata_in
/*6187*/        OPC_RecordChild3, // #2 = $rsrc
/*6188*/        OPC_Scope, 58, /*->6248*/ // 2 children in Scope
/*6190*/          OPC_CheckChild4Integer, 0, 
/*6192*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6193*/          OPC_RecordChild6, // #4 = $slc
/*6194*/          OPC_MoveChild6,
/*6195*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6198*/          OPC_MoveParent,
/*6199*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6201*/          OPC_Scope, 22, /*->6225*/ // 2 children in Scope
/*6203*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6206*/            OPC_EmitMergeInputChains1_0,
/*6207*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6210*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6213*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SUB_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6225*/          /*Scope*/ 21, /*->6247*/
/*6226*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6229*/            OPC_EmitMergeInputChains1_0,
/*6230*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6233*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6236*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SUB_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6247*/          0, /*End of Scope*/
/*6248*/        /*Scope*/ 78, /*->6327*/
/*6249*/          OPC_RecordChild4, // #3 = $vindex
/*6250*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6251*/          OPC_RecordChild6, // #5 = $slc
/*6252*/          OPC_MoveChild6,
/*6253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6256*/          OPC_MoveParent,
/*6257*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6259*/          OPC_Scope, 42, /*->6303*/ // 2 children in Scope
/*6261*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6264*/            OPC_EmitMergeInputChains1_0,
/*6265*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6268*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6271*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6274*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6285*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6288*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6291*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SUB_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6303*/          /*Scope*/ 22, /*->6326*/
/*6304*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6307*/            OPC_EmitMergeInputChains1_0,
/*6308*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6311*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6314*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SUB_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6326*/          0, /*End of Scope*/
/*6327*/        0, /*End of Scope*/
/*6328*/      /*Scope*/ 17|128,1/*145*/, /*->6475*/
/*6330*/        OPC_CheckChild1Integer, 113|128,2/*369*/, 
/*6333*/        OPC_RecordChild2, // #1 = $vdata_in
/*6334*/        OPC_RecordChild3, // #2 = $rsrc
/*6335*/        OPC_Scope, 58, /*->6395*/ // 2 children in Scope
/*6337*/          OPC_CheckChild4Integer, 0, 
/*6339*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6340*/          OPC_RecordChild6, // #4 = $slc
/*6341*/          OPC_MoveChild6,
/*6342*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6345*/          OPC_MoveParent,
/*6346*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6348*/          OPC_Scope, 22, /*->6372*/ // 2 children in Scope
/*6350*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6353*/            OPC_EmitMergeInputChains1_0,
/*6354*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6357*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6360*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMIN_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6372*/          /*Scope*/ 21, /*->6394*/
/*6373*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6376*/            OPC_EmitMergeInputChains1_0,
/*6377*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6380*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6383*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMIN_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6394*/          0, /*End of Scope*/
/*6395*/        /*Scope*/ 78, /*->6474*/
/*6396*/          OPC_RecordChild4, // #3 = $vindex
/*6397*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6398*/          OPC_RecordChild6, // #5 = $slc
/*6399*/          OPC_MoveChild6,
/*6400*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6403*/          OPC_MoveParent,
/*6404*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6406*/          OPC_Scope, 42, /*->6450*/ // 2 children in Scope
/*6408*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6411*/            OPC_EmitMergeInputChains1_0,
/*6412*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6415*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6418*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6421*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6432*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6435*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6438*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMIN_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6450*/          /*Scope*/ 22, /*->6473*/
/*6451*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6454*/            OPC_EmitMergeInputChains1_0,
/*6455*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6458*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6461*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMIN_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6473*/          0, /*End of Scope*/
/*6474*/        0, /*End of Scope*/
/*6475*/      /*Scope*/ 17|128,1/*145*/, /*->6622*/
/*6477*/        OPC_CheckChild1Integer, 117|128,2/*373*/, 
/*6480*/        OPC_RecordChild2, // #1 = $vdata_in
/*6481*/        OPC_RecordChild3, // #2 = $rsrc
/*6482*/        OPC_Scope, 58, /*->6542*/ // 2 children in Scope
/*6484*/          OPC_CheckChild4Integer, 0, 
/*6486*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6487*/          OPC_RecordChild6, // #4 = $slc
/*6488*/          OPC_MoveChild6,
/*6489*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6492*/          OPC_MoveParent,
/*6493*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6495*/          OPC_Scope, 22, /*->6519*/ // 2 children in Scope
/*6497*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6500*/            OPC_EmitMergeInputChains1_0,
/*6501*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6504*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6507*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMIN_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6519*/          /*Scope*/ 21, /*->6541*/
/*6520*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6523*/            OPC_EmitMergeInputChains1_0,
/*6524*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6527*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6530*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMIN_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6541*/          0, /*End of Scope*/
/*6542*/        /*Scope*/ 78, /*->6621*/
/*6543*/          OPC_RecordChild4, // #3 = $vindex
/*6544*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6545*/          OPC_RecordChild6, // #5 = $slc
/*6546*/          OPC_MoveChild6,
/*6547*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6550*/          OPC_MoveParent,
/*6551*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6553*/          OPC_Scope, 42, /*->6597*/ // 2 children in Scope
/*6555*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6558*/            OPC_EmitMergeInputChains1_0,
/*6559*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6562*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6565*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6568*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6579*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6582*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6585*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMIN_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6597*/          /*Scope*/ 22, /*->6620*/
/*6598*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6601*/            OPC_EmitMergeInputChains1_0,
/*6602*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6605*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6608*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMIN_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6620*/          0, /*End of Scope*/
/*6621*/        0, /*End of Scope*/
/*6622*/      /*Scope*/ 17|128,1/*145*/, /*->6769*/
/*6624*/        OPC_CheckChild1Integer, 112|128,2/*368*/, 
/*6627*/        OPC_RecordChild2, // #1 = $vdata_in
/*6628*/        OPC_RecordChild3, // #2 = $rsrc
/*6629*/        OPC_Scope, 58, /*->6689*/ // 2 children in Scope
/*6631*/          OPC_CheckChild4Integer, 0, 
/*6633*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6634*/          OPC_RecordChild6, // #4 = $slc
/*6635*/          OPC_MoveChild6,
/*6636*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6639*/          OPC_MoveParent,
/*6640*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6642*/          OPC_Scope, 22, /*->6666*/ // 2 children in Scope
/*6644*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6647*/            OPC_EmitMergeInputChains1_0,
/*6648*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6651*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6654*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMAX_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6666*/          /*Scope*/ 21, /*->6688*/
/*6667*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6670*/            OPC_EmitMergeInputChains1_0,
/*6671*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6674*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6677*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMAX_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6688*/          0, /*End of Scope*/
/*6689*/        /*Scope*/ 78, /*->6768*/
/*6690*/          OPC_RecordChild4, // #3 = $vindex
/*6691*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6692*/          OPC_RecordChild6, // #5 = $slc
/*6693*/          OPC_MoveChild6,
/*6694*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6697*/          OPC_MoveParent,
/*6698*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6700*/          OPC_Scope, 42, /*->6744*/ // 2 children in Scope
/*6702*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6705*/            OPC_EmitMergeInputChains1_0,
/*6706*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6709*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6712*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6715*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6726*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6729*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6732*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMAX_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6744*/          /*Scope*/ 22, /*->6767*/
/*6745*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6748*/            OPC_EmitMergeInputChains1_0,
/*6749*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6752*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6755*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMAX_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6767*/          0, /*End of Scope*/
/*6768*/        0, /*End of Scope*/
/*6769*/      /*Scope*/ 17|128,1/*145*/, /*->6916*/
/*6771*/        OPC_CheckChild1Integer, 116|128,2/*372*/, 
/*6774*/        OPC_RecordChild2, // #1 = $vdata_in
/*6775*/        OPC_RecordChild3, // #2 = $rsrc
/*6776*/        OPC_Scope, 58, /*->6836*/ // 2 children in Scope
/*6778*/          OPC_CheckChild4Integer, 0, 
/*6780*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6781*/          OPC_RecordChild6, // #4 = $slc
/*6782*/          OPC_MoveChild6,
/*6783*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6786*/          OPC_MoveParent,
/*6787*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6789*/          OPC_Scope, 22, /*->6813*/ // 2 children in Scope
/*6791*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6794*/            OPC_EmitMergeInputChains1_0,
/*6795*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6798*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6801*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMAX_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6813*/          /*Scope*/ 21, /*->6835*/
/*6814*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6817*/            OPC_EmitMergeInputChains1_0,
/*6818*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6821*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6824*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMAX_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6835*/          0, /*End of Scope*/
/*6836*/        /*Scope*/ 78, /*->6915*/
/*6837*/          OPC_RecordChild4, // #3 = $vindex
/*6838*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6839*/          OPC_RecordChild6, // #5 = $slc
/*6840*/          OPC_MoveChild6,
/*6841*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6844*/          OPC_MoveParent,
/*6845*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6847*/          OPC_Scope, 42, /*->6891*/ // 2 children in Scope
/*6849*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6852*/            OPC_EmitMergeInputChains1_0,
/*6853*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6856*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6859*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6862*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6873*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6876*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6879*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMAX_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6891*/          /*Scope*/ 22, /*->6914*/
/*6892*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6895*/            OPC_EmitMergeInputChains1_0,
/*6896*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6899*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6902*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMAX_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6914*/          0, /*End of Scope*/
/*6915*/        0, /*End of Scope*/
/*6916*/      /*Scope*/ 17|128,1/*145*/, /*->7063*/
/*6918*/        OPC_CheckChild1Integer, 109|128,2/*365*/, 
/*6921*/        OPC_RecordChild2, // #1 = $vdata_in
/*6922*/        OPC_RecordChild3, // #2 = $rsrc
/*6923*/        OPC_Scope, 58, /*->6983*/ // 2 children in Scope
/*6925*/          OPC_CheckChild4Integer, 0, 
/*6927*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6928*/          OPC_RecordChild6, // #4 = $slc
/*6929*/          OPC_MoveChild6,
/*6930*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6933*/          OPC_MoveParent,
/*6934*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6936*/          OPC_Scope, 22, /*->6960*/ // 2 children in Scope
/*6938*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6941*/            OPC_EmitMergeInputChains1_0,
/*6942*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6945*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6948*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_AND_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6960*/          /*Scope*/ 21, /*->6982*/
/*6961*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6964*/            OPC_EmitMergeInputChains1_0,
/*6965*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6968*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6971*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_AND_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6982*/          0, /*End of Scope*/
/*6983*/        /*Scope*/ 78, /*->7062*/
/*6984*/          OPC_RecordChild4, // #3 = $vindex
/*6985*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6986*/          OPC_RecordChild6, // #5 = $slc
/*6987*/          OPC_MoveChild6,
/*6988*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6991*/          OPC_MoveParent,
/*6992*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6994*/          OPC_Scope, 42, /*->7038*/ // 2 children in Scope
/*6996*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6999*/            OPC_EmitMergeInputChains1_0,
/*7000*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7003*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7006*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7009*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*7020*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7023*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7026*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_AND_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7038*/          /*Scope*/ 22, /*->7061*/
/*7039*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*7042*/            OPC_EmitMergeInputChains1_0,
/*7043*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7046*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7049*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_AND_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7061*/          0, /*End of Scope*/
/*7062*/        0, /*End of Scope*/
/*7063*/      /*Scope*/ 17|128,1/*145*/, /*->7210*/
/*7065*/        OPC_CheckChild1Integer, 111|128,2/*367*/, 
/*7068*/        OPC_RecordChild2, // #1 = $vdata_in
/*7069*/        OPC_RecordChild3, // #2 = $rsrc
/*7070*/        OPC_Scope, 58, /*->7130*/ // 2 children in Scope
/*7072*/          OPC_CheckChild4Integer, 0, 
/*7074*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*7075*/          OPC_RecordChild6, // #4 = $slc
/*7076*/          OPC_MoveChild6,
/*7077*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7080*/          OPC_MoveParent,
/*7081*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7083*/          OPC_Scope, 22, /*->7107*/ // 2 children in Scope
/*7085*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*7088*/            OPC_EmitMergeInputChains1_0,
/*7089*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*7092*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7095*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_OR_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7107*/          /*Scope*/ 21, /*->7129*/
/*7108*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*7111*/            OPC_EmitMergeInputChains1_0,
/*7112*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*7115*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7118*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_OR_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7129*/          0, /*End of Scope*/
/*7130*/        /*Scope*/ 78, /*->7209*/
/*7131*/          OPC_RecordChild4, // #3 = $vindex
/*7132*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*7133*/          OPC_RecordChild6, // #5 = $slc
/*7134*/          OPC_MoveChild6,
/*7135*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7138*/          OPC_MoveParent,
/*7139*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7141*/          OPC_Scope, 42, /*->7185*/ // 2 children in Scope
/*7143*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*7146*/            OPC_EmitMergeInputChains1_0,
/*7147*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7150*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7153*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7156*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*7167*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7170*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7173*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_OR_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7185*/          /*Scope*/ 22, /*->7208*/
/*7186*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*7189*/            OPC_EmitMergeInputChains1_0,
/*7190*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7193*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7196*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_OR_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7208*/          0, /*End of Scope*/
/*7209*/        0, /*End of Scope*/
/*7210*/      /*Scope*/ 17|128,1/*145*/, /*->7357*/
/*7212*/        OPC_CheckChild1Integer, 118|128,2/*374*/, 
/*7215*/        OPC_RecordChild2, // #1 = $vdata_in
/*7216*/        OPC_RecordChild3, // #2 = $rsrc
/*7217*/        OPC_Scope, 58, /*->7277*/ // 2 children in Scope
/*7219*/          OPC_CheckChild4Integer, 0, 
/*7221*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*7222*/          OPC_RecordChild6, // #4 = $slc
/*7223*/          OPC_MoveChild6,
/*7224*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7227*/          OPC_MoveParent,
/*7228*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7230*/          OPC_Scope, 22, /*->7254*/ // 2 children in Scope
/*7232*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*7235*/            OPC_EmitMergeInputChains1_0,
/*7236*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*7239*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7242*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_XOR_OFFEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7254*/          /*Scope*/ 21, /*->7276*/
/*7255*/            OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*7258*/            OPC_EmitMergeInputChains1_0,
/*7259*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*7262*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7265*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_XOR_OFFSET_RTN:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7276*/          0, /*End of Scope*/
/*7277*/        /*Scope*/ 78, /*->7356*/
/*7278*/          OPC_RecordChild4, // #3 = $vindex
/*7279*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*7280*/          OPC_RecordChild6, // #5 = $slc
/*7281*/          OPC_MoveChild6,
/*7282*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7285*/          OPC_MoveParent,
/*7286*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7288*/          OPC_Scope, 42, /*->7332*/ // 2 children in Scope
/*7290*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*7293*/            OPC_EmitMergeInputChains1_0,
/*7294*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7297*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7300*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7303*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*7314*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7317*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7320*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_XOR_BOTHEN_RTN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7332*/          /*Scope*/ 22, /*->7355*/
/*7333*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*7336*/            OPC_EmitMergeInputChains1_0,
/*7337*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7340*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7343*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_XOR_IDXEN_RTN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*7355*/          0, /*End of Scope*/
/*7356*/        0, /*End of Scope*/
/*7357*/      /*Scope*/ 17|128,2/*273*/, /*->7632*/
/*7359*/        OPC_CheckChild1Integer, 110|128,2/*366*/, 
/*7362*/        OPC_RecordChild2, // #1 = $data
/*7363*/        OPC_RecordChild3, // #2 = $cmp
/*7364*/        OPC_RecordChild4, // #3 = $rsrc
/*7365*/        OPC_Scope, 122, /*->7489*/ // 2 children in Scope
/*7367*/          OPC_MoveChild5,
/*7368*/          OPC_CheckInteger, 0, 
/*7370*/          OPC_MoveParent,
/*7371*/          OPC_RecordChild6, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*7372*/          OPC_RecordChild7, // #5 = $slc
/*7373*/          OPC_MoveChild7,
/*7374*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7377*/          OPC_MoveParent,
/*7378*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7380*/          OPC_Scope, 53, /*->7435*/ // 2 children in Scope
/*7382*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*7385*/            OPC_EmitMergeInputChains1_0,
/*7386*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7389*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7392*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7395*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*7406*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7409*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7412*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 8, 3, 6, 13, 14,  // Results = #15
/*7424*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7427*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7435*/          /*Scope*/ 52, /*->7488*/
/*7436*/            OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*7439*/            OPC_EmitMergeInputChains1_0,
/*7440*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7443*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7446*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7449*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*7460*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7463*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7466*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN), 0|OPFL_Chain,
                        MVT::i64, 5/*#Ops*/, 11, 3, 6, 12, 13,  // Results = #14
/*7477*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7480*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 14, 15, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7488*/          0, /*End of Scope*/
/*7489*/        /*Scope*/ 12|128,1/*140*/, /*->7631*/
/*7491*/          OPC_RecordChild5, // #4 = $vindex
/*7492*/          OPC_RecordChild6, // #5 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*7493*/          OPC_RecordChild7, // #6 = $slc
/*7494*/          OPC_MoveChild7,
/*7495*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7498*/          OPC_MoveParent,
/*7499*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7501*/          OPC_Scope, 73, /*->7576*/ // 2 children in Scope
/*7503*/            OPC_CheckComplexPat, /*CP*/13, /*#*/5, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*7506*/            OPC_EmitMergeInputChains1_0,
/*7507*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7510*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7513*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7516*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 10, 1, 11, 2, 12,  // Results = #13
/*7527*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7530*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7533*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7536*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 14, 4, 15, 9, 16,  // Results = #17
/*7547*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*7550*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7553*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 13, 17, 3, 7, 18, 19,  // Results = #20
/*7565*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7568*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 20, 21, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7576*/          /*Scope*/ 53, /*->7630*/
/*7577*/            OPC_CheckComplexPat, /*CP*/14, /*#*/5, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*7580*/            OPC_EmitMergeInputChains1_0,
/*7581*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7584*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7587*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7590*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*7601*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*7604*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7607*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 4, 3, 7, 13, 14,  // Results = #15
/*7619*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7622*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7630*/          0, /*End of Scope*/
/*7631*/        0, /*End of Scope*/
/*7632*/      /*Scope*/ 71|128,1/*199*/, /*->7833*/
/*7634*/        OPC_CheckChild1Integer, 39|128,3/*423*/, 
/*7637*/        OPC_RecordChild2, // #1 = $vdata
/*7638*/        OPC_RecordChild3, // #2 = $addr
/*7639*/        OPC_Scope, 63, /*->7704*/ // 3 children in Scope
/*7641*/          OPC_CheckChild3Type, MVT::i32,
/*7643*/          OPC_RecordChild4, // #3 = $rsrc
/*7644*/          OPC_RecordChild5, // #4 = $r128
/*7645*/          OPC_MoveChild5,
/*7646*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7649*/          OPC_MoveParent,
/*7650*/          OPC_RecordChild6, // #5 = $da
/*7651*/          OPC_MoveChild6,
/*7652*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7655*/          OPC_MoveParent,
/*7656*/          OPC_RecordChild7, // #6 = $slc
/*7657*/          OPC_MoveChild7,
/*7658*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7661*/          OPC_MoveParent,
/*7662*/          OPC_EmitMergeInputChains1_0,
/*7663*/          OPC_EmitInteger, MVT::i16, 1, 
/*7666*/          OPC_EmitInteger, MVT::i1, 1, 
/*7669*/          OPC_EmitInteger, MVT::i1, 1, 
/*7672*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7675*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7678*/          OPC_EmitInteger, MVT::i1, 0, 
/*7681*/          OPC_EmitInteger, MVT::i1, 0, 
/*7684*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7687*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 423:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7704*/        /*Scope*/ 63, /*->7768*/
/*7705*/          OPC_CheckChild3Type, MVT::v2i32,
/*7707*/          OPC_RecordChild4, // #3 = $rsrc
/*7708*/          OPC_RecordChild5, // #4 = $r128
/*7709*/          OPC_MoveChild5,
/*7710*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7713*/          OPC_MoveParent,
/*7714*/          OPC_RecordChild6, // #5 = $da
/*7715*/          OPC_MoveChild6,
/*7716*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7719*/          OPC_MoveParent,
/*7720*/          OPC_RecordChild7, // #6 = $slc
/*7721*/          OPC_MoveChild7,
/*7722*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7725*/          OPC_MoveParent,
/*7726*/          OPC_EmitMergeInputChains1_0,
/*7727*/          OPC_EmitInteger, MVT::i16, 1, 
/*7730*/          OPC_EmitInteger, MVT::i1, 1, 
/*7733*/          OPC_EmitInteger, MVT::i1, 1, 
/*7736*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7739*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7742*/          OPC_EmitInteger, MVT::i1, 0, 
/*7745*/          OPC_EmitInteger, MVT::i1, 0, 
/*7748*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7751*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 423:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7768*/        /*Scope*/ 63, /*->7832*/
/*7769*/          OPC_CheckChild3Type, MVT::v4i32,
/*7771*/          OPC_RecordChild4, // #3 = $rsrc
/*7772*/          OPC_RecordChild5, // #4 = $r128
/*7773*/          OPC_MoveChild5,
/*7774*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7777*/          OPC_MoveParent,
/*7778*/          OPC_RecordChild6, // #5 = $da
/*7779*/          OPC_MoveChild6,
/*7780*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7783*/          OPC_MoveParent,
/*7784*/          OPC_RecordChild7, // #6 = $slc
/*7785*/          OPC_MoveChild7,
/*7786*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7789*/          OPC_MoveParent,
/*7790*/          OPC_EmitMergeInputChains1_0,
/*7791*/          OPC_EmitInteger, MVT::i16, 1, 
/*7794*/          OPC_EmitInteger, MVT::i1, 1, 
/*7797*/          OPC_EmitInteger, MVT::i1, 1, 
/*7800*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7803*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7806*/          OPC_EmitInteger, MVT::i1, 0, 
/*7809*/          OPC_EmitInteger, MVT::i1, 0, 
/*7812*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7815*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 423:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7832*/        0, /*End of Scope*/
/*7833*/      /*Scope*/ 71|128,1/*199*/, /*->8034*/
/*7835*/        OPC_CheckChild1Integer, 30|128,3/*414*/, 
/*7838*/        OPC_RecordChild2, // #1 = $vdata
/*7839*/        OPC_RecordChild3, // #2 = $addr
/*7840*/        OPC_Scope, 63, /*->7905*/ // 3 children in Scope
/*7842*/          OPC_CheckChild3Type, MVT::i32,
/*7844*/          OPC_RecordChild4, // #3 = $rsrc
/*7845*/          OPC_RecordChild5, // #4 = $r128
/*7846*/          OPC_MoveChild5,
/*7847*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7850*/          OPC_MoveParent,
/*7851*/          OPC_RecordChild6, // #5 = $da
/*7852*/          OPC_MoveChild6,
/*7853*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7856*/          OPC_MoveParent,
/*7857*/          OPC_RecordChild7, // #6 = $slc
/*7858*/          OPC_MoveChild7,
/*7859*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7862*/          OPC_MoveParent,
/*7863*/          OPC_EmitMergeInputChains1_0,
/*7864*/          OPC_EmitInteger, MVT::i16, 1, 
/*7867*/          OPC_EmitInteger, MVT::i1, 1, 
/*7870*/          OPC_EmitInteger, MVT::i1, 1, 
/*7873*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7876*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7879*/          OPC_EmitInteger, MVT::i1, 0, 
/*7882*/          OPC_EmitInteger, MVT::i1, 0, 
/*7885*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7888*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 414:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7905*/        /*Scope*/ 63, /*->7969*/
/*7906*/          OPC_CheckChild3Type, MVT::v2i32,
/*7908*/          OPC_RecordChild4, // #3 = $rsrc
/*7909*/          OPC_RecordChild5, // #4 = $r128
/*7910*/          OPC_MoveChild5,
/*7911*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7914*/          OPC_MoveParent,
/*7915*/          OPC_RecordChild6, // #5 = $da
/*7916*/          OPC_MoveChild6,
/*7917*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7920*/          OPC_MoveParent,
/*7921*/          OPC_RecordChild7, // #6 = $slc
/*7922*/          OPC_MoveChild7,
/*7923*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7926*/          OPC_MoveParent,
/*7927*/          OPC_EmitMergeInputChains1_0,
/*7928*/          OPC_EmitInteger, MVT::i16, 1, 
/*7931*/          OPC_EmitInteger, MVT::i1, 1, 
/*7934*/          OPC_EmitInteger, MVT::i1, 1, 
/*7937*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7940*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7943*/          OPC_EmitInteger, MVT::i1, 0, 
/*7946*/          OPC_EmitInteger, MVT::i1, 0, 
/*7949*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7952*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 414:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7969*/        /*Scope*/ 63, /*->8033*/
/*7970*/          OPC_CheckChild3Type, MVT::v4i32,
/*7972*/          OPC_RecordChild4, // #3 = $rsrc
/*7973*/          OPC_RecordChild5, // #4 = $r128
/*7974*/          OPC_MoveChild5,
/*7975*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_RecordChild6, // #5 = $da
/*7980*/          OPC_MoveChild6,
/*7981*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7984*/          OPC_MoveParent,
/*7985*/          OPC_RecordChild7, // #6 = $slc
/*7986*/          OPC_MoveChild7,
/*7987*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7990*/          OPC_MoveParent,
/*7991*/          OPC_EmitMergeInputChains1_0,
/*7992*/          OPC_EmitInteger, MVT::i16, 1, 
/*7995*/          OPC_EmitInteger, MVT::i1, 1, 
/*7998*/          OPC_EmitInteger, MVT::i1, 1, 
/*8001*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8004*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8007*/          OPC_EmitInteger, MVT::i1, 0, 
/*8010*/          OPC_EmitInteger, MVT::i1, 0, 
/*8013*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8016*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 414:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8033*/        0, /*End of Scope*/
/*8034*/      /*Scope*/ 71|128,1/*199*/, /*->8235*/
/*8036*/        OPC_CheckChild1Integer, 38|128,3/*422*/, 
/*8039*/        OPC_RecordChild2, // #1 = $vdata
/*8040*/        OPC_RecordChild3, // #2 = $addr
/*8041*/        OPC_Scope, 63, /*->8106*/ // 3 children in Scope
/*8043*/          OPC_CheckChild3Type, MVT::i32,
/*8045*/          OPC_RecordChild4, // #3 = $rsrc
/*8046*/          OPC_RecordChild5, // #4 = $r128
/*8047*/          OPC_MoveChild5,
/*8048*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8051*/          OPC_MoveParent,
/*8052*/          OPC_RecordChild6, // #5 = $da
/*8053*/          OPC_MoveChild6,
/*8054*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8057*/          OPC_MoveParent,
/*8058*/          OPC_RecordChild7, // #6 = $slc
/*8059*/          OPC_MoveChild7,
/*8060*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8063*/          OPC_MoveParent,
/*8064*/          OPC_EmitMergeInputChains1_0,
/*8065*/          OPC_EmitInteger, MVT::i16, 1, 
/*8068*/          OPC_EmitInteger, MVT::i1, 1, 
/*8071*/          OPC_EmitInteger, MVT::i1, 1, 
/*8074*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8077*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8080*/          OPC_EmitInteger, MVT::i1, 0, 
/*8083*/          OPC_EmitInteger, MVT::i1, 0, 
/*8086*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8089*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 422:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8106*/        /*Scope*/ 63, /*->8170*/
/*8107*/          OPC_CheckChild3Type, MVT::v2i32,
/*8109*/          OPC_RecordChild4, // #3 = $rsrc
/*8110*/          OPC_RecordChild5, // #4 = $r128
/*8111*/          OPC_MoveChild5,
/*8112*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8115*/          OPC_MoveParent,
/*8116*/          OPC_RecordChild6, // #5 = $da
/*8117*/          OPC_MoveChild6,
/*8118*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8121*/          OPC_MoveParent,
/*8122*/          OPC_RecordChild7, // #6 = $slc
/*8123*/          OPC_MoveChild7,
/*8124*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8127*/          OPC_MoveParent,
/*8128*/          OPC_EmitMergeInputChains1_0,
/*8129*/          OPC_EmitInteger, MVT::i16, 1, 
/*8132*/          OPC_EmitInteger, MVT::i1, 1, 
/*8135*/          OPC_EmitInteger, MVT::i1, 1, 
/*8138*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8141*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8144*/          OPC_EmitInteger, MVT::i1, 0, 
/*8147*/          OPC_EmitInteger, MVT::i1, 0, 
/*8150*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8153*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 422:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8170*/        /*Scope*/ 63, /*->8234*/
/*8171*/          OPC_CheckChild3Type, MVT::v4i32,
/*8173*/          OPC_RecordChild4, // #3 = $rsrc
/*8174*/          OPC_RecordChild5, // #4 = $r128
/*8175*/          OPC_MoveChild5,
/*8176*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8179*/          OPC_MoveParent,
/*8180*/          OPC_RecordChild6, // #5 = $da
/*8181*/          OPC_MoveChild6,
/*8182*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8185*/          OPC_MoveParent,
/*8186*/          OPC_RecordChild7, // #6 = $slc
/*8187*/          OPC_MoveChild7,
/*8188*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8191*/          OPC_MoveParent,
/*8192*/          OPC_EmitMergeInputChains1_0,
/*8193*/          OPC_EmitInteger, MVT::i16, 1, 
/*8196*/          OPC_EmitInteger, MVT::i1, 1, 
/*8199*/          OPC_EmitInteger, MVT::i1, 1, 
/*8202*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8205*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8208*/          OPC_EmitInteger, MVT::i1, 0, 
/*8211*/          OPC_EmitInteger, MVT::i1, 0, 
/*8214*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8217*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 422:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8234*/        0, /*End of Scope*/
/*8235*/      /*Scope*/ 71|128,1/*199*/, /*->8436*/
/*8237*/        OPC_CheckChild1Integer, 37|128,3/*421*/, 
/*8240*/        OPC_RecordChild2, // #1 = $vdata
/*8241*/        OPC_RecordChild3, // #2 = $addr
/*8242*/        OPC_Scope, 63, /*->8307*/ // 3 children in Scope
/*8244*/          OPC_CheckChild3Type, MVT::i32,
/*8246*/          OPC_RecordChild4, // #3 = $rsrc
/*8247*/          OPC_RecordChild5, // #4 = $r128
/*8248*/          OPC_MoveChild5,
/*8249*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8252*/          OPC_MoveParent,
/*8253*/          OPC_RecordChild6, // #5 = $da
/*8254*/          OPC_MoveChild6,
/*8255*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8258*/          OPC_MoveParent,
/*8259*/          OPC_RecordChild7, // #6 = $slc
/*8260*/          OPC_MoveChild7,
/*8261*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8264*/          OPC_MoveParent,
/*8265*/          OPC_EmitMergeInputChains1_0,
/*8266*/          OPC_EmitInteger, MVT::i16, 1, 
/*8269*/          OPC_EmitInteger, MVT::i1, 1, 
/*8272*/          OPC_EmitInteger, MVT::i1, 1, 
/*8275*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8278*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8281*/          OPC_EmitInteger, MVT::i1, 0, 
/*8284*/          OPC_EmitInteger, MVT::i1, 0, 
/*8287*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8290*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 421:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8307*/        /*Scope*/ 63, /*->8371*/
/*8308*/          OPC_CheckChild3Type, MVT::v2i32,
/*8310*/          OPC_RecordChild4, // #3 = $rsrc
/*8311*/          OPC_RecordChild5, // #4 = $r128
/*8312*/          OPC_MoveChild5,
/*8313*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8316*/          OPC_MoveParent,
/*8317*/          OPC_RecordChild6, // #5 = $da
/*8318*/          OPC_MoveChild6,
/*8319*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8322*/          OPC_MoveParent,
/*8323*/          OPC_RecordChild7, // #6 = $slc
/*8324*/          OPC_MoveChild7,
/*8325*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8328*/          OPC_MoveParent,
/*8329*/          OPC_EmitMergeInputChains1_0,
/*8330*/          OPC_EmitInteger, MVT::i16, 1, 
/*8333*/          OPC_EmitInteger, MVT::i1, 1, 
/*8336*/          OPC_EmitInteger, MVT::i1, 1, 
/*8339*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8342*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8345*/          OPC_EmitInteger, MVT::i1, 0, 
/*8348*/          OPC_EmitInteger, MVT::i1, 0, 
/*8351*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8354*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 421:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8371*/        /*Scope*/ 63, /*->8435*/
/*8372*/          OPC_CheckChild3Type, MVT::v4i32,
/*8374*/          OPC_RecordChild4, // #3 = $rsrc
/*8375*/          OPC_RecordChild5, // #4 = $r128
/*8376*/          OPC_MoveChild5,
/*8377*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8380*/          OPC_MoveParent,
/*8381*/          OPC_RecordChild6, // #5 = $da
/*8382*/          OPC_MoveChild6,
/*8383*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8386*/          OPC_MoveParent,
/*8387*/          OPC_RecordChild7, // #6 = $slc
/*8388*/          OPC_MoveChild7,
/*8389*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8392*/          OPC_MoveParent,
/*8393*/          OPC_EmitMergeInputChains1_0,
/*8394*/          OPC_EmitInteger, MVT::i16, 1, 
/*8397*/          OPC_EmitInteger, MVT::i1, 1, 
/*8400*/          OPC_EmitInteger, MVT::i1, 1, 
/*8403*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8406*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8409*/          OPC_EmitInteger, MVT::i1, 0, 
/*8412*/          OPC_EmitInteger, MVT::i1, 0, 
/*8415*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8418*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 421:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8435*/        0, /*End of Scope*/
/*8436*/      /*Scope*/ 71|128,1/*199*/, /*->8637*/
/*8438*/        OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*8441*/        OPC_RecordChild2, // #1 = $vdata
/*8442*/        OPC_RecordChild3, // #2 = $addr
/*8443*/        OPC_Scope, 63, /*->8508*/ // 3 children in Scope
/*8445*/          OPC_CheckChild3Type, MVT::i32,
/*8447*/          OPC_RecordChild4, // #3 = $rsrc
/*8448*/          OPC_RecordChild5, // #4 = $r128
/*8449*/          OPC_MoveChild5,
/*8450*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8453*/          OPC_MoveParent,
/*8454*/          OPC_RecordChild6, // #5 = $da
/*8455*/          OPC_MoveChild6,
/*8456*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8459*/          OPC_MoveParent,
/*8460*/          OPC_RecordChild7, // #6 = $slc
/*8461*/          OPC_MoveChild7,
/*8462*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8465*/          OPC_MoveParent,
/*8466*/          OPC_EmitMergeInputChains1_0,
/*8467*/          OPC_EmitInteger, MVT::i16, 1, 
/*8470*/          OPC_EmitInteger, MVT::i1, 1, 
/*8473*/          OPC_EmitInteger, MVT::i1, 1, 
/*8476*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8479*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8482*/          OPC_EmitInteger, MVT::i1, 0, 
/*8485*/          OPC_EmitInteger, MVT::i1, 0, 
/*8488*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8491*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8508*/        /*Scope*/ 63, /*->8572*/
/*8509*/          OPC_CheckChild3Type, MVT::v2i32,
/*8511*/          OPC_RecordChild4, // #3 = $rsrc
/*8512*/          OPC_RecordChild5, // #4 = $r128
/*8513*/          OPC_MoveChild5,
/*8514*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8517*/          OPC_MoveParent,
/*8518*/          OPC_RecordChild6, // #5 = $da
/*8519*/          OPC_MoveChild6,
/*8520*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8523*/          OPC_MoveParent,
/*8524*/          OPC_RecordChild7, // #6 = $slc
/*8525*/          OPC_MoveChild7,
/*8526*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8529*/          OPC_MoveParent,
/*8530*/          OPC_EmitMergeInputChains1_0,
/*8531*/          OPC_EmitInteger, MVT::i16, 1, 
/*8534*/          OPC_EmitInteger, MVT::i1, 1, 
/*8537*/          OPC_EmitInteger, MVT::i1, 1, 
/*8540*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8543*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8546*/          OPC_EmitInteger, MVT::i1, 0, 
/*8549*/          OPC_EmitInteger, MVT::i1, 0, 
/*8552*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8555*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8572*/        /*Scope*/ 63, /*->8636*/
/*8573*/          OPC_CheckChild3Type, MVT::v4i32,
/*8575*/          OPC_RecordChild4, // #3 = $rsrc
/*8576*/          OPC_RecordChild5, // #4 = $r128
/*8577*/          OPC_MoveChild5,
/*8578*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8581*/          OPC_MoveParent,
/*8582*/          OPC_RecordChild6, // #5 = $da
/*8583*/          OPC_MoveChild6,
/*8584*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8587*/          OPC_MoveParent,
/*8588*/          OPC_RecordChild7, // #6 = $slc
/*8589*/          OPC_MoveChild7,
/*8590*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8593*/          OPC_MoveParent,
/*8594*/          OPC_EmitMergeInputChains1_0,
/*8595*/          OPC_EmitInteger, MVT::i16, 1, 
/*8598*/          OPC_EmitInteger, MVT::i1, 1, 
/*8601*/          OPC_EmitInteger, MVT::i1, 1, 
/*8604*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8607*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8610*/          OPC_EmitInteger, MVT::i1, 0, 
/*8613*/          OPC_EmitInteger, MVT::i1, 0, 
/*8616*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8619*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8636*/        0, /*End of Scope*/
/*8637*/      /*Scope*/ 71|128,1/*199*/, /*->8838*/
/*8639*/        OPC_CheckChild1Integer, 36|128,3/*420*/, 
/*8642*/        OPC_RecordChild2, // #1 = $vdata
/*8643*/        OPC_RecordChild3, // #2 = $addr
/*8644*/        OPC_Scope, 63, /*->8709*/ // 3 children in Scope
/*8646*/          OPC_CheckChild3Type, MVT::i32,
/*8648*/          OPC_RecordChild4, // #3 = $rsrc
/*8649*/          OPC_RecordChild5, // #4 = $r128
/*8650*/          OPC_MoveChild5,
/*8651*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8654*/          OPC_MoveParent,
/*8655*/          OPC_RecordChild6, // #5 = $da
/*8656*/          OPC_MoveChild6,
/*8657*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8660*/          OPC_MoveParent,
/*8661*/          OPC_RecordChild7, // #6 = $slc
/*8662*/          OPC_MoveChild7,
/*8663*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8666*/          OPC_MoveParent,
/*8667*/          OPC_EmitMergeInputChains1_0,
/*8668*/          OPC_EmitInteger, MVT::i16, 1, 
/*8671*/          OPC_EmitInteger, MVT::i1, 1, 
/*8674*/          OPC_EmitInteger, MVT::i1, 1, 
/*8677*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8680*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8683*/          OPC_EmitInteger, MVT::i1, 0, 
/*8686*/          OPC_EmitInteger, MVT::i1, 0, 
/*8689*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8692*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 420:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8709*/        /*Scope*/ 63, /*->8773*/
/*8710*/          OPC_CheckChild3Type, MVT::v2i32,
/*8712*/          OPC_RecordChild4, // #3 = $rsrc
/*8713*/          OPC_RecordChild5, // #4 = $r128
/*8714*/          OPC_MoveChild5,
/*8715*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8718*/          OPC_MoveParent,
/*8719*/          OPC_RecordChild6, // #5 = $da
/*8720*/          OPC_MoveChild6,
/*8721*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8724*/          OPC_MoveParent,
/*8725*/          OPC_RecordChild7, // #6 = $slc
/*8726*/          OPC_MoveChild7,
/*8727*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8730*/          OPC_MoveParent,
/*8731*/          OPC_EmitMergeInputChains1_0,
/*8732*/          OPC_EmitInteger, MVT::i16, 1, 
/*8735*/          OPC_EmitInteger, MVT::i1, 1, 
/*8738*/          OPC_EmitInteger, MVT::i1, 1, 
/*8741*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8744*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8747*/          OPC_EmitInteger, MVT::i1, 0, 
/*8750*/          OPC_EmitInteger, MVT::i1, 0, 
/*8753*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8756*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 420:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8773*/        /*Scope*/ 63, /*->8837*/
/*8774*/          OPC_CheckChild3Type, MVT::v4i32,
/*8776*/          OPC_RecordChild4, // #3 = $rsrc
/*8777*/          OPC_RecordChild5, // #4 = $r128
/*8778*/          OPC_MoveChild5,
/*8779*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8782*/          OPC_MoveParent,
/*8783*/          OPC_RecordChild6, // #5 = $da
/*8784*/          OPC_MoveChild6,
/*8785*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8788*/          OPC_MoveParent,
/*8789*/          OPC_RecordChild7, // #6 = $slc
/*8790*/          OPC_MoveChild7,
/*8791*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8794*/          OPC_MoveParent,
/*8795*/          OPC_EmitMergeInputChains1_0,
/*8796*/          OPC_EmitInteger, MVT::i16, 1, 
/*8799*/          OPC_EmitInteger, MVT::i1, 1, 
/*8802*/          OPC_EmitInteger, MVT::i1, 1, 
/*8805*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8808*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8811*/          OPC_EmitInteger, MVT::i1, 0, 
/*8814*/          OPC_EmitInteger, MVT::i1, 0, 
/*8817*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8820*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 420:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8837*/        0, /*End of Scope*/
/*8838*/      /*Scope*/ 71|128,1/*199*/, /*->9039*/
/*8840*/        OPC_CheckChild1Integer, 40|128,3/*424*/, 
/*8843*/        OPC_RecordChild2, // #1 = $vdata
/*8844*/        OPC_RecordChild3, // #2 = $addr
/*8845*/        OPC_Scope, 63, /*->8910*/ // 3 children in Scope
/*8847*/          OPC_CheckChild3Type, MVT::i32,
/*8849*/          OPC_RecordChild4, // #3 = $rsrc
/*8850*/          OPC_RecordChild5, // #4 = $r128
/*8851*/          OPC_MoveChild5,
/*8852*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8855*/          OPC_MoveParent,
/*8856*/          OPC_RecordChild6, // #5 = $da
/*8857*/          OPC_MoveChild6,
/*8858*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8861*/          OPC_MoveParent,
/*8862*/          OPC_RecordChild7, // #6 = $slc
/*8863*/          OPC_MoveChild7,
/*8864*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8867*/          OPC_MoveParent,
/*8868*/          OPC_EmitMergeInputChains1_0,
/*8869*/          OPC_EmitInteger, MVT::i16, 1, 
/*8872*/          OPC_EmitInteger, MVT::i1, 1, 
/*8875*/          OPC_EmitInteger, MVT::i1, 1, 
/*8878*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8881*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8884*/          OPC_EmitInteger, MVT::i1, 0, 
/*8887*/          OPC_EmitInteger, MVT::i1, 0, 
/*8890*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8893*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 424:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8910*/        /*Scope*/ 63, /*->8974*/
/*8911*/          OPC_CheckChild3Type, MVT::v2i32,
/*8913*/          OPC_RecordChild4, // #3 = $rsrc
/*8914*/          OPC_RecordChild5, // #4 = $r128
/*8915*/          OPC_MoveChild5,
/*8916*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8919*/          OPC_MoveParent,
/*8920*/          OPC_RecordChild6, // #5 = $da
/*8921*/          OPC_MoveChild6,
/*8922*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8925*/          OPC_MoveParent,
/*8926*/          OPC_RecordChild7, // #6 = $slc
/*8927*/          OPC_MoveChild7,
/*8928*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8931*/          OPC_MoveParent,
/*8932*/          OPC_EmitMergeInputChains1_0,
/*8933*/          OPC_EmitInteger, MVT::i16, 1, 
/*8936*/          OPC_EmitInteger, MVT::i1, 1, 
/*8939*/          OPC_EmitInteger, MVT::i1, 1, 
/*8942*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8945*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8948*/          OPC_EmitInteger, MVT::i1, 0, 
/*8951*/          OPC_EmitInteger, MVT::i1, 0, 
/*8954*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8957*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 424:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8974*/        /*Scope*/ 63, /*->9038*/
/*8975*/          OPC_CheckChild3Type, MVT::v4i32,
/*8977*/          OPC_RecordChild4, // #3 = $rsrc
/*8978*/          OPC_RecordChild5, // #4 = $r128
/*8979*/          OPC_MoveChild5,
/*8980*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8983*/          OPC_MoveParent,
/*8984*/          OPC_RecordChild6, // #5 = $da
/*8985*/          OPC_MoveChild6,
/*8986*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8989*/          OPC_MoveParent,
/*8990*/          OPC_RecordChild7, // #6 = $slc
/*8991*/          OPC_MoveChild7,
/*8992*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8995*/          OPC_MoveParent,
/*8996*/          OPC_EmitMergeInputChains1_0,
/*8997*/          OPC_EmitInteger, MVT::i16, 1, 
/*9000*/          OPC_EmitInteger, MVT::i1, 1, 
/*9003*/          OPC_EmitInteger, MVT::i1, 1, 
/*9006*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9009*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9012*/          OPC_EmitInteger, MVT::i1, 0, 
/*9015*/          OPC_EmitInteger, MVT::i1, 0, 
/*9018*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9021*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 424:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9038*/        0, /*End of Scope*/
/*9039*/      /*Scope*/ 71|128,1/*199*/, /*->9240*/
/*9041*/        OPC_CheckChild1Integer, 31|128,3/*415*/, 
/*9044*/        OPC_RecordChild2, // #1 = $vdata
/*9045*/        OPC_RecordChild3, // #2 = $addr
/*9046*/        OPC_Scope, 63, /*->9111*/ // 3 children in Scope
/*9048*/          OPC_CheckChild3Type, MVT::i32,
/*9050*/          OPC_RecordChild4, // #3 = $rsrc
/*9051*/          OPC_RecordChild5, // #4 = $r128
/*9052*/          OPC_MoveChild5,
/*9053*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9056*/          OPC_MoveParent,
/*9057*/          OPC_RecordChild6, // #5 = $da
/*9058*/          OPC_MoveChild6,
/*9059*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9062*/          OPC_MoveParent,
/*9063*/          OPC_RecordChild7, // #6 = $slc
/*9064*/          OPC_MoveChild7,
/*9065*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9068*/          OPC_MoveParent,
/*9069*/          OPC_EmitMergeInputChains1_0,
/*9070*/          OPC_EmitInteger, MVT::i16, 1, 
/*9073*/          OPC_EmitInteger, MVT::i1, 1, 
/*9076*/          OPC_EmitInteger, MVT::i1, 1, 
/*9079*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9082*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9085*/          OPC_EmitInteger, MVT::i1, 0, 
/*9088*/          OPC_EmitInteger, MVT::i1, 0, 
/*9091*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9094*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 415:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9111*/        /*Scope*/ 63, /*->9175*/
/*9112*/          OPC_CheckChild3Type, MVT::v2i32,
/*9114*/          OPC_RecordChild4, // #3 = $rsrc
/*9115*/          OPC_RecordChild5, // #4 = $r128
/*9116*/          OPC_MoveChild5,
/*9117*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9120*/          OPC_MoveParent,
/*9121*/          OPC_RecordChild6, // #5 = $da
/*9122*/          OPC_MoveChild6,
/*9123*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9126*/          OPC_MoveParent,
/*9127*/          OPC_RecordChild7, // #6 = $slc
/*9128*/          OPC_MoveChild7,
/*9129*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9132*/          OPC_MoveParent,
/*9133*/          OPC_EmitMergeInputChains1_0,
/*9134*/          OPC_EmitInteger, MVT::i16, 1, 
/*9137*/          OPC_EmitInteger, MVT::i1, 1, 
/*9140*/          OPC_EmitInteger, MVT::i1, 1, 
/*9143*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9146*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9149*/          OPC_EmitInteger, MVT::i1, 0, 
/*9152*/          OPC_EmitInteger, MVT::i1, 0, 
/*9155*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9158*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 415:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9175*/        /*Scope*/ 63, /*->9239*/
/*9176*/          OPC_CheckChild3Type, MVT::v4i32,
/*9178*/          OPC_RecordChild4, // #3 = $rsrc
/*9179*/          OPC_RecordChild5, // #4 = $r128
/*9180*/          OPC_MoveChild5,
/*9181*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9184*/          OPC_MoveParent,
/*9185*/          OPC_RecordChild6, // #5 = $da
/*9186*/          OPC_MoveChild6,
/*9187*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9190*/          OPC_MoveParent,
/*9191*/          OPC_RecordChild7, // #6 = $slc
/*9192*/          OPC_MoveChild7,
/*9193*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9196*/          OPC_MoveParent,
/*9197*/          OPC_EmitMergeInputChains1_0,
/*9198*/          OPC_EmitInteger, MVT::i16, 1, 
/*9201*/          OPC_EmitInteger, MVT::i1, 1, 
/*9204*/          OPC_EmitInteger, MVT::i1, 1, 
/*9207*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9210*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9213*/          OPC_EmitInteger, MVT::i1, 0, 
/*9216*/          OPC_EmitInteger, MVT::i1, 0, 
/*9219*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9222*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 415:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9239*/        0, /*End of Scope*/
/*9240*/      /*Scope*/ 71|128,1/*199*/, /*->9441*/
/*9242*/        OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*9245*/        OPC_RecordChild2, // #1 = $vdata
/*9246*/        OPC_RecordChild3, // #2 = $addr
/*9247*/        OPC_Scope, 63, /*->9312*/ // 3 children in Scope
/*9249*/          OPC_CheckChild3Type, MVT::i32,
/*9251*/          OPC_RecordChild4, // #3 = $rsrc
/*9252*/          OPC_RecordChild5, // #4 = $r128
/*9253*/          OPC_MoveChild5,
/*9254*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9257*/          OPC_MoveParent,
/*9258*/          OPC_RecordChild6, // #5 = $da
/*9259*/          OPC_MoveChild6,
/*9260*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9263*/          OPC_MoveParent,
/*9264*/          OPC_RecordChild7, // #6 = $slc
/*9265*/          OPC_MoveChild7,
/*9266*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9269*/          OPC_MoveParent,
/*9270*/          OPC_EmitMergeInputChains1_0,
/*9271*/          OPC_EmitInteger, MVT::i16, 1, 
/*9274*/          OPC_EmitInteger, MVT::i1, 1, 
/*9277*/          OPC_EmitInteger, MVT::i1, 1, 
/*9280*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9283*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9286*/          OPC_EmitInteger, MVT::i1, 0, 
/*9289*/          OPC_EmitInteger, MVT::i1, 0, 
/*9292*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9295*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9312*/        /*Scope*/ 63, /*->9376*/
/*9313*/          OPC_CheckChild3Type, MVT::v2i32,
/*9315*/          OPC_RecordChild4, // #3 = $rsrc
/*9316*/          OPC_RecordChild5, // #4 = $r128
/*9317*/          OPC_MoveChild5,
/*9318*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9321*/          OPC_MoveParent,
/*9322*/          OPC_RecordChild6, // #5 = $da
/*9323*/          OPC_MoveChild6,
/*9324*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9327*/          OPC_MoveParent,
/*9328*/          OPC_RecordChild7, // #6 = $slc
/*9329*/          OPC_MoveChild7,
/*9330*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9333*/          OPC_MoveParent,
/*9334*/          OPC_EmitMergeInputChains1_0,
/*9335*/          OPC_EmitInteger, MVT::i16, 1, 
/*9338*/          OPC_EmitInteger, MVT::i1, 1, 
/*9341*/          OPC_EmitInteger, MVT::i1, 1, 
/*9344*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9347*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9350*/          OPC_EmitInteger, MVT::i1, 0, 
/*9353*/          OPC_EmitInteger, MVT::i1, 0, 
/*9356*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9359*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9376*/        /*Scope*/ 63, /*->9440*/
/*9377*/          OPC_CheckChild3Type, MVT::v4i32,
/*9379*/          OPC_RecordChild4, // #3 = $rsrc
/*9380*/          OPC_RecordChild5, // #4 = $r128
/*9381*/          OPC_MoveChild5,
/*9382*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9385*/          OPC_MoveParent,
/*9386*/          OPC_RecordChild6, // #5 = $da
/*9387*/          OPC_MoveChild6,
/*9388*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9391*/          OPC_MoveParent,
/*9392*/          OPC_RecordChild7, // #6 = $slc
/*9393*/          OPC_MoveChild7,
/*9394*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9397*/          OPC_MoveParent,
/*9398*/          OPC_EmitMergeInputChains1_0,
/*9399*/          OPC_EmitInteger, MVT::i16, 1, 
/*9402*/          OPC_EmitInteger, MVT::i1, 1, 
/*9405*/          OPC_EmitInteger, MVT::i1, 1, 
/*9408*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9411*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9414*/          OPC_EmitInteger, MVT::i1, 0, 
/*9417*/          OPC_EmitInteger, MVT::i1, 0, 
/*9420*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9423*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9440*/        0, /*End of Scope*/
/*9441*/      /*Scope*/ 71|128,1/*199*/, /*->9642*/
/*9443*/        OPC_CheckChild1Integer, 42|128,3/*426*/, 
/*9446*/        OPC_RecordChild2, // #1 = $vdata
/*9447*/        OPC_RecordChild3, // #2 = $addr
/*9448*/        OPC_Scope, 63, /*->9513*/ // 3 children in Scope
/*9450*/          OPC_CheckChild3Type, MVT::i32,
/*9452*/          OPC_RecordChild4, // #3 = $rsrc
/*9453*/          OPC_RecordChild5, // #4 = $r128
/*9454*/          OPC_MoveChild5,
/*9455*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9458*/          OPC_MoveParent,
/*9459*/          OPC_RecordChild6, // #5 = $da
/*9460*/          OPC_MoveChild6,
/*9461*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9464*/          OPC_MoveParent,
/*9465*/          OPC_RecordChild7, // #6 = $slc
/*9466*/          OPC_MoveChild7,
/*9467*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9470*/          OPC_MoveParent,
/*9471*/          OPC_EmitMergeInputChains1_0,
/*9472*/          OPC_EmitInteger, MVT::i16, 1, 
/*9475*/          OPC_EmitInteger, MVT::i1, 1, 
/*9478*/          OPC_EmitInteger, MVT::i1, 1, 
/*9481*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9484*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9487*/          OPC_EmitInteger, MVT::i1, 0, 
/*9490*/          OPC_EmitInteger, MVT::i1, 0, 
/*9493*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9496*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 426:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9513*/        /*Scope*/ 63, /*->9577*/
/*9514*/          OPC_CheckChild3Type, MVT::v2i32,
/*9516*/          OPC_RecordChild4, // #3 = $rsrc
/*9517*/          OPC_RecordChild5, // #4 = $r128
/*9518*/          OPC_MoveChild5,
/*9519*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9522*/          OPC_MoveParent,
/*9523*/          OPC_RecordChild6, // #5 = $da
/*9524*/          OPC_MoveChild6,
/*9525*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9528*/          OPC_MoveParent,
/*9529*/          OPC_RecordChild7, // #6 = $slc
/*9530*/          OPC_MoveChild7,
/*9531*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9534*/          OPC_MoveParent,
/*9535*/          OPC_EmitMergeInputChains1_0,
/*9536*/          OPC_EmitInteger, MVT::i16, 1, 
/*9539*/          OPC_EmitInteger, MVT::i1, 1, 
/*9542*/          OPC_EmitInteger, MVT::i1, 1, 
/*9545*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9548*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9551*/          OPC_EmitInteger, MVT::i1, 0, 
/*9554*/          OPC_EmitInteger, MVT::i1, 0, 
/*9557*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9560*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 426:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9577*/        /*Scope*/ 63, /*->9641*/
/*9578*/          OPC_CheckChild3Type, MVT::v4i32,
/*9580*/          OPC_RecordChild4, // #3 = $rsrc
/*9581*/          OPC_RecordChild5, // #4 = $r128
/*9582*/          OPC_MoveChild5,
/*9583*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9586*/          OPC_MoveParent,
/*9587*/          OPC_RecordChild6, // #5 = $da
/*9588*/          OPC_MoveChild6,
/*9589*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9592*/          OPC_MoveParent,
/*9593*/          OPC_RecordChild7, // #6 = $slc
/*9594*/          OPC_MoveChild7,
/*9595*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9598*/          OPC_MoveParent,
/*9599*/          OPC_EmitMergeInputChains1_0,
/*9600*/          OPC_EmitInteger, MVT::i16, 1, 
/*9603*/          OPC_EmitInteger, MVT::i1, 1, 
/*9606*/          OPC_EmitInteger, MVT::i1, 1, 
/*9609*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9612*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9615*/          OPC_EmitInteger, MVT::i1, 0, 
/*9618*/          OPC_EmitInteger, MVT::i1, 0, 
/*9621*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9624*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 426:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9641*/        0, /*End of Scope*/
/*9642*/      /*Scope*/ 71|128,1/*199*/, /*->9843*/
/*9644*/        OPC_CheckChild1Integer, 34|128,3/*418*/, 
/*9647*/        OPC_RecordChild2, // #1 = $vdata
/*9648*/        OPC_RecordChild3, // #2 = $addr
/*9649*/        OPC_Scope, 63, /*->9714*/ // 3 children in Scope
/*9651*/          OPC_CheckChild3Type, MVT::i32,
/*9653*/          OPC_RecordChild4, // #3 = $rsrc
/*9654*/          OPC_RecordChild5, // #4 = $r128
/*9655*/          OPC_MoveChild5,
/*9656*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9659*/          OPC_MoveParent,
/*9660*/          OPC_RecordChild6, // #5 = $da
/*9661*/          OPC_MoveChild6,
/*9662*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9665*/          OPC_MoveParent,
/*9666*/          OPC_RecordChild7, // #6 = $slc
/*9667*/          OPC_MoveChild7,
/*9668*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9671*/          OPC_MoveParent,
/*9672*/          OPC_EmitMergeInputChains1_0,
/*9673*/          OPC_EmitInteger, MVT::i16, 1, 
/*9676*/          OPC_EmitInteger, MVT::i1, 1, 
/*9679*/          OPC_EmitInteger, MVT::i1, 1, 
/*9682*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9685*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9688*/          OPC_EmitInteger, MVT::i1, 0, 
/*9691*/          OPC_EmitInteger, MVT::i1, 0, 
/*9694*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9697*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 418:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9714*/        /*Scope*/ 63, /*->9778*/
/*9715*/          OPC_CheckChild3Type, MVT::v2i32,
/*9717*/          OPC_RecordChild4, // #3 = $rsrc
/*9718*/          OPC_RecordChild5, // #4 = $r128
/*9719*/          OPC_MoveChild5,
/*9720*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9723*/          OPC_MoveParent,
/*9724*/          OPC_RecordChild6, // #5 = $da
/*9725*/          OPC_MoveChild6,
/*9726*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9729*/          OPC_MoveParent,
/*9730*/          OPC_RecordChild7, // #6 = $slc
/*9731*/          OPC_MoveChild7,
/*9732*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9735*/          OPC_MoveParent,
/*9736*/          OPC_EmitMergeInputChains1_0,
/*9737*/          OPC_EmitInteger, MVT::i16, 1, 
/*9740*/          OPC_EmitInteger, MVT::i1, 1, 
/*9743*/          OPC_EmitInteger, MVT::i1, 1, 
/*9746*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9749*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9752*/          OPC_EmitInteger, MVT::i1, 0, 
/*9755*/          OPC_EmitInteger, MVT::i1, 0, 
/*9758*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9761*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 418:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9778*/        /*Scope*/ 63, /*->9842*/
/*9779*/          OPC_CheckChild3Type, MVT::v4i32,
/*9781*/          OPC_RecordChild4, // #3 = $rsrc
/*9782*/          OPC_RecordChild5, // #4 = $r128
/*9783*/          OPC_MoveChild5,
/*9784*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9787*/          OPC_MoveParent,
/*9788*/          OPC_RecordChild6, // #5 = $da
/*9789*/          OPC_MoveChild6,
/*9790*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9793*/          OPC_MoveParent,
/*9794*/          OPC_RecordChild7, // #6 = $slc
/*9795*/          OPC_MoveChild7,
/*9796*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9799*/          OPC_MoveParent,
/*9800*/          OPC_EmitMergeInputChains1_0,
/*9801*/          OPC_EmitInteger, MVT::i16, 1, 
/*9804*/          OPC_EmitInteger, MVT::i1, 1, 
/*9807*/          OPC_EmitInteger, MVT::i1, 1, 
/*9810*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9813*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9816*/          OPC_EmitInteger, MVT::i1, 0, 
/*9819*/          OPC_EmitInteger, MVT::i1, 0, 
/*9822*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9825*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 418:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9842*/        0, /*End of Scope*/
/*9843*/      /*Scope*/ 71|128,1/*199*/, /*->10044*/
/*9845*/        OPC_CheckChild1Integer, 33|128,3/*417*/, 
/*9848*/        OPC_RecordChild2, // #1 = $vdata
/*9849*/        OPC_RecordChild3, // #2 = $addr
/*9850*/        OPC_Scope, 63, /*->9915*/ // 3 children in Scope
/*9852*/          OPC_CheckChild3Type, MVT::i32,
/*9854*/          OPC_RecordChild4, // #3 = $rsrc
/*9855*/          OPC_RecordChild5, // #4 = $r128
/*9856*/          OPC_MoveChild5,
/*9857*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9860*/          OPC_MoveParent,
/*9861*/          OPC_RecordChild6, // #5 = $da
/*9862*/          OPC_MoveChild6,
/*9863*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9866*/          OPC_MoveParent,
/*9867*/          OPC_RecordChild7, // #6 = $slc
/*9868*/          OPC_MoveChild7,
/*9869*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9872*/          OPC_MoveParent,
/*9873*/          OPC_EmitMergeInputChains1_0,
/*9874*/          OPC_EmitInteger, MVT::i16, 1, 
/*9877*/          OPC_EmitInteger, MVT::i1, 1, 
/*9880*/          OPC_EmitInteger, MVT::i1, 1, 
/*9883*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9886*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9889*/          OPC_EmitInteger, MVT::i1, 0, 
/*9892*/          OPC_EmitInteger, MVT::i1, 0, 
/*9895*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9898*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 417:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9915*/        /*Scope*/ 63, /*->9979*/
/*9916*/          OPC_CheckChild3Type, MVT::v2i32,
/*9918*/          OPC_RecordChild4, // #3 = $rsrc
/*9919*/          OPC_RecordChild5, // #4 = $r128
/*9920*/          OPC_MoveChild5,
/*9921*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9924*/          OPC_MoveParent,
/*9925*/          OPC_RecordChild6, // #5 = $da
/*9926*/          OPC_MoveChild6,
/*9927*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9930*/          OPC_MoveParent,
/*9931*/          OPC_RecordChild7, // #6 = $slc
/*9932*/          OPC_MoveChild7,
/*9933*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9936*/          OPC_MoveParent,
/*9937*/          OPC_EmitMergeInputChains1_0,
/*9938*/          OPC_EmitInteger, MVT::i16, 1, 
/*9941*/          OPC_EmitInteger, MVT::i1, 1, 
/*9944*/          OPC_EmitInteger, MVT::i1, 1, 
/*9947*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9950*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9953*/          OPC_EmitInteger, MVT::i1, 0, 
/*9956*/          OPC_EmitInteger, MVT::i1, 0, 
/*9959*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9962*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 417:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9979*/        /*Scope*/ 63, /*->10043*/
/*9980*/          OPC_CheckChild3Type, MVT::v4i32,
/*9982*/          OPC_RecordChild4, // #3 = $rsrc
/*9983*/          OPC_RecordChild5, // #4 = $r128
/*9984*/          OPC_MoveChild5,
/*9985*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9988*/          OPC_MoveParent,
/*9989*/          OPC_RecordChild6, // #5 = $da
/*9990*/          OPC_MoveChild6,
/*9991*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9994*/          OPC_MoveParent,
/*9995*/          OPC_RecordChild7, // #6 = $slc
/*9996*/          OPC_MoveChild7,
/*9997*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10000*/         OPC_MoveParent,
/*10001*/         OPC_EmitMergeInputChains1_0,
/*10002*/         OPC_EmitInteger, MVT::i16, 1, 
/*10005*/         OPC_EmitInteger, MVT::i1, 1, 
/*10008*/         OPC_EmitInteger, MVT::i1, 1, 
/*10011*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10014*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10017*/         OPC_EmitInteger, MVT::i1, 0, 
/*10020*/         OPC_EmitInteger, MVT::i1, 0, 
/*10023*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10026*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 417:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*10043*/       0, /*End of Scope*/
/*10044*/     /*Scope*/ 40|128,2/*296*/, /*->10342*/
/*10046*/       OPC_CheckChild1Integer, 32|128,3/*416*/, 
/*10049*/       OPC_RecordChild2, // #1 = $vsrc
/*10050*/       OPC_RecordChild3, // #2 = $vcmp
/*10051*/       OPC_RecordChild4, // #3 = $addr
/*10052*/       OPC_Scope, 95, /*->10149*/ // 3 children in Scope
/*10054*/         OPC_CheckChild4Type, MVT::i32,
/*10056*/         OPC_RecordChild5, // #4 = $rsrc
/*10057*/         OPC_RecordChild6, // #5 = $r128
/*10058*/         OPC_MoveChild6,
/*10059*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10062*/         OPC_MoveParent,
/*10063*/         OPC_RecordChild7, // #6 = $da
/*10064*/         OPC_MoveChild7,
/*10065*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10068*/         OPC_MoveParent,
/*10069*/         OPC_MoveChild, 8,
/*10071*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10074*/         OPC_RecordNode, // #7 = $slc
/*10075*/         OPC_MoveParent,
/*10076*/         OPC_EmitMergeInputChains1_0,
/*10077*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*10080*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10083*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*10086*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*10097*/         OPC_EmitInteger, MVT::i16, 3, 
/*10100*/         OPC_EmitInteger, MVT::i1, 1, 
/*10103*/         OPC_EmitInteger, MVT::i1, 1, 
/*10106*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10109*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10112*/         OPC_EmitInteger, MVT::i1, 0, 
/*10115*/         OPC_EmitInteger, MVT::i1, 0, 
/*10118*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10121*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*10138*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10141*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 416:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V1:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*10149*/       /*Scope*/ 95, /*->10245*/
/*10150*/         OPC_CheckChild4Type, MVT::v2i32,
/*10152*/         OPC_RecordChild5, // #4 = $rsrc
/*10153*/         OPC_RecordChild6, // #5 = $r128
/*10154*/         OPC_MoveChild6,
/*10155*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10158*/         OPC_MoveParent,
/*10159*/         OPC_RecordChild7, // #6 = $da
/*10160*/         OPC_MoveChild7,
/*10161*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10164*/         OPC_MoveParent,
/*10165*/         OPC_MoveChild, 8,
/*10167*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10170*/         OPC_RecordNode, // #7 = $slc
/*10171*/         OPC_MoveParent,
/*10172*/         OPC_EmitMergeInputChains1_0,
/*10173*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*10176*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10179*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*10182*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*10193*/         OPC_EmitInteger, MVT::i16, 3, 
/*10196*/         OPC_EmitInteger, MVT::i1, 1, 
/*10199*/         OPC_EmitInteger, MVT::i1, 1, 
/*10202*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10205*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10208*/         OPC_EmitInteger, MVT::i1, 0, 
/*10211*/         OPC_EmitInteger, MVT::i1, 0, 
/*10214*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10217*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*10234*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10237*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 416:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V2:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v2i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*10245*/       /*Scope*/ 95, /*->10341*/
/*10246*/         OPC_CheckChild4Type, MVT::v4i32,
/*10248*/         OPC_RecordChild5, // #4 = $rsrc
/*10249*/         OPC_RecordChild6, // #5 = $r128
/*10250*/         OPC_MoveChild6,
/*10251*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10254*/         OPC_MoveParent,
/*10255*/         OPC_RecordChild7, // #6 = $da
/*10256*/         OPC_MoveChild7,
/*10257*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10260*/         OPC_MoveParent,
/*10261*/         OPC_MoveChild, 8,
/*10263*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10266*/         OPC_RecordNode, // #7 = $slc
/*10267*/         OPC_MoveParent,
/*10268*/         OPC_EmitMergeInputChains1_0,
/*10269*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*10272*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10275*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*10278*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*10289*/         OPC_EmitInteger, MVT::i16, 3, 
/*10292*/         OPC_EmitInteger, MVT::i1, 1, 
/*10295*/         OPC_EmitInteger, MVT::i1, 1, 
/*10298*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10301*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10304*/         OPC_EmitInteger, MVT::i1, 0, 
/*10307*/         OPC_EmitInteger, MVT::i1, 0, 
/*10310*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10313*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*10330*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10333*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 416:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V4:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v4i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*10341*/       0, /*End of Scope*/
/*10342*/     /*Scope*/ 22, /*->10365*/
/*10343*/       OPC_CheckChild1Integer, 20|128,4/*532*/, 
/*10346*/       OPC_RecordChild2, // #1 = $simm16
/*10347*/       OPC_MoveChild2,
/*10348*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10351*/       OPC_MoveParent,
/*10352*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10354*/       OPC_EmitMergeInputChains1_0,
/*10355*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*10358*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETREG_B32), 0|OPFL_Chain,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (intrinsic_w_chain:i32 532:iPTR, (imm:i32):$simm16) - Complexity = 11
                // Dst: (S_GETREG_B32:i32 (as_i16imm:i16 ?:i32:$simm16))
/*10365*/     /*Scope*/ 12, /*->10378*/
/*10366*/       OPC_CheckChild1Integer, 23|128,4/*535*/, 
/*10369*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10371*/       OPC_EmitMergeInputChains1_0,
/*10372*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 535:iPTR) - Complexity = 8
                // Dst: (S_MEMTIME:i64)
/*10378*/     /*Scope*/ 12, /*->10391*/
/*10379*/       OPC_CheckChild1Integer, 22|128,4/*534*/, 
/*10382*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*10384*/       OPC_EmitMergeInputChains1_0,
/*10385*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 534:iPTR) - Complexity = 8
                // Dst: (S_MEMREALTIME:i64)
/*10391*/     /*Scope*/ 23|128,6/*791*/, /*->11184*/
/*10393*/       OPC_CheckChild1Integer, 43|128,3/*427*/, 
/*10396*/       OPC_RecordChild2, // #1 = $addr
/*10397*/       OPC_Scope, 27|128,1/*155*/, /*->10555*/ // 5 children in Scope
/*10400*/         OPC_CheckChild2Type, MVT::f32,
/*10402*/         OPC_RecordChild3, // #2 = $rsrc
/*10403*/         OPC_CheckChild3Type, MVT::v8i32,
/*10405*/         OPC_RecordChild4, // #3 = $sampler
/*10406*/         OPC_RecordChild5, // #4 = $dmask
/*10407*/         OPC_RecordChild6, // #5 = $unorm
/*10408*/         OPC_RecordChild7, // #6 = $glc
/*10409*/         OPC_MoveChild, 8,
/*10411*/         OPC_RecordNode, // #7 = $slc
/*10412*/         OPC_MoveParent,
/*10413*/         OPC_MoveChild, 9,
/*10415*/         OPC_RecordNode, // #8 = $lwe
/*10416*/         OPC_MoveParent,
/*10417*/         OPC_MoveChild, 10,
/*10419*/         OPC_RecordNode, // #9 = $da
/*10420*/         OPC_MoveParent,
/*10421*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10466
/*10424*/           OPC_EmitMergeInputChains1_0,
/*10425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10437*/           OPC_EmitInteger, MVT::i1, 0, 
/*10440*/           OPC_EmitInteger, MVT::i1, 0, 
/*10443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10466*/         /*SwitchType*/ 42, MVT::v2f32,// ->10510
/*10468*/           OPC_EmitMergeInputChains1_0,
/*10469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10481*/           OPC_EmitInteger, MVT::i1, 0, 
/*10484*/           OPC_EmitInteger, MVT::i1, 0, 
/*10487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10510*/         /*SwitchType*/ 42, MVT::v4f32,// ->10554
/*10512*/           OPC_EmitMergeInputChains1_0,
/*10513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10525*/           OPC_EmitInteger, MVT::i1, 0, 
/*10528*/           OPC_EmitInteger, MVT::i1, 0, 
/*10531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10554*/         0, // EndSwitchType
/*10555*/       /*Scope*/ 27|128,1/*155*/, /*->10712*/
/*10557*/         OPC_CheckChild2Type, MVT::v2f32,
/*10559*/         OPC_RecordChild3, // #2 = $rsrc
/*10560*/         OPC_CheckChild3Type, MVT::v8i32,
/*10562*/         OPC_RecordChild4, // #3 = $sampler
/*10563*/         OPC_RecordChild5, // #4 = $dmask
/*10564*/         OPC_RecordChild6, // #5 = $unorm
/*10565*/         OPC_RecordChild7, // #6 = $glc
/*10566*/         OPC_MoveChild, 8,
/*10568*/         OPC_RecordNode, // #7 = $slc
/*10569*/         OPC_MoveParent,
/*10570*/         OPC_MoveChild, 9,
/*10572*/         OPC_RecordNode, // #8 = $lwe
/*10573*/         OPC_MoveParent,
/*10574*/         OPC_MoveChild, 10,
/*10576*/         OPC_RecordNode, // #9 = $da
/*10577*/         OPC_MoveParent,
/*10578*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10623
/*10581*/           OPC_EmitMergeInputChains1_0,
/*10582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10594*/           OPC_EmitInteger, MVT::i1, 0, 
/*10597*/           OPC_EmitInteger, MVT::i1, 0, 
/*10600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10623*/         /*SwitchType*/ 42, MVT::v2f32,// ->10667
/*10625*/           OPC_EmitMergeInputChains1_0,
/*10626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10638*/           OPC_EmitInteger, MVT::i1, 0, 
/*10641*/           OPC_EmitInteger, MVT::i1, 0, 
/*10644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10667*/         /*SwitchType*/ 42, MVT::v4f32,// ->10711
/*10669*/           OPC_EmitMergeInputChains1_0,
/*10670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10682*/           OPC_EmitInteger, MVT::i1, 0, 
/*10685*/           OPC_EmitInteger, MVT::i1, 0, 
/*10688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10711*/         0, // EndSwitchType
/*10712*/       /*Scope*/ 27|128,1/*155*/, /*->10869*/
/*10714*/         OPC_CheckChild2Type, MVT::v4f32,
/*10716*/         OPC_RecordChild3, // #2 = $rsrc
/*10717*/         OPC_CheckChild3Type, MVT::v8i32,
/*10719*/         OPC_RecordChild4, // #3 = $sampler
/*10720*/         OPC_RecordChild5, // #4 = $dmask
/*10721*/         OPC_RecordChild6, // #5 = $unorm
/*10722*/         OPC_RecordChild7, // #6 = $glc
/*10723*/         OPC_MoveChild, 8,
/*10725*/         OPC_RecordNode, // #7 = $slc
/*10726*/         OPC_MoveParent,
/*10727*/         OPC_MoveChild, 9,
/*10729*/         OPC_RecordNode, // #8 = $lwe
/*10730*/         OPC_MoveParent,
/*10731*/         OPC_MoveChild, 10,
/*10733*/         OPC_RecordNode, // #9 = $da
/*10734*/         OPC_MoveParent,
/*10735*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10780
/*10738*/           OPC_EmitMergeInputChains1_0,
/*10739*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10742*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10745*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10748*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10751*/           OPC_EmitInteger, MVT::i1, 0, 
/*10754*/           OPC_EmitInteger, MVT::i1, 0, 
/*10757*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10760*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10763*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10780*/         /*SwitchType*/ 42, MVT::v2f32,// ->10824
/*10782*/           OPC_EmitMergeInputChains1_0,
/*10783*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10786*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10789*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10792*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10795*/           OPC_EmitInteger, MVT::i1, 0, 
/*10798*/           OPC_EmitInteger, MVT::i1, 0, 
/*10801*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10804*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10824*/         /*SwitchType*/ 42, MVT::v4f32,// ->10868
/*10826*/           OPC_EmitMergeInputChains1_0,
/*10827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10839*/           OPC_EmitInteger, MVT::i1, 0, 
/*10842*/           OPC_EmitInteger, MVT::i1, 0, 
/*10845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10868*/         0, // EndSwitchType
/*10869*/       /*Scope*/ 27|128,1/*155*/, /*->11026*/
/*10871*/         OPC_CheckChild2Type, MVT::v8f32,
/*10873*/         OPC_RecordChild3, // #2 = $rsrc
/*10874*/         OPC_CheckChild3Type, MVT::v8i32,
/*10876*/         OPC_RecordChild4, // #3 = $sampler
/*10877*/         OPC_RecordChild5, // #4 = $dmask
/*10878*/         OPC_RecordChild6, // #5 = $unorm
/*10879*/         OPC_RecordChild7, // #6 = $glc
/*10880*/         OPC_MoveChild, 8,
/*10882*/         OPC_RecordNode, // #7 = $slc
/*10883*/         OPC_MoveParent,
/*10884*/         OPC_MoveChild, 9,
/*10886*/         OPC_RecordNode, // #8 = $lwe
/*10887*/         OPC_MoveParent,
/*10888*/         OPC_MoveChild, 10,
/*10890*/         OPC_RecordNode, // #9 = $da
/*10891*/         OPC_MoveParent,
/*10892*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10937
/*10895*/           OPC_EmitMergeInputChains1_0,
/*10896*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10899*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10902*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10905*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10908*/           OPC_EmitInteger, MVT::i1, 0, 
/*10911*/           OPC_EmitInteger, MVT::i1, 0, 
/*10914*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10917*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10920*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10937*/         /*SwitchType*/ 42, MVT::v2f32,// ->10981
/*10939*/           OPC_EmitMergeInputChains1_0,
/*10940*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10943*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10946*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10949*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10952*/           OPC_EmitInteger, MVT::i1, 0, 
/*10955*/           OPC_EmitInteger, MVT::i1, 0, 
/*10958*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10961*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10964*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10981*/         /*SwitchType*/ 42, MVT::v4f32,// ->11025
/*10983*/           OPC_EmitMergeInputChains1_0,
/*10984*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10987*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10990*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10993*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10996*/           OPC_EmitInteger, MVT::i1, 0, 
/*10999*/           OPC_EmitInteger, MVT::i1, 0, 
/*11002*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11005*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11025*/         0, // EndSwitchType
/*11026*/       /*Scope*/ 27|128,1/*155*/, /*->11183*/
/*11028*/         OPC_CheckChild2Type, MVT::v16f32,
/*11030*/         OPC_RecordChild3, // #2 = $rsrc
/*11031*/         OPC_CheckChild3Type, MVT::v8i32,
/*11033*/         OPC_RecordChild4, // #3 = $sampler
/*11034*/         OPC_RecordChild5, // #4 = $dmask
/*11035*/         OPC_RecordChild6, // #5 = $unorm
/*11036*/         OPC_RecordChild7, // #6 = $glc
/*11037*/         OPC_MoveChild, 8,
/*11039*/         OPC_RecordNode, // #7 = $slc
/*11040*/         OPC_MoveParent,
/*11041*/         OPC_MoveChild, 9,
/*11043*/         OPC_RecordNode, // #8 = $lwe
/*11044*/         OPC_MoveParent,
/*11045*/         OPC_MoveChild, 10,
/*11047*/         OPC_RecordNode, // #9 = $da
/*11048*/         OPC_MoveParent,
/*11049*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11094
/*11052*/           OPC_EmitMergeInputChains1_0,
/*11053*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11056*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11059*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11062*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11065*/           OPC_EmitInteger, MVT::i1, 0, 
/*11068*/           OPC_EmitInteger, MVT::i1, 0, 
/*11071*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11074*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11077*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11094*/         /*SwitchType*/ 42, MVT::v2f32,// ->11138
/*11096*/           OPC_EmitMergeInputChains1_0,
/*11097*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11100*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11103*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11106*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11109*/           OPC_EmitInteger, MVT::i1, 0, 
/*11112*/           OPC_EmitInteger, MVT::i1, 0, 
/*11115*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11118*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11121*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11138*/         /*SwitchType*/ 42, MVT::v4f32,// ->11182
/*11140*/           OPC_EmitMergeInputChains1_0,
/*11141*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11144*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11147*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11150*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11153*/           OPC_EmitInteger, MVT::i1, 0, 
/*11156*/           OPC_EmitInteger, MVT::i1, 0, 
/*11159*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11162*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11165*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11182*/         0, // EndSwitchType
/*11183*/       0, /*End of Scope*/
/*11184*/     /*Scope*/ 23|128,6/*791*/, /*->11977*/
/*11186*/       OPC_CheckChild1Integer, 60|128,3/*444*/, 
/*11189*/       OPC_RecordChild2, // #1 = $addr
/*11190*/       OPC_Scope, 27|128,1/*155*/, /*->11348*/ // 5 children in Scope
/*11193*/         OPC_CheckChild2Type, MVT::f32,
/*11195*/         OPC_RecordChild3, // #2 = $rsrc
/*11196*/         OPC_CheckChild3Type, MVT::v8i32,
/*11198*/         OPC_RecordChild4, // #3 = $sampler
/*11199*/         OPC_RecordChild5, // #4 = $dmask
/*11200*/         OPC_RecordChild6, // #5 = $unorm
/*11201*/         OPC_RecordChild7, // #6 = $glc
/*11202*/         OPC_MoveChild, 8,
/*11204*/         OPC_RecordNode, // #7 = $slc
/*11205*/         OPC_MoveParent,
/*11206*/         OPC_MoveChild, 9,
/*11208*/         OPC_RecordNode, // #8 = $lwe
/*11209*/         OPC_MoveParent,
/*11210*/         OPC_MoveChild, 10,
/*11212*/         OPC_RecordNode, // #9 = $da
/*11213*/         OPC_MoveParent,
/*11214*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11259
/*11217*/           OPC_EmitMergeInputChains1_0,
/*11218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11230*/           OPC_EmitInteger, MVT::i1, 0, 
/*11233*/           OPC_EmitInteger, MVT::i1, 0, 
/*11236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11259*/         /*SwitchType*/ 42, MVT::v2f32,// ->11303
/*11261*/           OPC_EmitMergeInputChains1_0,
/*11262*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11265*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11268*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11274*/           OPC_EmitInteger, MVT::i1, 0, 
/*11277*/           OPC_EmitInteger, MVT::i1, 0, 
/*11280*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11283*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11286*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11303*/         /*SwitchType*/ 42, MVT::v4f32,// ->11347
/*11305*/           OPC_EmitMergeInputChains1_0,
/*11306*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11309*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11312*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11315*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11318*/           OPC_EmitInteger, MVT::i1, 0, 
/*11321*/           OPC_EmitInteger, MVT::i1, 0, 
/*11324*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11327*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11347*/         0, // EndSwitchType
/*11348*/       /*Scope*/ 27|128,1/*155*/, /*->11505*/
/*11350*/         OPC_CheckChild2Type, MVT::v2f32,
/*11352*/         OPC_RecordChild3, // #2 = $rsrc
/*11353*/         OPC_CheckChild3Type, MVT::v8i32,
/*11355*/         OPC_RecordChild4, // #3 = $sampler
/*11356*/         OPC_RecordChild5, // #4 = $dmask
/*11357*/         OPC_RecordChild6, // #5 = $unorm
/*11358*/         OPC_RecordChild7, // #6 = $glc
/*11359*/         OPC_MoveChild, 8,
/*11361*/         OPC_RecordNode, // #7 = $slc
/*11362*/         OPC_MoveParent,
/*11363*/         OPC_MoveChild, 9,
/*11365*/         OPC_RecordNode, // #8 = $lwe
/*11366*/         OPC_MoveParent,
/*11367*/         OPC_MoveChild, 10,
/*11369*/         OPC_RecordNode, // #9 = $da
/*11370*/         OPC_MoveParent,
/*11371*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11416
/*11374*/           OPC_EmitMergeInputChains1_0,
/*11375*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11378*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11381*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11384*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11387*/           OPC_EmitInteger, MVT::i1, 0, 
/*11390*/           OPC_EmitInteger, MVT::i1, 0, 
/*11393*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11396*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11416*/         /*SwitchType*/ 42, MVT::v2f32,// ->11460
/*11418*/           OPC_EmitMergeInputChains1_0,
/*11419*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11422*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11425*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11428*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11431*/           OPC_EmitInteger, MVT::i1, 0, 
/*11434*/           OPC_EmitInteger, MVT::i1, 0, 
/*11437*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11440*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11460*/         /*SwitchType*/ 42, MVT::v4f32,// ->11504
/*11462*/           OPC_EmitMergeInputChains1_0,
/*11463*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11466*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11469*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11475*/           OPC_EmitInteger, MVT::i1, 0, 
/*11478*/           OPC_EmitInteger, MVT::i1, 0, 
/*11481*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11484*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11504*/         0, // EndSwitchType
/*11505*/       /*Scope*/ 27|128,1/*155*/, /*->11662*/
/*11507*/         OPC_CheckChild2Type, MVT::v4f32,
/*11509*/         OPC_RecordChild3, // #2 = $rsrc
/*11510*/         OPC_CheckChild3Type, MVT::v8i32,
/*11512*/         OPC_RecordChild4, // #3 = $sampler
/*11513*/         OPC_RecordChild5, // #4 = $dmask
/*11514*/         OPC_RecordChild6, // #5 = $unorm
/*11515*/         OPC_RecordChild7, // #6 = $glc
/*11516*/         OPC_MoveChild, 8,
/*11518*/         OPC_RecordNode, // #7 = $slc
/*11519*/         OPC_MoveParent,
/*11520*/         OPC_MoveChild, 9,
/*11522*/         OPC_RecordNode, // #8 = $lwe
/*11523*/         OPC_MoveParent,
/*11524*/         OPC_MoveChild, 10,
/*11526*/         OPC_RecordNode, // #9 = $da
/*11527*/         OPC_MoveParent,
/*11528*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11573
/*11531*/           OPC_EmitMergeInputChains1_0,
/*11532*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11535*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11538*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11541*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11544*/           OPC_EmitInteger, MVT::i1, 0, 
/*11547*/           OPC_EmitInteger, MVT::i1, 0, 
/*11550*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11553*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11556*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11573*/         /*SwitchType*/ 42, MVT::v2f32,// ->11617
/*11575*/           OPC_EmitMergeInputChains1_0,
/*11576*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11579*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11582*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11585*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11588*/           OPC_EmitInteger, MVT::i1, 0, 
/*11591*/           OPC_EmitInteger, MVT::i1, 0, 
/*11594*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11597*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11600*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11617*/         /*SwitchType*/ 42, MVT::v4f32,// ->11661
/*11619*/           OPC_EmitMergeInputChains1_0,
/*11620*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11623*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11626*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11629*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11632*/           OPC_EmitInteger, MVT::i1, 0, 
/*11635*/           OPC_EmitInteger, MVT::i1, 0, 
/*11638*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11641*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11644*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11661*/         0, // EndSwitchType
/*11662*/       /*Scope*/ 27|128,1/*155*/, /*->11819*/
/*11664*/         OPC_CheckChild2Type, MVT::v8f32,
/*11666*/         OPC_RecordChild3, // #2 = $rsrc
/*11667*/         OPC_CheckChild3Type, MVT::v8i32,
/*11669*/         OPC_RecordChild4, // #3 = $sampler
/*11670*/         OPC_RecordChild5, // #4 = $dmask
/*11671*/         OPC_RecordChild6, // #5 = $unorm
/*11672*/         OPC_RecordChild7, // #6 = $glc
/*11673*/         OPC_MoveChild, 8,
/*11675*/         OPC_RecordNode, // #7 = $slc
/*11676*/         OPC_MoveParent,
/*11677*/         OPC_MoveChild, 9,
/*11679*/         OPC_RecordNode, // #8 = $lwe
/*11680*/         OPC_MoveParent,
/*11681*/         OPC_MoveChild, 10,
/*11683*/         OPC_RecordNode, // #9 = $da
/*11684*/         OPC_MoveParent,
/*11685*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11730
/*11688*/           OPC_EmitMergeInputChains1_0,
/*11689*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11692*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11695*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11698*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11701*/           OPC_EmitInteger, MVT::i1, 0, 
/*11704*/           OPC_EmitInteger, MVT::i1, 0, 
/*11707*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11710*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11713*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11730*/         /*SwitchType*/ 42, MVT::v2f32,// ->11774
/*11732*/           OPC_EmitMergeInputChains1_0,
/*11733*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11736*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11739*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11742*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11745*/           OPC_EmitInteger, MVT::i1, 0, 
/*11748*/           OPC_EmitInteger, MVT::i1, 0, 
/*11751*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11754*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11757*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11774*/         /*SwitchType*/ 42, MVT::v4f32,// ->11818
/*11776*/           OPC_EmitMergeInputChains1_0,
/*11777*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11780*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11783*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11786*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11789*/           OPC_EmitInteger, MVT::i1, 0, 
/*11792*/           OPC_EmitInteger, MVT::i1, 0, 
/*11795*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11798*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11818*/         0, // EndSwitchType
/*11819*/       /*Scope*/ 27|128,1/*155*/, /*->11976*/
/*11821*/         OPC_CheckChild2Type, MVT::v16f32,
/*11823*/         OPC_RecordChild3, // #2 = $rsrc
/*11824*/         OPC_CheckChild3Type, MVT::v8i32,
/*11826*/         OPC_RecordChild4, // #3 = $sampler
/*11827*/         OPC_RecordChild5, // #4 = $dmask
/*11828*/         OPC_RecordChild6, // #5 = $unorm
/*11829*/         OPC_RecordChild7, // #6 = $glc
/*11830*/         OPC_MoveChild, 8,
/*11832*/         OPC_RecordNode, // #7 = $slc
/*11833*/         OPC_MoveParent,
/*11834*/         OPC_MoveChild, 9,
/*11836*/         OPC_RecordNode, // #8 = $lwe
/*11837*/         OPC_MoveParent,
/*11838*/         OPC_MoveChild, 10,
/*11840*/         OPC_RecordNode, // #9 = $da
/*11841*/         OPC_MoveParent,
/*11842*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11887
/*11845*/           OPC_EmitMergeInputChains1_0,
/*11846*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11849*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11852*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11855*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11858*/           OPC_EmitInteger, MVT::i1, 0, 
/*11861*/           OPC_EmitInteger, MVT::i1, 0, 
/*11864*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11867*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11870*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11887*/         /*SwitchType*/ 42, MVT::v2f32,// ->11931
/*11889*/           OPC_EmitMergeInputChains1_0,
/*11890*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11893*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11896*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11899*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11902*/           OPC_EmitInteger, MVT::i1, 0, 
/*11905*/           OPC_EmitInteger, MVT::i1, 0, 
/*11908*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11911*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11914*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11931*/         /*SwitchType*/ 42, MVT::v4f32,// ->11975
/*11933*/           OPC_EmitMergeInputChains1_0,
/*11934*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11937*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11940*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11943*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11946*/           OPC_EmitInteger, MVT::i1, 0, 
/*11949*/           OPC_EmitInteger, MVT::i1, 0, 
/*11952*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11955*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11958*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11975*/         0, // EndSwitchType
/*11976*/       0, /*End of Scope*/
/*11977*/     /*Scope*/ 23|128,6/*791*/, /*->12770*/
/*11979*/       OPC_CheckChild1Integer, 62|128,3/*446*/, 
/*11982*/       OPC_RecordChild2, // #1 = $addr
/*11983*/       OPC_Scope, 27|128,1/*155*/, /*->12141*/ // 5 children in Scope
/*11986*/         OPC_CheckChild2Type, MVT::f32,
/*11988*/         OPC_RecordChild3, // #2 = $rsrc
/*11989*/         OPC_CheckChild3Type, MVT::v8i32,
/*11991*/         OPC_RecordChild4, // #3 = $sampler
/*11992*/         OPC_RecordChild5, // #4 = $dmask
/*11993*/         OPC_RecordChild6, // #5 = $unorm
/*11994*/         OPC_RecordChild7, // #6 = $glc
/*11995*/         OPC_MoveChild, 8,
/*11997*/         OPC_RecordNode, // #7 = $slc
/*11998*/         OPC_MoveParent,
/*11999*/         OPC_MoveChild, 9,
/*12001*/         OPC_RecordNode, // #8 = $lwe
/*12002*/         OPC_MoveParent,
/*12003*/         OPC_MoveChild, 10,
/*12005*/         OPC_RecordNode, // #9 = $da
/*12006*/         OPC_MoveParent,
/*12007*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12052
/*12010*/           OPC_EmitMergeInputChains1_0,
/*12011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12023*/           OPC_EmitInteger, MVT::i1, 0, 
/*12026*/           OPC_EmitInteger, MVT::i1, 0, 
/*12029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12052*/         /*SwitchType*/ 42, MVT::v2f32,// ->12096
/*12054*/           OPC_EmitMergeInputChains1_0,
/*12055*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12058*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12061*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12064*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12067*/           OPC_EmitInteger, MVT::i1, 0, 
/*12070*/           OPC_EmitInteger, MVT::i1, 0, 
/*12073*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12076*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12096*/         /*SwitchType*/ 42, MVT::v4f32,// ->12140
/*12098*/           OPC_EmitMergeInputChains1_0,
/*12099*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12102*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12105*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12108*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12111*/           OPC_EmitInteger, MVT::i1, 0, 
/*12114*/           OPC_EmitInteger, MVT::i1, 0, 
/*12117*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12120*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12140*/         0, // EndSwitchType
/*12141*/       /*Scope*/ 27|128,1/*155*/, /*->12298*/
/*12143*/         OPC_CheckChild2Type, MVT::v2f32,
/*12145*/         OPC_RecordChild3, // #2 = $rsrc
/*12146*/         OPC_CheckChild3Type, MVT::v8i32,
/*12148*/         OPC_RecordChild4, // #3 = $sampler
/*12149*/         OPC_RecordChild5, // #4 = $dmask
/*12150*/         OPC_RecordChild6, // #5 = $unorm
/*12151*/         OPC_RecordChild7, // #6 = $glc
/*12152*/         OPC_MoveChild, 8,
/*12154*/         OPC_RecordNode, // #7 = $slc
/*12155*/         OPC_MoveParent,
/*12156*/         OPC_MoveChild, 9,
/*12158*/         OPC_RecordNode, // #8 = $lwe
/*12159*/         OPC_MoveParent,
/*12160*/         OPC_MoveChild, 10,
/*12162*/         OPC_RecordNode, // #9 = $da
/*12163*/         OPC_MoveParent,
/*12164*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12209
/*12167*/           OPC_EmitMergeInputChains1_0,
/*12168*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12171*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12174*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12177*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12180*/           OPC_EmitInteger, MVT::i1, 0, 
/*12183*/           OPC_EmitInteger, MVT::i1, 0, 
/*12186*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12189*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12209*/         /*SwitchType*/ 42, MVT::v2f32,// ->12253
/*12211*/           OPC_EmitMergeInputChains1_0,
/*12212*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12215*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12218*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12221*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12224*/           OPC_EmitInteger, MVT::i1, 0, 
/*12227*/           OPC_EmitInteger, MVT::i1, 0, 
/*12230*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12233*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12253*/         /*SwitchType*/ 42, MVT::v4f32,// ->12297
/*12255*/           OPC_EmitMergeInputChains1_0,
/*12256*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12262*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12265*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12268*/           OPC_EmitInteger, MVT::i1, 0, 
/*12271*/           OPC_EmitInteger, MVT::i1, 0, 
/*12274*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12277*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12297*/         0, // EndSwitchType
/*12298*/       /*Scope*/ 27|128,1/*155*/, /*->12455*/
/*12300*/         OPC_CheckChild2Type, MVT::v4f32,
/*12302*/         OPC_RecordChild3, // #2 = $rsrc
/*12303*/         OPC_CheckChild3Type, MVT::v8i32,
/*12305*/         OPC_RecordChild4, // #3 = $sampler
/*12306*/         OPC_RecordChild5, // #4 = $dmask
/*12307*/         OPC_RecordChild6, // #5 = $unorm
/*12308*/         OPC_RecordChild7, // #6 = $glc
/*12309*/         OPC_MoveChild, 8,
/*12311*/         OPC_RecordNode, // #7 = $slc
/*12312*/         OPC_MoveParent,
/*12313*/         OPC_MoveChild, 9,
/*12315*/         OPC_RecordNode, // #8 = $lwe
/*12316*/         OPC_MoveParent,
/*12317*/         OPC_MoveChild, 10,
/*12319*/         OPC_RecordNode, // #9 = $da
/*12320*/         OPC_MoveParent,
/*12321*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12366
/*12324*/           OPC_EmitMergeInputChains1_0,
/*12325*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12328*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12331*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12334*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12337*/           OPC_EmitInteger, MVT::i1, 0, 
/*12340*/           OPC_EmitInteger, MVT::i1, 0, 
/*12343*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12346*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12349*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12366*/         /*SwitchType*/ 42, MVT::v2f32,// ->12410
/*12368*/           OPC_EmitMergeInputChains1_0,
/*12369*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12372*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12375*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12378*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12381*/           OPC_EmitInteger, MVT::i1, 0, 
/*12384*/           OPC_EmitInteger, MVT::i1, 0, 
/*12387*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12390*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12393*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12410*/         /*SwitchType*/ 42, MVT::v4f32,// ->12454
/*12412*/           OPC_EmitMergeInputChains1_0,
/*12413*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12416*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12419*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12422*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12425*/           OPC_EmitInteger, MVT::i1, 0, 
/*12428*/           OPC_EmitInteger, MVT::i1, 0, 
/*12431*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12434*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12437*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12454*/         0, // EndSwitchType
/*12455*/       /*Scope*/ 27|128,1/*155*/, /*->12612*/
/*12457*/         OPC_CheckChild2Type, MVT::v8f32,
/*12459*/         OPC_RecordChild3, // #2 = $rsrc
/*12460*/         OPC_CheckChild3Type, MVT::v8i32,
/*12462*/         OPC_RecordChild4, // #3 = $sampler
/*12463*/         OPC_RecordChild5, // #4 = $dmask
/*12464*/         OPC_RecordChild6, // #5 = $unorm
/*12465*/         OPC_RecordChild7, // #6 = $glc
/*12466*/         OPC_MoveChild, 8,
/*12468*/         OPC_RecordNode, // #7 = $slc
/*12469*/         OPC_MoveParent,
/*12470*/         OPC_MoveChild, 9,
/*12472*/         OPC_RecordNode, // #8 = $lwe
/*12473*/         OPC_MoveParent,
/*12474*/         OPC_MoveChild, 10,
/*12476*/         OPC_RecordNode, // #9 = $da
/*12477*/         OPC_MoveParent,
/*12478*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12523
/*12481*/           OPC_EmitMergeInputChains1_0,
/*12482*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12485*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12488*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12491*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12494*/           OPC_EmitInteger, MVT::i1, 0, 
/*12497*/           OPC_EmitInteger, MVT::i1, 0, 
/*12500*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12503*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12506*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12523*/         /*SwitchType*/ 42, MVT::v2f32,// ->12567
/*12525*/           OPC_EmitMergeInputChains1_0,
/*12526*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12529*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12532*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12535*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12538*/           OPC_EmitInteger, MVT::i1, 0, 
/*12541*/           OPC_EmitInteger, MVT::i1, 0, 
/*12544*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12547*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12567*/         /*SwitchType*/ 42, MVT::v4f32,// ->12611
/*12569*/           OPC_EmitMergeInputChains1_0,
/*12570*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12573*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12576*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12579*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12582*/           OPC_EmitInteger, MVT::i1, 0, 
/*12585*/           OPC_EmitInteger, MVT::i1, 0, 
/*12588*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12591*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12594*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12611*/         0, // EndSwitchType
/*12612*/       /*Scope*/ 27|128,1/*155*/, /*->12769*/
/*12614*/         OPC_CheckChild2Type, MVT::v16f32,
/*12616*/         OPC_RecordChild3, // #2 = $rsrc
/*12617*/         OPC_CheckChild3Type, MVT::v8i32,
/*12619*/         OPC_RecordChild4, // #3 = $sampler
/*12620*/         OPC_RecordChild5, // #4 = $dmask
/*12621*/         OPC_RecordChild6, // #5 = $unorm
/*12622*/         OPC_RecordChild7, // #6 = $glc
/*12623*/         OPC_MoveChild, 8,
/*12625*/         OPC_RecordNode, // #7 = $slc
/*12626*/         OPC_MoveParent,
/*12627*/         OPC_MoveChild, 9,
/*12629*/         OPC_RecordNode, // #8 = $lwe
/*12630*/         OPC_MoveParent,
/*12631*/         OPC_MoveChild, 10,
/*12633*/         OPC_RecordNode, // #9 = $da
/*12634*/         OPC_MoveParent,
/*12635*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12680
/*12638*/           OPC_EmitMergeInputChains1_0,
/*12639*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12642*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12645*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12648*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12651*/           OPC_EmitInteger, MVT::i1, 0, 
/*12654*/           OPC_EmitInteger, MVT::i1, 0, 
/*12657*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12660*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12663*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12680*/         /*SwitchType*/ 42, MVT::v2f32,// ->12724
/*12682*/           OPC_EmitMergeInputChains1_0,
/*12683*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12686*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12689*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12692*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12695*/           OPC_EmitInteger, MVT::i1, 0, 
/*12698*/           OPC_EmitInteger, MVT::i1, 0, 
/*12701*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12704*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12707*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12724*/         /*SwitchType*/ 42, MVT::v4f32,// ->12768
/*12726*/           OPC_EmitMergeInputChains1_0,
/*12727*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12730*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12733*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12736*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12739*/           OPC_EmitInteger, MVT::i1, 0, 
/*12742*/           OPC_EmitInteger, MVT::i1, 0, 
/*12745*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12748*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12768*/         0, // EndSwitchType
/*12769*/       0, /*End of Scope*/
/*12770*/     /*Scope*/ 23|128,6/*791*/, /*->13563*/
/*12772*/       OPC_CheckChild1Integer, 44|128,3/*428*/, 
/*12775*/       OPC_RecordChild2, // #1 = $addr
/*12776*/       OPC_Scope, 27|128,1/*155*/, /*->12934*/ // 5 children in Scope
/*12779*/         OPC_CheckChild2Type, MVT::f32,
/*12781*/         OPC_RecordChild3, // #2 = $rsrc
/*12782*/         OPC_CheckChild3Type, MVT::v8i32,
/*12784*/         OPC_RecordChild4, // #3 = $sampler
/*12785*/         OPC_RecordChild5, // #4 = $dmask
/*12786*/         OPC_RecordChild6, // #5 = $unorm
/*12787*/         OPC_RecordChild7, // #6 = $glc
/*12788*/         OPC_MoveChild, 8,
/*12790*/         OPC_RecordNode, // #7 = $slc
/*12791*/         OPC_MoveParent,
/*12792*/         OPC_MoveChild, 9,
/*12794*/         OPC_RecordNode, // #8 = $lwe
/*12795*/         OPC_MoveParent,
/*12796*/         OPC_MoveChild, 10,
/*12798*/         OPC_RecordNode, // #9 = $da
/*12799*/         OPC_MoveParent,
/*12800*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12845
/*12803*/           OPC_EmitMergeInputChains1_0,
/*12804*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12807*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12810*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12813*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12816*/           OPC_EmitInteger, MVT::i1, 0, 
/*12819*/           OPC_EmitInteger, MVT::i1, 0, 
/*12822*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12825*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12845*/         /*SwitchType*/ 42, MVT::v2f32,// ->12889
/*12847*/           OPC_EmitMergeInputChains1_0,
/*12848*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12857*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12860*/           OPC_EmitInteger, MVT::i1, 0, 
/*12863*/           OPC_EmitInteger, MVT::i1, 0, 
/*12866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12869*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12872*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12889*/         /*SwitchType*/ 42, MVT::v4f32,// ->12933
/*12891*/           OPC_EmitMergeInputChains1_0,
/*12892*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12895*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12898*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12901*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12904*/           OPC_EmitInteger, MVT::i1, 0, 
/*12907*/           OPC_EmitInteger, MVT::i1, 0, 
/*12910*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12913*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12933*/         0, // EndSwitchType
/*12934*/       /*Scope*/ 27|128,1/*155*/, /*->13091*/
/*12936*/         OPC_CheckChild2Type, MVT::v2f32,
/*12938*/         OPC_RecordChild3, // #2 = $rsrc
/*12939*/         OPC_CheckChild3Type, MVT::v8i32,
/*12941*/         OPC_RecordChild4, // #3 = $sampler
/*12942*/         OPC_RecordChild5, // #4 = $dmask
/*12943*/         OPC_RecordChild6, // #5 = $unorm
/*12944*/         OPC_RecordChild7, // #6 = $glc
/*12945*/         OPC_MoveChild, 8,
/*12947*/         OPC_RecordNode, // #7 = $slc
/*12948*/         OPC_MoveParent,
/*12949*/         OPC_MoveChild, 9,
/*12951*/         OPC_RecordNode, // #8 = $lwe
/*12952*/         OPC_MoveParent,
/*12953*/         OPC_MoveChild, 10,
/*12955*/         OPC_RecordNode, // #9 = $da
/*12956*/         OPC_MoveParent,
/*12957*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13002
/*12960*/           OPC_EmitMergeInputChains1_0,
/*12961*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12964*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12967*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12970*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12973*/           OPC_EmitInteger, MVT::i1, 0, 
/*12976*/           OPC_EmitInteger, MVT::i1, 0, 
/*12979*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12982*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12985*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13002*/         /*SwitchType*/ 42, MVT::v2f32,// ->13046
/*13004*/           OPC_EmitMergeInputChains1_0,
/*13005*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13008*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13011*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13014*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13017*/           OPC_EmitInteger, MVT::i1, 0, 
/*13020*/           OPC_EmitInteger, MVT::i1, 0, 
/*13023*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13026*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13046*/         /*SwitchType*/ 42, MVT::v4f32,// ->13090
/*13048*/           OPC_EmitMergeInputChains1_0,
/*13049*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13052*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13055*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13058*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13061*/           OPC_EmitInteger, MVT::i1, 0, 
/*13064*/           OPC_EmitInteger, MVT::i1, 0, 
/*13067*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13070*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13090*/         0, // EndSwitchType
/*13091*/       /*Scope*/ 27|128,1/*155*/, /*->13248*/
/*13093*/         OPC_CheckChild2Type, MVT::v4f32,
/*13095*/         OPC_RecordChild3, // #2 = $rsrc
/*13096*/         OPC_CheckChild3Type, MVT::v8i32,
/*13098*/         OPC_RecordChild4, // #3 = $sampler
/*13099*/         OPC_RecordChild5, // #4 = $dmask
/*13100*/         OPC_RecordChild6, // #5 = $unorm
/*13101*/         OPC_RecordChild7, // #6 = $glc
/*13102*/         OPC_MoveChild, 8,
/*13104*/         OPC_RecordNode, // #7 = $slc
/*13105*/         OPC_MoveParent,
/*13106*/         OPC_MoveChild, 9,
/*13108*/         OPC_RecordNode, // #8 = $lwe
/*13109*/         OPC_MoveParent,
/*13110*/         OPC_MoveChild, 10,
/*13112*/         OPC_RecordNode, // #9 = $da
/*13113*/         OPC_MoveParent,
/*13114*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13159
/*13117*/           OPC_EmitMergeInputChains1_0,
/*13118*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13121*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13124*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13127*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13130*/           OPC_EmitInteger, MVT::i1, 0, 
/*13133*/           OPC_EmitInteger, MVT::i1, 0, 
/*13136*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13139*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13142*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13159*/         /*SwitchType*/ 42, MVT::v2f32,// ->13203
/*13161*/           OPC_EmitMergeInputChains1_0,
/*13162*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13165*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13168*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13171*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13174*/           OPC_EmitInteger, MVT::i1, 0, 
/*13177*/           OPC_EmitInteger, MVT::i1, 0, 
/*13180*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13183*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13186*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13203*/         /*SwitchType*/ 42, MVT::v4f32,// ->13247
/*13205*/           OPC_EmitMergeInputChains1_0,
/*13206*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13209*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13212*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13215*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13218*/           OPC_EmitInteger, MVT::i1, 0, 
/*13221*/           OPC_EmitInteger, MVT::i1, 0, 
/*13224*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13227*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13230*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13247*/         0, // EndSwitchType
/*13248*/       /*Scope*/ 27|128,1/*155*/, /*->13405*/
/*13250*/         OPC_CheckChild2Type, MVT::v8f32,
/*13252*/         OPC_RecordChild3, // #2 = $rsrc
/*13253*/         OPC_CheckChild3Type, MVT::v8i32,
/*13255*/         OPC_RecordChild4, // #3 = $sampler
/*13256*/         OPC_RecordChild5, // #4 = $dmask
/*13257*/         OPC_RecordChild6, // #5 = $unorm
/*13258*/         OPC_RecordChild7, // #6 = $glc
/*13259*/         OPC_MoveChild, 8,
/*13261*/         OPC_RecordNode, // #7 = $slc
/*13262*/         OPC_MoveParent,
/*13263*/         OPC_MoveChild, 9,
/*13265*/         OPC_RecordNode, // #8 = $lwe
/*13266*/         OPC_MoveParent,
/*13267*/         OPC_MoveChild, 10,
/*13269*/         OPC_RecordNode, // #9 = $da
/*13270*/         OPC_MoveParent,
/*13271*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13316
/*13274*/           OPC_EmitMergeInputChains1_0,
/*13275*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13278*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13281*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13284*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13287*/           OPC_EmitInteger, MVT::i1, 0, 
/*13290*/           OPC_EmitInteger, MVT::i1, 0, 
/*13293*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13296*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13299*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13316*/         /*SwitchType*/ 42, MVT::v2f32,// ->13360
/*13318*/           OPC_EmitMergeInputChains1_0,
/*13319*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13322*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13325*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13328*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13331*/           OPC_EmitInteger, MVT::i1, 0, 
/*13334*/           OPC_EmitInteger, MVT::i1, 0, 
/*13337*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13340*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13343*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13360*/         /*SwitchType*/ 42, MVT::v4f32,// ->13404
/*13362*/           OPC_EmitMergeInputChains1_0,
/*13363*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13366*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13369*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13372*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13375*/           OPC_EmitInteger, MVT::i1, 0, 
/*13378*/           OPC_EmitInteger, MVT::i1, 0, 
/*13381*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13384*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13387*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13404*/         0, // EndSwitchType
/*13405*/       /*Scope*/ 27|128,1/*155*/, /*->13562*/
/*13407*/         OPC_CheckChild2Type, MVT::v16f32,
/*13409*/         OPC_RecordChild3, // #2 = $rsrc
/*13410*/         OPC_CheckChild3Type, MVT::v8i32,
/*13412*/         OPC_RecordChild4, // #3 = $sampler
/*13413*/         OPC_RecordChild5, // #4 = $dmask
/*13414*/         OPC_RecordChild6, // #5 = $unorm
/*13415*/         OPC_RecordChild7, // #6 = $glc
/*13416*/         OPC_MoveChild, 8,
/*13418*/         OPC_RecordNode, // #7 = $slc
/*13419*/         OPC_MoveParent,
/*13420*/         OPC_MoveChild, 9,
/*13422*/         OPC_RecordNode, // #8 = $lwe
/*13423*/         OPC_MoveParent,
/*13424*/         OPC_MoveChild, 10,
/*13426*/         OPC_RecordNode, // #9 = $da
/*13427*/         OPC_MoveParent,
/*13428*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13473
/*13431*/           OPC_EmitMergeInputChains1_0,
/*13432*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13435*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13438*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13441*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13444*/           OPC_EmitInteger, MVT::i1, 0, 
/*13447*/           OPC_EmitInteger, MVT::i1, 0, 
/*13450*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13453*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13456*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13473*/         /*SwitchType*/ 42, MVT::v2f32,// ->13517
/*13475*/           OPC_EmitMergeInputChains1_0,
/*13476*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13479*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13482*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13485*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13488*/           OPC_EmitInteger, MVT::i1, 0, 
/*13491*/           OPC_EmitInteger, MVT::i1, 0, 
/*13494*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13497*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13500*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13517*/         /*SwitchType*/ 42, MVT::v4f32,// ->13561
/*13519*/           OPC_EmitMergeInputChains1_0,
/*13520*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13523*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13526*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13529*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13532*/           OPC_EmitInteger, MVT::i1, 0, 
/*13535*/           OPC_EmitInteger, MVT::i1, 0, 
/*13538*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13541*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13544*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13561*/         0, // EndSwitchType
/*13562*/       0, /*End of Scope*/
/*13563*/     /*Scope*/ 23|128,6/*791*/, /*->14356*/
/*13565*/       OPC_CheckChild1Integer, 45|128,3/*429*/, 
/*13568*/       OPC_RecordChild2, // #1 = $addr
/*13569*/       OPC_Scope, 27|128,1/*155*/, /*->13727*/ // 5 children in Scope
/*13572*/         OPC_CheckChild2Type, MVT::f32,
/*13574*/         OPC_RecordChild3, // #2 = $rsrc
/*13575*/         OPC_CheckChild3Type, MVT::v8i32,
/*13577*/         OPC_RecordChild4, // #3 = $sampler
/*13578*/         OPC_RecordChild5, // #4 = $dmask
/*13579*/         OPC_RecordChild6, // #5 = $unorm
/*13580*/         OPC_RecordChild7, // #6 = $glc
/*13581*/         OPC_MoveChild, 8,
/*13583*/         OPC_RecordNode, // #7 = $slc
/*13584*/         OPC_MoveParent,
/*13585*/         OPC_MoveChild, 9,
/*13587*/         OPC_RecordNode, // #8 = $lwe
/*13588*/         OPC_MoveParent,
/*13589*/         OPC_MoveChild, 10,
/*13591*/         OPC_RecordNode, // #9 = $da
/*13592*/         OPC_MoveParent,
/*13593*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13638
/*13596*/           OPC_EmitMergeInputChains1_0,
/*13597*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13600*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13603*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13606*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13609*/           OPC_EmitInteger, MVT::i1, 0, 
/*13612*/           OPC_EmitInteger, MVT::i1, 0, 
/*13615*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13618*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13638*/         /*SwitchType*/ 42, MVT::v2f32,// ->13682
/*13640*/           OPC_EmitMergeInputChains1_0,
/*13641*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13644*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13647*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13650*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13653*/           OPC_EmitInteger, MVT::i1, 0, 
/*13656*/           OPC_EmitInteger, MVT::i1, 0, 
/*13659*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13662*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13665*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13682*/         /*SwitchType*/ 42, MVT::v4f32,// ->13726
/*13684*/           OPC_EmitMergeInputChains1_0,
/*13685*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13688*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13691*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13694*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13697*/           OPC_EmitInteger, MVT::i1, 0, 
/*13700*/           OPC_EmitInteger, MVT::i1, 0, 
/*13703*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13706*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13726*/         0, // EndSwitchType
/*13727*/       /*Scope*/ 27|128,1/*155*/, /*->13884*/
/*13729*/         OPC_CheckChild2Type, MVT::v2f32,
/*13731*/         OPC_RecordChild3, // #2 = $rsrc
/*13732*/         OPC_CheckChild3Type, MVT::v8i32,
/*13734*/         OPC_RecordChild4, // #3 = $sampler
/*13735*/         OPC_RecordChild5, // #4 = $dmask
/*13736*/         OPC_RecordChild6, // #5 = $unorm
/*13737*/         OPC_RecordChild7, // #6 = $glc
/*13738*/         OPC_MoveChild, 8,
/*13740*/         OPC_RecordNode, // #7 = $slc
/*13741*/         OPC_MoveParent,
/*13742*/         OPC_MoveChild, 9,
/*13744*/         OPC_RecordNode, // #8 = $lwe
/*13745*/         OPC_MoveParent,
/*13746*/         OPC_MoveChild, 10,
/*13748*/         OPC_RecordNode, // #9 = $da
/*13749*/         OPC_MoveParent,
/*13750*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13795
/*13753*/           OPC_EmitMergeInputChains1_0,
/*13754*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13757*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13760*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13763*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13766*/           OPC_EmitInteger, MVT::i1, 0, 
/*13769*/           OPC_EmitInteger, MVT::i1, 0, 
/*13772*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13775*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13795*/         /*SwitchType*/ 42, MVT::v2f32,// ->13839
/*13797*/           OPC_EmitMergeInputChains1_0,
/*13798*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13801*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13804*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13807*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13810*/           OPC_EmitInteger, MVT::i1, 0, 
/*13813*/           OPC_EmitInteger, MVT::i1, 0, 
/*13816*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13819*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13839*/         /*SwitchType*/ 42, MVT::v4f32,// ->13883
/*13841*/           OPC_EmitMergeInputChains1_0,
/*13842*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13845*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13848*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13851*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13854*/           OPC_EmitInteger, MVT::i1, 0, 
/*13857*/           OPC_EmitInteger, MVT::i1, 0, 
/*13860*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13863*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13883*/         0, // EndSwitchType
/*13884*/       /*Scope*/ 27|128,1/*155*/, /*->14041*/
/*13886*/         OPC_CheckChild2Type, MVT::v4f32,
/*13888*/         OPC_RecordChild3, // #2 = $rsrc
/*13889*/         OPC_CheckChild3Type, MVT::v8i32,
/*13891*/         OPC_RecordChild4, // #3 = $sampler
/*13892*/         OPC_RecordChild5, // #4 = $dmask
/*13893*/         OPC_RecordChild6, // #5 = $unorm
/*13894*/         OPC_RecordChild7, // #6 = $glc
/*13895*/         OPC_MoveChild, 8,
/*13897*/         OPC_RecordNode, // #7 = $slc
/*13898*/         OPC_MoveParent,
/*13899*/         OPC_MoveChild, 9,
/*13901*/         OPC_RecordNode, // #8 = $lwe
/*13902*/         OPC_MoveParent,
/*13903*/         OPC_MoveChild, 10,
/*13905*/         OPC_RecordNode, // #9 = $da
/*13906*/         OPC_MoveParent,
/*13907*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13952
/*13910*/           OPC_EmitMergeInputChains1_0,
/*13911*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13914*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13917*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13920*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13923*/           OPC_EmitInteger, MVT::i1, 0, 
/*13926*/           OPC_EmitInteger, MVT::i1, 0, 
/*13929*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13932*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13935*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13952*/         /*SwitchType*/ 42, MVT::v2f32,// ->13996
/*13954*/           OPC_EmitMergeInputChains1_0,
/*13955*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13958*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13961*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13964*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13967*/           OPC_EmitInteger, MVT::i1, 0, 
/*13970*/           OPC_EmitInteger, MVT::i1, 0, 
/*13973*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13976*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13979*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13996*/         /*SwitchType*/ 42, MVT::v4f32,// ->14040
/*13998*/           OPC_EmitMergeInputChains1_0,
/*13999*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14002*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14005*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14008*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14011*/           OPC_EmitInteger, MVT::i1, 0, 
/*14014*/           OPC_EmitInteger, MVT::i1, 0, 
/*14017*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14020*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14040*/         0, // EndSwitchType
/*14041*/       /*Scope*/ 27|128,1/*155*/, /*->14198*/
/*14043*/         OPC_CheckChild2Type, MVT::v8f32,
/*14045*/         OPC_RecordChild3, // #2 = $rsrc
/*14046*/         OPC_CheckChild3Type, MVT::v8i32,
/*14048*/         OPC_RecordChild4, // #3 = $sampler
/*14049*/         OPC_RecordChild5, // #4 = $dmask
/*14050*/         OPC_RecordChild6, // #5 = $unorm
/*14051*/         OPC_RecordChild7, // #6 = $glc
/*14052*/         OPC_MoveChild, 8,
/*14054*/         OPC_RecordNode, // #7 = $slc
/*14055*/         OPC_MoveParent,
/*14056*/         OPC_MoveChild, 9,
/*14058*/         OPC_RecordNode, // #8 = $lwe
/*14059*/         OPC_MoveParent,
/*14060*/         OPC_MoveChild, 10,
/*14062*/         OPC_RecordNode, // #9 = $da
/*14063*/         OPC_MoveParent,
/*14064*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14109
/*14067*/           OPC_EmitMergeInputChains1_0,
/*14068*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14071*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14074*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14077*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14080*/           OPC_EmitInteger, MVT::i1, 0, 
/*14083*/           OPC_EmitInteger, MVT::i1, 0, 
/*14086*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14089*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14092*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14109*/         /*SwitchType*/ 42, MVT::v2f32,// ->14153
/*14111*/           OPC_EmitMergeInputChains1_0,
/*14112*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14115*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14118*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14121*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14124*/           OPC_EmitInteger, MVT::i1, 0, 
/*14127*/           OPC_EmitInteger, MVT::i1, 0, 
/*14130*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14133*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14136*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14153*/         /*SwitchType*/ 42, MVT::v4f32,// ->14197
/*14155*/           OPC_EmitMergeInputChains1_0,
/*14156*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14159*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14162*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14165*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14168*/           OPC_EmitInteger, MVT::i1, 0, 
/*14171*/           OPC_EmitInteger, MVT::i1, 0, 
/*14174*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14177*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14197*/         0, // EndSwitchType
/*14198*/       /*Scope*/ 27|128,1/*155*/, /*->14355*/
/*14200*/         OPC_CheckChild2Type, MVT::v16f32,
/*14202*/         OPC_RecordChild3, // #2 = $rsrc
/*14203*/         OPC_CheckChild3Type, MVT::v8i32,
/*14205*/         OPC_RecordChild4, // #3 = $sampler
/*14206*/         OPC_RecordChild5, // #4 = $dmask
/*14207*/         OPC_RecordChild6, // #5 = $unorm
/*14208*/         OPC_RecordChild7, // #6 = $glc
/*14209*/         OPC_MoveChild, 8,
/*14211*/         OPC_RecordNode, // #7 = $slc
/*14212*/         OPC_MoveParent,
/*14213*/         OPC_MoveChild, 9,
/*14215*/         OPC_RecordNode, // #8 = $lwe
/*14216*/         OPC_MoveParent,
/*14217*/         OPC_MoveChild, 10,
/*14219*/         OPC_RecordNode, // #9 = $da
/*14220*/         OPC_MoveParent,
/*14221*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14266
/*14224*/           OPC_EmitMergeInputChains1_0,
/*14225*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14228*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14231*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14234*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14237*/           OPC_EmitInteger, MVT::i1, 0, 
/*14240*/           OPC_EmitInteger, MVT::i1, 0, 
/*14243*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14246*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14249*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14266*/         /*SwitchType*/ 42, MVT::v2f32,// ->14310
/*14268*/           OPC_EmitMergeInputChains1_0,
/*14269*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14272*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14275*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14278*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14281*/           OPC_EmitInteger, MVT::i1, 0, 
/*14284*/           OPC_EmitInteger, MVT::i1, 0, 
/*14287*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14290*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14293*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14310*/         /*SwitchType*/ 42, MVT::v4f32,// ->14354
/*14312*/           OPC_EmitMergeInputChains1_0,
/*14313*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14316*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14319*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14322*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14325*/           OPC_EmitInteger, MVT::i1, 0, 
/*14328*/           OPC_EmitInteger, MVT::i1, 0, 
/*14331*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14334*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14337*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14354*/         0, // EndSwitchType
/*14355*/       0, /*End of Scope*/
/*14356*/     /*Scope*/ 23|128,6/*791*/, /*->15149*/
/*14358*/       OPC_CheckChild1Integer, 64|128,3/*448*/, 
/*14361*/       OPC_RecordChild2, // #1 = $addr
/*14362*/       OPC_Scope, 27|128,1/*155*/, /*->14520*/ // 5 children in Scope
/*14365*/         OPC_CheckChild2Type, MVT::f32,
/*14367*/         OPC_RecordChild3, // #2 = $rsrc
/*14368*/         OPC_CheckChild3Type, MVT::v8i32,
/*14370*/         OPC_RecordChild4, // #3 = $sampler
/*14371*/         OPC_RecordChild5, // #4 = $dmask
/*14372*/         OPC_RecordChild6, // #5 = $unorm
/*14373*/         OPC_RecordChild7, // #6 = $glc
/*14374*/         OPC_MoveChild, 8,
/*14376*/         OPC_RecordNode, // #7 = $slc
/*14377*/         OPC_MoveParent,
/*14378*/         OPC_MoveChild, 9,
/*14380*/         OPC_RecordNode, // #8 = $lwe
/*14381*/         OPC_MoveParent,
/*14382*/         OPC_MoveChild, 10,
/*14384*/         OPC_RecordNode, // #9 = $da
/*14385*/         OPC_MoveParent,
/*14386*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14431
/*14389*/           OPC_EmitMergeInputChains1_0,
/*14390*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14396*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14399*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14402*/           OPC_EmitInteger, MVT::i1, 0, 
/*14405*/           OPC_EmitInteger, MVT::i1, 0, 
/*14408*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14411*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14431*/         /*SwitchType*/ 42, MVT::v2f32,// ->14475
/*14433*/           OPC_EmitMergeInputChains1_0,
/*14434*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14437*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14440*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14443*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14446*/           OPC_EmitInteger, MVT::i1, 0, 
/*14449*/           OPC_EmitInteger, MVT::i1, 0, 
/*14452*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14455*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14475*/         /*SwitchType*/ 42, MVT::v4f32,// ->14519
/*14477*/           OPC_EmitMergeInputChains1_0,
/*14478*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14481*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14484*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14487*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14490*/           OPC_EmitInteger, MVT::i1, 0, 
/*14493*/           OPC_EmitInteger, MVT::i1, 0, 
/*14496*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14499*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14519*/         0, // EndSwitchType
/*14520*/       /*Scope*/ 27|128,1/*155*/, /*->14677*/
/*14522*/         OPC_CheckChild2Type, MVT::v2f32,
/*14524*/         OPC_RecordChild3, // #2 = $rsrc
/*14525*/         OPC_CheckChild3Type, MVT::v8i32,
/*14527*/         OPC_RecordChild4, // #3 = $sampler
/*14528*/         OPC_RecordChild5, // #4 = $dmask
/*14529*/         OPC_RecordChild6, // #5 = $unorm
/*14530*/         OPC_RecordChild7, // #6 = $glc
/*14531*/         OPC_MoveChild, 8,
/*14533*/         OPC_RecordNode, // #7 = $slc
/*14534*/         OPC_MoveParent,
/*14535*/         OPC_MoveChild, 9,
/*14537*/         OPC_RecordNode, // #8 = $lwe
/*14538*/         OPC_MoveParent,
/*14539*/         OPC_MoveChild, 10,
/*14541*/         OPC_RecordNode, // #9 = $da
/*14542*/         OPC_MoveParent,
/*14543*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14588
/*14546*/           OPC_EmitMergeInputChains1_0,
/*14547*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14550*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14553*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14556*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14559*/           OPC_EmitInteger, MVT::i1, 0, 
/*14562*/           OPC_EmitInteger, MVT::i1, 0, 
/*14565*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14568*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14571*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14588*/         /*SwitchType*/ 42, MVT::v2f32,// ->14632
/*14590*/           OPC_EmitMergeInputChains1_0,
/*14591*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14594*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14597*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14600*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14603*/           OPC_EmitInteger, MVT::i1, 0, 
/*14606*/           OPC_EmitInteger, MVT::i1, 0, 
/*14609*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14612*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14615*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14632*/         /*SwitchType*/ 42, MVT::v4f32,// ->14676
/*14634*/           OPC_EmitMergeInputChains1_0,
/*14635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14638*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14641*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14644*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14647*/           OPC_EmitInteger, MVT::i1, 0, 
/*14650*/           OPC_EmitInteger, MVT::i1, 0, 
/*14653*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14656*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14659*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14676*/         0, // EndSwitchType
/*14677*/       /*Scope*/ 27|128,1/*155*/, /*->14834*/
/*14679*/         OPC_CheckChild2Type, MVT::v4f32,
/*14681*/         OPC_RecordChild3, // #2 = $rsrc
/*14682*/         OPC_CheckChild3Type, MVT::v8i32,
/*14684*/         OPC_RecordChild4, // #3 = $sampler
/*14685*/         OPC_RecordChild5, // #4 = $dmask
/*14686*/         OPC_RecordChild6, // #5 = $unorm
/*14687*/         OPC_RecordChild7, // #6 = $glc
/*14688*/         OPC_MoveChild, 8,
/*14690*/         OPC_RecordNode, // #7 = $slc
/*14691*/         OPC_MoveParent,
/*14692*/         OPC_MoveChild, 9,
/*14694*/         OPC_RecordNode, // #8 = $lwe
/*14695*/         OPC_MoveParent,
/*14696*/         OPC_MoveChild, 10,
/*14698*/         OPC_RecordNode, // #9 = $da
/*14699*/         OPC_MoveParent,
/*14700*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14745
/*14703*/           OPC_EmitMergeInputChains1_0,
/*14704*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14707*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14710*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14713*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14716*/           OPC_EmitInteger, MVT::i1, 0, 
/*14719*/           OPC_EmitInteger, MVT::i1, 0, 
/*14722*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14725*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14728*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14745*/         /*SwitchType*/ 42, MVT::v2f32,// ->14789
/*14747*/           OPC_EmitMergeInputChains1_0,
/*14748*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14751*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14754*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14757*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14760*/           OPC_EmitInteger, MVT::i1, 0, 
/*14763*/           OPC_EmitInteger, MVT::i1, 0, 
/*14766*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14769*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14772*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14789*/         /*SwitchType*/ 42, MVT::v4f32,// ->14833
/*14791*/           OPC_EmitMergeInputChains1_0,
/*14792*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14795*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14798*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14801*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14804*/           OPC_EmitInteger, MVT::i1, 0, 
/*14807*/           OPC_EmitInteger, MVT::i1, 0, 
/*14810*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14813*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14833*/         0, // EndSwitchType
/*14834*/       /*Scope*/ 27|128,1/*155*/, /*->14991*/
/*14836*/         OPC_CheckChild2Type, MVT::v8f32,
/*14838*/         OPC_RecordChild3, // #2 = $rsrc
/*14839*/         OPC_CheckChild3Type, MVT::v8i32,
/*14841*/         OPC_RecordChild4, // #3 = $sampler
/*14842*/         OPC_RecordChild5, // #4 = $dmask
/*14843*/         OPC_RecordChild6, // #5 = $unorm
/*14844*/         OPC_RecordChild7, // #6 = $glc
/*14845*/         OPC_MoveChild, 8,
/*14847*/         OPC_RecordNode, // #7 = $slc
/*14848*/         OPC_MoveParent,
/*14849*/         OPC_MoveChild, 9,
/*14851*/         OPC_RecordNode, // #8 = $lwe
/*14852*/         OPC_MoveParent,
/*14853*/         OPC_MoveChild, 10,
/*14855*/         OPC_RecordNode, // #9 = $da
/*14856*/         OPC_MoveParent,
/*14857*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14902
/*14860*/           OPC_EmitMergeInputChains1_0,
/*14861*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14864*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14867*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14870*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14873*/           OPC_EmitInteger, MVT::i1, 0, 
/*14876*/           OPC_EmitInteger, MVT::i1, 0, 
/*14879*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14882*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14885*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14902*/         /*SwitchType*/ 42, MVT::v2f32,// ->14946
/*14904*/           OPC_EmitMergeInputChains1_0,
/*14905*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14908*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14911*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14914*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14917*/           OPC_EmitInteger, MVT::i1, 0, 
/*14920*/           OPC_EmitInteger, MVT::i1, 0, 
/*14923*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14926*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14929*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14946*/         /*SwitchType*/ 42, MVT::v4f32,// ->14990
/*14948*/           OPC_EmitMergeInputChains1_0,
/*14949*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14952*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14961*/           OPC_EmitInteger, MVT::i1, 0, 
/*14964*/           OPC_EmitInteger, MVT::i1, 0, 
/*14967*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14970*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14990*/         0, // EndSwitchType
/*14991*/       /*Scope*/ 27|128,1/*155*/, /*->15148*/
/*14993*/         OPC_CheckChild2Type, MVT::v16f32,
/*14995*/         OPC_RecordChild3, // #2 = $rsrc
/*14996*/         OPC_CheckChild3Type, MVT::v8i32,
/*14998*/         OPC_RecordChild4, // #3 = $sampler
/*14999*/         OPC_RecordChild5, // #4 = $dmask
/*15000*/         OPC_RecordChild6, // #5 = $unorm
/*15001*/         OPC_RecordChild7, // #6 = $glc
/*15002*/         OPC_MoveChild, 8,
/*15004*/         OPC_RecordNode, // #7 = $slc
/*15005*/         OPC_MoveParent,
/*15006*/         OPC_MoveChild, 9,
/*15008*/         OPC_RecordNode, // #8 = $lwe
/*15009*/         OPC_MoveParent,
/*15010*/         OPC_MoveChild, 10,
/*15012*/         OPC_RecordNode, // #9 = $da
/*15013*/         OPC_MoveParent,
/*15014*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15059
/*15017*/           OPC_EmitMergeInputChains1_0,
/*15018*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15021*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15024*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15027*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15030*/           OPC_EmitInteger, MVT::i1, 0, 
/*15033*/           OPC_EmitInteger, MVT::i1, 0, 
/*15036*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15039*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15042*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15059*/         /*SwitchType*/ 42, MVT::v2f32,// ->15103
/*15061*/           OPC_EmitMergeInputChains1_0,
/*15062*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15065*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15068*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15071*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15074*/           OPC_EmitInteger, MVT::i1, 0, 
/*15077*/           OPC_EmitInteger, MVT::i1, 0, 
/*15080*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15083*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15086*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15103*/         /*SwitchType*/ 42, MVT::v4f32,// ->15147
/*15105*/           OPC_EmitMergeInputChains1_0,
/*15106*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15109*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15112*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15115*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15118*/           OPC_EmitInteger, MVT::i1, 0, 
/*15121*/           OPC_EmitInteger, MVT::i1, 0, 
/*15124*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15127*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15130*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15147*/         0, // EndSwitchType
/*15148*/       0, /*End of Scope*/
/*15149*/     /*Scope*/ 23|128,6/*791*/, /*->15942*/
/*15151*/       OPC_CheckChild1Integer, 48|128,3/*432*/, 
/*15154*/       OPC_RecordChild2, // #1 = $addr
/*15155*/       OPC_Scope, 27|128,1/*155*/, /*->15313*/ // 5 children in Scope
/*15158*/         OPC_CheckChild2Type, MVT::f32,
/*15160*/         OPC_RecordChild3, // #2 = $rsrc
/*15161*/         OPC_CheckChild3Type, MVT::v8i32,
/*15163*/         OPC_RecordChild4, // #3 = $sampler
/*15164*/         OPC_RecordChild5, // #4 = $dmask
/*15165*/         OPC_RecordChild6, // #5 = $unorm
/*15166*/         OPC_RecordChild7, // #6 = $glc
/*15167*/         OPC_MoveChild, 8,
/*15169*/         OPC_RecordNode, // #7 = $slc
/*15170*/         OPC_MoveParent,
/*15171*/         OPC_MoveChild, 9,
/*15173*/         OPC_RecordNode, // #8 = $lwe
/*15174*/         OPC_MoveParent,
/*15175*/         OPC_MoveChild, 10,
/*15177*/         OPC_RecordNode, // #9 = $da
/*15178*/         OPC_MoveParent,
/*15179*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15224
/*15182*/           OPC_EmitMergeInputChains1_0,
/*15183*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15192*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15195*/           OPC_EmitInteger, MVT::i1, 0, 
/*15198*/           OPC_EmitInteger, MVT::i1, 0, 
/*15201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15204*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15207*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15224*/         /*SwitchType*/ 42, MVT::v2f32,// ->15268
/*15226*/           OPC_EmitMergeInputChains1_0,
/*15227*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15230*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15233*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15236*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15239*/           OPC_EmitInteger, MVT::i1, 0, 
/*15242*/           OPC_EmitInteger, MVT::i1, 0, 
/*15245*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15248*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15268*/         /*SwitchType*/ 42, MVT::v4f32,// ->15312
/*15270*/           OPC_EmitMergeInputChains1_0,
/*15271*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15274*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15277*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15280*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15283*/           OPC_EmitInteger, MVT::i1, 0, 
/*15286*/           OPC_EmitInteger, MVT::i1, 0, 
/*15289*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15292*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15312*/         0, // EndSwitchType
/*15313*/       /*Scope*/ 27|128,1/*155*/, /*->15470*/
/*15315*/         OPC_CheckChild2Type, MVT::v2f32,
/*15317*/         OPC_RecordChild3, // #2 = $rsrc
/*15318*/         OPC_CheckChild3Type, MVT::v8i32,
/*15320*/         OPC_RecordChild4, // #3 = $sampler
/*15321*/         OPC_RecordChild5, // #4 = $dmask
/*15322*/         OPC_RecordChild6, // #5 = $unorm
/*15323*/         OPC_RecordChild7, // #6 = $glc
/*15324*/         OPC_MoveChild, 8,
/*15326*/         OPC_RecordNode, // #7 = $slc
/*15327*/         OPC_MoveParent,
/*15328*/         OPC_MoveChild, 9,
/*15330*/         OPC_RecordNode, // #8 = $lwe
/*15331*/         OPC_MoveParent,
/*15332*/         OPC_MoveChild, 10,
/*15334*/         OPC_RecordNode, // #9 = $da
/*15335*/         OPC_MoveParent,
/*15336*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15381
/*15339*/           OPC_EmitMergeInputChains1_0,
/*15340*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15343*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15346*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15349*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15352*/           OPC_EmitInteger, MVT::i1, 0, 
/*15355*/           OPC_EmitInteger, MVT::i1, 0, 
/*15358*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15361*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15364*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15381*/         /*SwitchType*/ 42, MVT::v2f32,// ->15425
/*15383*/           OPC_EmitMergeInputChains1_0,
/*15384*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15387*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15390*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15393*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15396*/           OPC_EmitInteger, MVT::i1, 0, 
/*15399*/           OPC_EmitInteger, MVT::i1, 0, 
/*15402*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15405*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15425*/         /*SwitchType*/ 42, MVT::v4f32,// ->15469
/*15427*/           OPC_EmitMergeInputChains1_0,
/*15428*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15431*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15434*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15437*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15440*/           OPC_EmitInteger, MVT::i1, 0, 
/*15443*/           OPC_EmitInteger, MVT::i1, 0, 
/*15446*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15449*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15452*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15469*/         0, // EndSwitchType
/*15470*/       /*Scope*/ 27|128,1/*155*/, /*->15627*/
/*15472*/         OPC_CheckChild2Type, MVT::v4f32,
/*15474*/         OPC_RecordChild3, // #2 = $rsrc
/*15475*/         OPC_CheckChild3Type, MVT::v8i32,
/*15477*/         OPC_RecordChild4, // #3 = $sampler
/*15478*/         OPC_RecordChild5, // #4 = $dmask
/*15479*/         OPC_RecordChild6, // #5 = $unorm
/*15480*/         OPC_RecordChild7, // #6 = $glc
/*15481*/         OPC_MoveChild, 8,
/*15483*/         OPC_RecordNode, // #7 = $slc
/*15484*/         OPC_MoveParent,
/*15485*/         OPC_MoveChild, 9,
/*15487*/         OPC_RecordNode, // #8 = $lwe
/*15488*/         OPC_MoveParent,
/*15489*/         OPC_MoveChild, 10,
/*15491*/         OPC_RecordNode, // #9 = $da
/*15492*/         OPC_MoveParent,
/*15493*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15538
/*15496*/           OPC_EmitMergeInputChains1_0,
/*15497*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15500*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15503*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15506*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15509*/           OPC_EmitInteger, MVT::i1, 0, 
/*15512*/           OPC_EmitInteger, MVT::i1, 0, 
/*15515*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15518*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15521*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15538*/         /*SwitchType*/ 42, MVT::v2f32,// ->15582
/*15540*/           OPC_EmitMergeInputChains1_0,
/*15541*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15544*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15547*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15550*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15553*/           OPC_EmitInteger, MVT::i1, 0, 
/*15556*/           OPC_EmitInteger, MVT::i1, 0, 
/*15559*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15562*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15565*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15582*/         /*SwitchType*/ 42, MVT::v4f32,// ->15626
/*15584*/           OPC_EmitMergeInputChains1_0,
/*15585*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15588*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15591*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15594*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15597*/           OPC_EmitInteger, MVT::i1, 0, 
/*15600*/           OPC_EmitInteger, MVT::i1, 0, 
/*15603*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15606*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15626*/         0, // EndSwitchType
/*15627*/       /*Scope*/ 27|128,1/*155*/, /*->15784*/
/*15629*/         OPC_CheckChild2Type, MVT::v8f32,
/*15631*/         OPC_RecordChild3, // #2 = $rsrc
/*15632*/         OPC_CheckChild3Type, MVT::v8i32,
/*15634*/         OPC_RecordChild4, // #3 = $sampler
/*15635*/         OPC_RecordChild5, // #4 = $dmask
/*15636*/         OPC_RecordChild6, // #5 = $unorm
/*15637*/         OPC_RecordChild7, // #6 = $glc
/*15638*/         OPC_MoveChild, 8,
/*15640*/         OPC_RecordNode, // #7 = $slc
/*15641*/         OPC_MoveParent,
/*15642*/         OPC_MoveChild, 9,
/*15644*/         OPC_RecordNode, // #8 = $lwe
/*15645*/         OPC_MoveParent,
/*15646*/         OPC_MoveChild, 10,
/*15648*/         OPC_RecordNode, // #9 = $da
/*15649*/         OPC_MoveParent,
/*15650*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15695
/*15653*/           OPC_EmitMergeInputChains1_0,
/*15654*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15657*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15660*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15663*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15666*/           OPC_EmitInteger, MVT::i1, 0, 
/*15669*/           OPC_EmitInteger, MVT::i1, 0, 
/*15672*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15675*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15678*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15695*/         /*SwitchType*/ 42, MVT::v2f32,// ->15739
/*15697*/           OPC_EmitMergeInputChains1_0,
/*15698*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15701*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15704*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15707*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15710*/           OPC_EmitInteger, MVT::i1, 0, 
/*15713*/           OPC_EmitInteger, MVT::i1, 0, 
/*15716*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15719*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15722*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15739*/         /*SwitchType*/ 42, MVT::v4f32,// ->15783
/*15741*/           OPC_EmitMergeInputChains1_0,
/*15742*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15745*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15748*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15751*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15754*/           OPC_EmitInteger, MVT::i1, 0, 
/*15757*/           OPC_EmitInteger, MVT::i1, 0, 
/*15760*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15763*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15766*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15783*/         0, // EndSwitchType
/*15784*/       /*Scope*/ 27|128,1/*155*/, /*->15941*/
/*15786*/         OPC_CheckChild2Type, MVT::v16f32,
/*15788*/         OPC_RecordChild3, // #2 = $rsrc
/*15789*/         OPC_CheckChild3Type, MVT::v8i32,
/*15791*/         OPC_RecordChild4, // #3 = $sampler
/*15792*/         OPC_RecordChild5, // #4 = $dmask
/*15793*/         OPC_RecordChild6, // #5 = $unorm
/*15794*/         OPC_RecordChild7, // #6 = $glc
/*15795*/         OPC_MoveChild, 8,
/*15797*/         OPC_RecordNode, // #7 = $slc
/*15798*/         OPC_MoveParent,
/*15799*/         OPC_MoveChild, 9,
/*15801*/         OPC_RecordNode, // #8 = $lwe
/*15802*/         OPC_MoveParent,
/*15803*/         OPC_MoveChild, 10,
/*15805*/         OPC_RecordNode, // #9 = $da
/*15806*/         OPC_MoveParent,
/*15807*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15852
/*15810*/           OPC_EmitMergeInputChains1_0,
/*15811*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15814*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15817*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15820*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15823*/           OPC_EmitInteger, MVT::i1, 0, 
/*15826*/           OPC_EmitInteger, MVT::i1, 0, 
/*15829*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15832*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15835*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15852*/         /*SwitchType*/ 42, MVT::v2f32,// ->15896
/*15854*/           OPC_EmitMergeInputChains1_0,
/*15855*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15858*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15861*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15864*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15867*/           OPC_EmitInteger, MVT::i1, 0, 
/*15870*/           OPC_EmitInteger, MVT::i1, 0, 
/*15873*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15876*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15879*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15896*/         /*SwitchType*/ 42, MVT::v4f32,// ->15940
/*15898*/           OPC_EmitMergeInputChains1_0,
/*15899*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15902*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15905*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15908*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15911*/           OPC_EmitInteger, MVT::i1, 0, 
/*15914*/           OPC_EmitInteger, MVT::i1, 0, 
/*15917*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15920*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15923*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15940*/         0, // EndSwitchType
/*15941*/       0, /*End of Scope*/
/*15942*/     /*Scope*/ 23|128,6/*791*/, /*->16735*/
/*15944*/       OPC_CheckChild1Integer, 53|128,3/*437*/, 
/*15947*/       OPC_RecordChild2, // #1 = $addr
/*15948*/       OPC_Scope, 27|128,1/*155*/, /*->16106*/ // 5 children in Scope
/*15951*/         OPC_CheckChild2Type, MVT::f32,
/*15953*/         OPC_RecordChild3, // #2 = $rsrc
/*15954*/         OPC_CheckChild3Type, MVT::v8i32,
/*15956*/         OPC_RecordChild4, // #3 = $sampler
/*15957*/         OPC_RecordChild5, // #4 = $dmask
/*15958*/         OPC_RecordChild6, // #5 = $unorm
/*15959*/         OPC_RecordChild7, // #6 = $glc
/*15960*/         OPC_MoveChild, 8,
/*15962*/         OPC_RecordNode, // #7 = $slc
/*15963*/         OPC_MoveParent,
/*15964*/         OPC_MoveChild, 9,
/*15966*/         OPC_RecordNode, // #8 = $lwe
/*15967*/         OPC_MoveParent,
/*15968*/         OPC_MoveChild, 10,
/*15970*/         OPC_RecordNode, // #9 = $da
/*15971*/         OPC_MoveParent,
/*15972*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16017
/*15975*/           OPC_EmitMergeInputChains1_0,
/*15976*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15979*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15982*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15985*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15988*/           OPC_EmitInteger, MVT::i1, 0, 
/*15991*/           OPC_EmitInteger, MVT::i1, 0, 
/*15994*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15997*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16017*/         /*SwitchType*/ 42, MVT::v2f32,// ->16061
/*16019*/           OPC_EmitMergeInputChains1_0,
/*16020*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16023*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16026*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16029*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16032*/           OPC_EmitInteger, MVT::i1, 0, 
/*16035*/           OPC_EmitInteger, MVT::i1, 0, 
/*16038*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16041*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16061*/         /*SwitchType*/ 42, MVT::v4f32,// ->16105
/*16063*/           OPC_EmitMergeInputChains1_0,
/*16064*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16067*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16070*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16073*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16076*/           OPC_EmitInteger, MVT::i1, 0, 
/*16079*/           OPC_EmitInteger, MVT::i1, 0, 
/*16082*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16085*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16088*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16105*/         0, // EndSwitchType
/*16106*/       /*Scope*/ 27|128,1/*155*/, /*->16263*/
/*16108*/         OPC_CheckChild2Type, MVT::v2f32,
/*16110*/         OPC_RecordChild3, // #2 = $rsrc
/*16111*/         OPC_CheckChild3Type, MVT::v8i32,
/*16113*/         OPC_RecordChild4, // #3 = $sampler
/*16114*/         OPC_RecordChild5, // #4 = $dmask
/*16115*/         OPC_RecordChild6, // #5 = $unorm
/*16116*/         OPC_RecordChild7, // #6 = $glc
/*16117*/         OPC_MoveChild, 8,
/*16119*/         OPC_RecordNode, // #7 = $slc
/*16120*/         OPC_MoveParent,
/*16121*/         OPC_MoveChild, 9,
/*16123*/         OPC_RecordNode, // #8 = $lwe
/*16124*/         OPC_MoveParent,
/*16125*/         OPC_MoveChild, 10,
/*16127*/         OPC_RecordNode, // #9 = $da
/*16128*/         OPC_MoveParent,
/*16129*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16174
/*16132*/           OPC_EmitMergeInputChains1_0,
/*16133*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16136*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16139*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16142*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16145*/           OPC_EmitInteger, MVT::i1, 0, 
/*16148*/           OPC_EmitInteger, MVT::i1, 0, 
/*16151*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16154*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16174*/         /*SwitchType*/ 42, MVT::v2f32,// ->16218
/*16176*/           OPC_EmitMergeInputChains1_0,
/*16177*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16180*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16183*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16186*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16189*/           OPC_EmitInteger, MVT::i1, 0, 
/*16192*/           OPC_EmitInteger, MVT::i1, 0, 
/*16195*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16198*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16201*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16218*/         /*SwitchType*/ 42, MVT::v4f32,// ->16262
/*16220*/           OPC_EmitMergeInputChains1_0,
/*16221*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16224*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16227*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16230*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16233*/           OPC_EmitInteger, MVT::i1, 0, 
/*16236*/           OPC_EmitInteger, MVT::i1, 0, 
/*16239*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16242*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16262*/         0, // EndSwitchType
/*16263*/       /*Scope*/ 27|128,1/*155*/, /*->16420*/
/*16265*/         OPC_CheckChild2Type, MVT::v4f32,
/*16267*/         OPC_RecordChild3, // #2 = $rsrc
/*16268*/         OPC_CheckChild3Type, MVT::v8i32,
/*16270*/         OPC_RecordChild4, // #3 = $sampler
/*16271*/         OPC_RecordChild5, // #4 = $dmask
/*16272*/         OPC_RecordChild6, // #5 = $unorm
/*16273*/         OPC_RecordChild7, // #6 = $glc
/*16274*/         OPC_MoveChild, 8,
/*16276*/         OPC_RecordNode, // #7 = $slc
/*16277*/         OPC_MoveParent,
/*16278*/         OPC_MoveChild, 9,
/*16280*/         OPC_RecordNode, // #8 = $lwe
/*16281*/         OPC_MoveParent,
/*16282*/         OPC_MoveChild, 10,
/*16284*/         OPC_RecordNode, // #9 = $da
/*16285*/         OPC_MoveParent,
/*16286*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16331
/*16289*/           OPC_EmitMergeInputChains1_0,
/*16290*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16293*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16296*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16299*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16302*/           OPC_EmitInteger, MVT::i1, 0, 
/*16305*/           OPC_EmitInteger, MVT::i1, 0, 
/*16308*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16311*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16314*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16331*/         /*SwitchType*/ 42, MVT::v2f32,// ->16375
/*16333*/           OPC_EmitMergeInputChains1_0,
/*16334*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16337*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16340*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16343*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16346*/           OPC_EmitInteger, MVT::i1, 0, 
/*16349*/           OPC_EmitInteger, MVT::i1, 0, 
/*16352*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16355*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16358*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16375*/         /*SwitchType*/ 42, MVT::v4f32,// ->16419
/*16377*/           OPC_EmitMergeInputChains1_0,
/*16378*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16381*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16384*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16387*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16390*/           OPC_EmitInteger, MVT::i1, 0, 
/*16393*/           OPC_EmitInteger, MVT::i1, 0, 
/*16396*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16399*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16402*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16419*/         0, // EndSwitchType
/*16420*/       /*Scope*/ 27|128,1/*155*/, /*->16577*/
/*16422*/         OPC_CheckChild2Type, MVT::v8f32,
/*16424*/         OPC_RecordChild3, // #2 = $rsrc
/*16425*/         OPC_CheckChild3Type, MVT::v8i32,
/*16427*/         OPC_RecordChild4, // #3 = $sampler
/*16428*/         OPC_RecordChild5, // #4 = $dmask
/*16429*/         OPC_RecordChild6, // #5 = $unorm
/*16430*/         OPC_RecordChild7, // #6 = $glc
/*16431*/         OPC_MoveChild, 8,
/*16433*/         OPC_RecordNode, // #7 = $slc
/*16434*/         OPC_MoveParent,
/*16435*/         OPC_MoveChild, 9,
/*16437*/         OPC_RecordNode, // #8 = $lwe
/*16438*/         OPC_MoveParent,
/*16439*/         OPC_MoveChild, 10,
/*16441*/         OPC_RecordNode, // #9 = $da
/*16442*/         OPC_MoveParent,
/*16443*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16488
/*16446*/           OPC_EmitMergeInputChains1_0,
/*16447*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16450*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16453*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16456*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16459*/           OPC_EmitInteger, MVT::i1, 0, 
/*16462*/           OPC_EmitInteger, MVT::i1, 0, 
/*16465*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16468*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16471*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16488*/         /*SwitchType*/ 42, MVT::v2f32,// ->16532
/*16490*/           OPC_EmitMergeInputChains1_0,
/*16491*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16494*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16497*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16500*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16503*/           OPC_EmitInteger, MVT::i1, 0, 
/*16506*/           OPC_EmitInteger, MVT::i1, 0, 
/*16509*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16512*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16515*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16532*/         /*SwitchType*/ 42, MVT::v4f32,// ->16576
/*16534*/           OPC_EmitMergeInputChains1_0,
/*16535*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16538*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16541*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16544*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16547*/           OPC_EmitInteger, MVT::i1, 0, 
/*16550*/           OPC_EmitInteger, MVT::i1, 0, 
/*16553*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16556*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16576*/         0, // EndSwitchType
/*16577*/       /*Scope*/ 27|128,1/*155*/, /*->16734*/
/*16579*/         OPC_CheckChild2Type, MVT::v16f32,
/*16581*/         OPC_RecordChild3, // #2 = $rsrc
/*16582*/         OPC_CheckChild3Type, MVT::v8i32,
/*16584*/         OPC_RecordChild4, // #3 = $sampler
/*16585*/         OPC_RecordChild5, // #4 = $dmask
/*16586*/         OPC_RecordChild6, // #5 = $unorm
/*16587*/         OPC_RecordChild7, // #6 = $glc
/*16588*/         OPC_MoveChild, 8,
/*16590*/         OPC_RecordNode, // #7 = $slc
/*16591*/         OPC_MoveParent,
/*16592*/         OPC_MoveChild, 9,
/*16594*/         OPC_RecordNode, // #8 = $lwe
/*16595*/         OPC_MoveParent,
/*16596*/         OPC_MoveChild, 10,
/*16598*/         OPC_RecordNode, // #9 = $da
/*16599*/         OPC_MoveParent,
/*16600*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16645
/*16603*/           OPC_EmitMergeInputChains1_0,
/*16604*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16607*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16610*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16613*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16616*/           OPC_EmitInteger, MVT::i1, 0, 
/*16619*/           OPC_EmitInteger, MVT::i1, 0, 
/*16622*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16625*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16628*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16645*/         /*SwitchType*/ 42, MVT::v2f32,// ->16689
/*16647*/           OPC_EmitMergeInputChains1_0,
/*16648*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16651*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16654*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16657*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16660*/           OPC_EmitInteger, MVT::i1, 0, 
/*16663*/           OPC_EmitInteger, MVT::i1, 0, 
/*16666*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16669*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16672*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16689*/         /*SwitchType*/ 42, MVT::v4f32,// ->16733
/*16691*/           OPC_EmitMergeInputChains1_0,
/*16692*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16695*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16698*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16701*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16704*/           OPC_EmitInteger, MVT::i1, 0, 
/*16707*/           OPC_EmitInteger, MVT::i1, 0, 
/*16710*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16713*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16716*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16733*/         0, // EndSwitchType
/*16734*/       0, /*End of Scope*/
/*16735*/     /*Scope*/ 23|128,6/*791*/, /*->17528*/
/*16737*/       OPC_CheckChild1Integer, 55|128,3/*439*/, 
/*16740*/       OPC_RecordChild2, // #1 = $addr
/*16741*/       OPC_Scope, 27|128,1/*155*/, /*->16899*/ // 5 children in Scope
/*16744*/         OPC_CheckChild2Type, MVT::f32,
/*16746*/         OPC_RecordChild3, // #2 = $rsrc
/*16747*/         OPC_CheckChild3Type, MVT::v8i32,
/*16749*/         OPC_RecordChild4, // #3 = $sampler
/*16750*/         OPC_RecordChild5, // #4 = $dmask
/*16751*/         OPC_RecordChild6, // #5 = $unorm
/*16752*/         OPC_RecordChild7, // #6 = $glc
/*16753*/         OPC_MoveChild, 8,
/*16755*/         OPC_RecordNode, // #7 = $slc
/*16756*/         OPC_MoveParent,
/*16757*/         OPC_MoveChild, 9,
/*16759*/         OPC_RecordNode, // #8 = $lwe
/*16760*/         OPC_MoveParent,
/*16761*/         OPC_MoveChild, 10,
/*16763*/         OPC_RecordNode, // #9 = $da
/*16764*/         OPC_MoveParent,
/*16765*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16810
/*16768*/           OPC_EmitMergeInputChains1_0,
/*16769*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16772*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16775*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16778*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16781*/           OPC_EmitInteger, MVT::i1, 0, 
/*16784*/           OPC_EmitInteger, MVT::i1, 0, 
/*16787*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16790*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16793*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16810*/         /*SwitchType*/ 42, MVT::v2f32,// ->16854
/*16812*/           OPC_EmitMergeInputChains1_0,
/*16813*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16816*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16819*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16822*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16825*/           OPC_EmitInteger, MVT::i1, 0, 
/*16828*/           OPC_EmitInteger, MVT::i1, 0, 
/*16831*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16834*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16837*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16854*/         /*SwitchType*/ 42, MVT::v4f32,// ->16898
/*16856*/           OPC_EmitMergeInputChains1_0,
/*16857*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16860*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16863*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16866*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16869*/           OPC_EmitInteger, MVT::i1, 0, 
/*16872*/           OPC_EmitInteger, MVT::i1, 0, 
/*16875*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16878*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16881*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16898*/         0, // EndSwitchType
/*16899*/       /*Scope*/ 27|128,1/*155*/, /*->17056*/
/*16901*/         OPC_CheckChild2Type, MVT::v2f32,
/*16903*/         OPC_RecordChild3, // #2 = $rsrc
/*16904*/         OPC_CheckChild3Type, MVT::v8i32,
/*16906*/         OPC_RecordChild4, // #3 = $sampler
/*16907*/         OPC_RecordChild5, // #4 = $dmask
/*16908*/         OPC_RecordChild6, // #5 = $unorm
/*16909*/         OPC_RecordChild7, // #6 = $glc
/*16910*/         OPC_MoveChild, 8,
/*16912*/         OPC_RecordNode, // #7 = $slc
/*16913*/         OPC_MoveParent,
/*16914*/         OPC_MoveChild, 9,
/*16916*/         OPC_RecordNode, // #8 = $lwe
/*16917*/         OPC_MoveParent,
/*16918*/         OPC_MoveChild, 10,
/*16920*/         OPC_RecordNode, // #9 = $da
/*16921*/         OPC_MoveParent,
/*16922*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16967
/*16925*/           OPC_EmitMergeInputChains1_0,
/*16926*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16929*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16932*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16935*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16938*/           OPC_EmitInteger, MVT::i1, 0, 
/*16941*/           OPC_EmitInteger, MVT::i1, 0, 
/*16944*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16947*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16967*/         /*SwitchType*/ 42, MVT::v2f32,// ->17011
/*16969*/           OPC_EmitMergeInputChains1_0,
/*16970*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16973*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16976*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16979*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16982*/           OPC_EmitInteger, MVT::i1, 0, 
/*16985*/           OPC_EmitInteger, MVT::i1, 0, 
/*16988*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16991*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17011*/         /*SwitchType*/ 42, MVT::v4f32,// ->17055
/*17013*/           OPC_EmitMergeInputChains1_0,
/*17014*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17017*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17020*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17023*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17026*/           OPC_EmitInteger, MVT::i1, 0, 
/*17029*/           OPC_EmitInteger, MVT::i1, 0, 
/*17032*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17035*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17055*/         0, // EndSwitchType
/*17056*/       /*Scope*/ 27|128,1/*155*/, /*->17213*/
/*17058*/         OPC_CheckChild2Type, MVT::v4f32,
/*17060*/         OPC_RecordChild3, // #2 = $rsrc
/*17061*/         OPC_CheckChild3Type, MVT::v8i32,
/*17063*/         OPC_RecordChild4, // #3 = $sampler
/*17064*/         OPC_RecordChild5, // #4 = $dmask
/*17065*/         OPC_RecordChild6, // #5 = $unorm
/*17066*/         OPC_RecordChild7, // #6 = $glc
/*17067*/         OPC_MoveChild, 8,
/*17069*/         OPC_RecordNode, // #7 = $slc
/*17070*/         OPC_MoveParent,
/*17071*/         OPC_MoveChild, 9,
/*17073*/         OPC_RecordNode, // #8 = $lwe
/*17074*/         OPC_MoveParent,
/*17075*/         OPC_MoveChild, 10,
/*17077*/         OPC_RecordNode, // #9 = $da
/*17078*/         OPC_MoveParent,
/*17079*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17124
/*17082*/           OPC_EmitMergeInputChains1_0,
/*17083*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17086*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17089*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17092*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17095*/           OPC_EmitInteger, MVT::i1, 0, 
/*17098*/           OPC_EmitInteger, MVT::i1, 0, 
/*17101*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17104*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17107*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17124*/         /*SwitchType*/ 42, MVT::v2f32,// ->17168
/*17126*/           OPC_EmitMergeInputChains1_0,
/*17127*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17130*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17133*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17136*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17139*/           OPC_EmitInteger, MVT::i1, 0, 
/*17142*/           OPC_EmitInteger, MVT::i1, 0, 
/*17145*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17148*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17151*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17168*/         /*SwitchType*/ 42, MVT::v4f32,// ->17212
/*17170*/           OPC_EmitMergeInputChains1_0,
/*17171*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17174*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17177*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17180*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17183*/           OPC_EmitInteger, MVT::i1, 0, 
/*17186*/           OPC_EmitInteger, MVT::i1, 0, 
/*17189*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17192*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17212*/         0, // EndSwitchType
/*17213*/       /*Scope*/ 27|128,1/*155*/, /*->17370*/
/*17215*/         OPC_CheckChild2Type, MVT::v8f32,
/*17217*/         OPC_RecordChild3, // #2 = $rsrc
/*17218*/         OPC_CheckChild3Type, MVT::v8i32,
/*17220*/         OPC_RecordChild4, // #3 = $sampler
/*17221*/         OPC_RecordChild5, // #4 = $dmask
/*17222*/         OPC_RecordChild6, // #5 = $unorm
/*17223*/         OPC_RecordChild7, // #6 = $glc
/*17224*/         OPC_MoveChild, 8,
/*17226*/         OPC_RecordNode, // #7 = $slc
/*17227*/         OPC_MoveParent,
/*17228*/         OPC_MoveChild, 9,
/*17230*/         OPC_RecordNode, // #8 = $lwe
/*17231*/         OPC_MoveParent,
/*17232*/         OPC_MoveChild, 10,
/*17234*/         OPC_RecordNode, // #9 = $da
/*17235*/         OPC_MoveParent,
/*17236*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17281
/*17239*/           OPC_EmitMergeInputChains1_0,
/*17240*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17243*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17246*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17249*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17252*/           OPC_EmitInteger, MVT::i1, 0, 
/*17255*/           OPC_EmitInteger, MVT::i1, 0, 
/*17258*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17261*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17264*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17281*/         /*SwitchType*/ 42, MVT::v2f32,// ->17325
/*17283*/           OPC_EmitMergeInputChains1_0,
/*17284*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17287*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17290*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17293*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17296*/           OPC_EmitInteger, MVT::i1, 0, 
/*17299*/           OPC_EmitInteger, MVT::i1, 0, 
/*17302*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17305*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17308*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17325*/         /*SwitchType*/ 42, MVT::v4f32,// ->17369
/*17327*/           OPC_EmitMergeInputChains1_0,
/*17328*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17331*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17334*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17337*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17340*/           OPC_EmitInteger, MVT::i1, 0, 
/*17343*/           OPC_EmitInteger, MVT::i1, 0, 
/*17346*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17349*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17369*/         0, // EndSwitchType
/*17370*/       /*Scope*/ 27|128,1/*155*/, /*->17527*/
/*17372*/         OPC_CheckChild2Type, MVT::v16f32,
/*17374*/         OPC_RecordChild3, // #2 = $rsrc
/*17375*/         OPC_CheckChild3Type, MVT::v8i32,
/*17377*/         OPC_RecordChild4, // #3 = $sampler
/*17378*/         OPC_RecordChild5, // #4 = $dmask
/*17379*/         OPC_RecordChild6, // #5 = $unorm
/*17380*/         OPC_RecordChild7, // #6 = $glc
/*17381*/         OPC_MoveChild, 8,
/*17383*/         OPC_RecordNode, // #7 = $slc
/*17384*/         OPC_MoveParent,
/*17385*/         OPC_MoveChild, 9,
/*17387*/         OPC_RecordNode, // #8 = $lwe
/*17388*/         OPC_MoveParent,
/*17389*/         OPC_MoveChild, 10,
/*17391*/         OPC_RecordNode, // #9 = $da
/*17392*/         OPC_MoveParent,
/*17393*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17438
/*17396*/           OPC_EmitMergeInputChains1_0,
/*17397*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17400*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17403*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17406*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17409*/           OPC_EmitInteger, MVT::i1, 0, 
/*17412*/           OPC_EmitInteger, MVT::i1, 0, 
/*17415*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17418*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17421*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17438*/         /*SwitchType*/ 42, MVT::v2f32,// ->17482
/*17440*/           OPC_EmitMergeInputChains1_0,
/*17441*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17444*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17447*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17450*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17453*/           OPC_EmitInteger, MVT::i1, 0, 
/*17456*/           OPC_EmitInteger, MVT::i1, 0, 
/*17459*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17462*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17465*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17482*/         /*SwitchType*/ 42, MVT::v4f32,// ->17526
/*17484*/           OPC_EmitMergeInputChains1_0,
/*17485*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17488*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17491*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17494*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17497*/           OPC_EmitInteger, MVT::i1, 0, 
/*17500*/           OPC_EmitInteger, MVT::i1, 0, 
/*17503*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17506*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17509*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17526*/         0, // EndSwitchType
/*17527*/       0, /*End of Scope*/
/*17528*/     /*Scope*/ 23|128,6/*791*/, /*->18321*/
/*17530*/       OPC_CheckChild1Integer, 49|128,3/*433*/, 
/*17533*/       OPC_RecordChild2, // #1 = $addr
/*17534*/       OPC_Scope, 27|128,1/*155*/, /*->17692*/ // 5 children in Scope
/*17537*/         OPC_CheckChild2Type, MVT::f32,
/*17539*/         OPC_RecordChild3, // #2 = $rsrc
/*17540*/         OPC_CheckChild3Type, MVT::v8i32,
/*17542*/         OPC_RecordChild4, // #3 = $sampler
/*17543*/         OPC_RecordChild5, // #4 = $dmask
/*17544*/         OPC_RecordChild6, // #5 = $unorm
/*17545*/         OPC_RecordChild7, // #6 = $glc
/*17546*/         OPC_MoveChild, 8,
/*17548*/         OPC_RecordNode, // #7 = $slc
/*17549*/         OPC_MoveParent,
/*17550*/         OPC_MoveChild, 9,
/*17552*/         OPC_RecordNode, // #8 = $lwe
/*17553*/         OPC_MoveParent,
/*17554*/         OPC_MoveChild, 10,
/*17556*/         OPC_RecordNode, // #9 = $da
/*17557*/         OPC_MoveParent,
/*17558*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17603
/*17561*/           OPC_EmitMergeInputChains1_0,
/*17562*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17565*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17568*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17571*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17574*/           OPC_EmitInteger, MVT::i1, 0, 
/*17577*/           OPC_EmitInteger, MVT::i1, 0, 
/*17580*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17583*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17586*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17603*/         /*SwitchType*/ 42, MVT::v2f32,// ->17647
/*17605*/           OPC_EmitMergeInputChains1_0,
/*17606*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17609*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17612*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17615*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17618*/           OPC_EmitInteger, MVT::i1, 0, 
/*17621*/           OPC_EmitInteger, MVT::i1, 0, 
/*17624*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17627*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17647*/         /*SwitchType*/ 42, MVT::v4f32,// ->17691
/*17649*/           OPC_EmitMergeInputChains1_0,
/*17650*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17653*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17656*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17659*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17662*/           OPC_EmitInteger, MVT::i1, 0, 
/*17665*/           OPC_EmitInteger, MVT::i1, 0, 
/*17668*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17671*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17691*/         0, // EndSwitchType
/*17692*/       /*Scope*/ 27|128,1/*155*/, /*->17849*/
/*17694*/         OPC_CheckChild2Type, MVT::v2f32,
/*17696*/         OPC_RecordChild3, // #2 = $rsrc
/*17697*/         OPC_CheckChild3Type, MVT::v8i32,
/*17699*/         OPC_RecordChild4, // #3 = $sampler
/*17700*/         OPC_RecordChild5, // #4 = $dmask
/*17701*/         OPC_RecordChild6, // #5 = $unorm
/*17702*/         OPC_RecordChild7, // #6 = $glc
/*17703*/         OPC_MoveChild, 8,
/*17705*/         OPC_RecordNode, // #7 = $slc
/*17706*/         OPC_MoveParent,
/*17707*/         OPC_MoveChild, 9,
/*17709*/         OPC_RecordNode, // #8 = $lwe
/*17710*/         OPC_MoveParent,
/*17711*/         OPC_MoveChild, 10,
/*17713*/         OPC_RecordNode, // #9 = $da
/*17714*/         OPC_MoveParent,
/*17715*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17760
/*17718*/           OPC_EmitMergeInputChains1_0,
/*17719*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17722*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17725*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17728*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17731*/           OPC_EmitInteger, MVT::i1, 0, 
/*17734*/           OPC_EmitInteger, MVT::i1, 0, 
/*17737*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17740*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17760*/         /*SwitchType*/ 42, MVT::v2f32,// ->17804
/*17762*/           OPC_EmitMergeInputChains1_0,
/*17763*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17766*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17769*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17772*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17775*/           OPC_EmitInteger, MVT::i1, 0, 
/*17778*/           OPC_EmitInteger, MVT::i1, 0, 
/*17781*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17784*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17804*/         /*SwitchType*/ 42, MVT::v4f32,// ->17848
/*17806*/           OPC_EmitMergeInputChains1_0,
/*17807*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17810*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17813*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17816*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17819*/           OPC_EmitInteger, MVT::i1, 0, 
/*17822*/           OPC_EmitInteger, MVT::i1, 0, 
/*17825*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17828*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17831*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17848*/         0, // EndSwitchType
/*17849*/       /*Scope*/ 27|128,1/*155*/, /*->18006*/
/*17851*/         OPC_CheckChild2Type, MVT::v4f32,
/*17853*/         OPC_RecordChild3, // #2 = $rsrc
/*17854*/         OPC_CheckChild3Type, MVT::v8i32,
/*17856*/         OPC_RecordChild4, // #3 = $sampler
/*17857*/         OPC_RecordChild5, // #4 = $dmask
/*17858*/         OPC_RecordChild6, // #5 = $unorm
/*17859*/         OPC_RecordChild7, // #6 = $glc
/*17860*/         OPC_MoveChild, 8,
/*17862*/         OPC_RecordNode, // #7 = $slc
/*17863*/         OPC_MoveParent,
/*17864*/         OPC_MoveChild, 9,
/*17866*/         OPC_RecordNode, // #8 = $lwe
/*17867*/         OPC_MoveParent,
/*17868*/         OPC_MoveChild, 10,
/*17870*/         OPC_RecordNode, // #9 = $da
/*17871*/         OPC_MoveParent,
/*17872*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17917
/*17875*/           OPC_EmitMergeInputChains1_0,
/*17876*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17879*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17882*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17885*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17888*/           OPC_EmitInteger, MVT::i1, 0, 
/*17891*/           OPC_EmitInteger, MVT::i1, 0, 
/*17894*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17897*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17900*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17917*/         /*SwitchType*/ 42, MVT::v2f32,// ->17961
/*17919*/           OPC_EmitMergeInputChains1_0,
/*17920*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17923*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17926*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17929*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17932*/           OPC_EmitInteger, MVT::i1, 0, 
/*17935*/           OPC_EmitInteger, MVT::i1, 0, 
/*17938*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17941*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17944*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17961*/         /*SwitchType*/ 42, MVT::v4f32,// ->18005
/*17963*/           OPC_EmitMergeInputChains1_0,
/*17964*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17967*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17970*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17973*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17976*/           OPC_EmitInteger, MVT::i1, 0, 
/*17979*/           OPC_EmitInteger, MVT::i1, 0, 
/*17982*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17985*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18005*/         0, // EndSwitchType
/*18006*/       /*Scope*/ 27|128,1/*155*/, /*->18163*/
/*18008*/         OPC_CheckChild2Type, MVT::v8f32,
/*18010*/         OPC_RecordChild3, // #2 = $rsrc
/*18011*/         OPC_CheckChild3Type, MVT::v8i32,
/*18013*/         OPC_RecordChild4, // #3 = $sampler
/*18014*/         OPC_RecordChild5, // #4 = $dmask
/*18015*/         OPC_RecordChild6, // #5 = $unorm
/*18016*/         OPC_RecordChild7, // #6 = $glc
/*18017*/         OPC_MoveChild, 8,
/*18019*/         OPC_RecordNode, // #7 = $slc
/*18020*/         OPC_MoveParent,
/*18021*/         OPC_MoveChild, 9,
/*18023*/         OPC_RecordNode, // #8 = $lwe
/*18024*/         OPC_MoveParent,
/*18025*/         OPC_MoveChild, 10,
/*18027*/         OPC_RecordNode, // #9 = $da
/*18028*/         OPC_MoveParent,
/*18029*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18074
/*18032*/           OPC_EmitMergeInputChains1_0,
/*18033*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18036*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18039*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18042*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18045*/           OPC_EmitInteger, MVT::i1, 0, 
/*18048*/           OPC_EmitInteger, MVT::i1, 0, 
/*18051*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18054*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18057*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18074*/         /*SwitchType*/ 42, MVT::v2f32,// ->18118
/*18076*/           OPC_EmitMergeInputChains1_0,
/*18077*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18080*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18083*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18086*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18089*/           OPC_EmitInteger, MVT::i1, 0, 
/*18092*/           OPC_EmitInteger, MVT::i1, 0, 
/*18095*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18098*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18101*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18118*/         /*SwitchType*/ 42, MVT::v4f32,// ->18162
/*18120*/           OPC_EmitMergeInputChains1_0,
/*18121*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18124*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18127*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18130*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18133*/           OPC_EmitInteger, MVT::i1, 0, 
/*18136*/           OPC_EmitInteger, MVT::i1, 0, 
/*18139*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18142*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18162*/         0, // EndSwitchType
/*18163*/       /*Scope*/ 27|128,1/*155*/, /*->18320*/
/*18165*/         OPC_CheckChild2Type, MVT::v16f32,
/*18167*/         OPC_RecordChild3, // #2 = $rsrc
/*18168*/         OPC_CheckChild3Type, MVT::v8i32,
/*18170*/         OPC_RecordChild4, // #3 = $sampler
/*18171*/         OPC_RecordChild5, // #4 = $dmask
/*18172*/         OPC_RecordChild6, // #5 = $unorm
/*18173*/         OPC_RecordChild7, // #6 = $glc
/*18174*/         OPC_MoveChild, 8,
/*18176*/         OPC_RecordNode, // #7 = $slc
/*18177*/         OPC_MoveParent,
/*18178*/         OPC_MoveChild, 9,
/*18180*/         OPC_RecordNode, // #8 = $lwe
/*18181*/         OPC_MoveParent,
/*18182*/         OPC_MoveChild, 10,
/*18184*/         OPC_RecordNode, // #9 = $da
/*18185*/         OPC_MoveParent,
/*18186*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18231
/*18189*/           OPC_EmitMergeInputChains1_0,
/*18190*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18193*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18196*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18199*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18202*/           OPC_EmitInteger, MVT::i1, 0, 
/*18205*/           OPC_EmitInteger, MVT::i1, 0, 
/*18208*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18211*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18214*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18231*/         /*SwitchType*/ 42, MVT::v2f32,// ->18275
/*18233*/           OPC_EmitMergeInputChains1_0,
/*18234*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18237*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18240*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18243*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18246*/           OPC_EmitInteger, MVT::i1, 0, 
/*18249*/           OPC_EmitInteger, MVT::i1, 0, 
/*18252*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18255*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18275*/         /*SwitchType*/ 42, MVT::v4f32,// ->18319
/*18277*/           OPC_EmitMergeInputChains1_0,
/*18278*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18281*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18284*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18287*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18290*/           OPC_EmitInteger, MVT::i1, 0, 
/*18293*/           OPC_EmitInteger, MVT::i1, 0, 
/*18296*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18299*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18302*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18319*/         0, // EndSwitchType
/*18320*/       0, /*End of Scope*/
/*18321*/     /*Scope*/ 23|128,6/*791*/, /*->19114*/
/*18323*/       OPC_CheckChild1Integer, 50|128,3/*434*/, 
/*18326*/       OPC_RecordChild2, // #1 = $addr
/*18327*/       OPC_Scope, 27|128,1/*155*/, /*->18485*/ // 5 children in Scope
/*18330*/         OPC_CheckChild2Type, MVT::f32,
/*18332*/         OPC_RecordChild3, // #2 = $rsrc
/*18333*/         OPC_CheckChild3Type, MVT::v8i32,
/*18335*/         OPC_RecordChild4, // #3 = $sampler
/*18336*/         OPC_RecordChild5, // #4 = $dmask
/*18337*/         OPC_RecordChild6, // #5 = $unorm
/*18338*/         OPC_RecordChild7, // #6 = $glc
/*18339*/         OPC_MoveChild, 8,
/*18341*/         OPC_RecordNode, // #7 = $slc
/*18342*/         OPC_MoveParent,
/*18343*/         OPC_MoveChild, 9,
/*18345*/         OPC_RecordNode, // #8 = $lwe
/*18346*/         OPC_MoveParent,
/*18347*/         OPC_MoveChild, 10,
/*18349*/         OPC_RecordNode, // #9 = $da
/*18350*/         OPC_MoveParent,
/*18351*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18396
/*18354*/           OPC_EmitMergeInputChains1_0,
/*18355*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18358*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18361*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18364*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18367*/           OPC_EmitInteger, MVT::i1, 0, 
/*18370*/           OPC_EmitInteger, MVT::i1, 0, 
/*18373*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18376*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18396*/         /*SwitchType*/ 42, MVT::v2f32,// ->18440
/*18398*/           OPC_EmitMergeInputChains1_0,
/*18399*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18408*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18411*/           OPC_EmitInteger, MVT::i1, 0, 
/*18414*/           OPC_EmitInteger, MVT::i1, 0, 
/*18417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18420*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18440*/         /*SwitchType*/ 42, MVT::v4f32,// ->18484
/*18442*/           OPC_EmitMergeInputChains1_0,
/*18443*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18446*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18449*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18452*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18455*/           OPC_EmitInteger, MVT::i1, 0, 
/*18458*/           OPC_EmitInteger, MVT::i1, 0, 
/*18461*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18464*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18484*/         0, // EndSwitchType
/*18485*/       /*Scope*/ 27|128,1/*155*/, /*->18642*/
/*18487*/         OPC_CheckChild2Type, MVT::v2f32,
/*18489*/         OPC_RecordChild3, // #2 = $rsrc
/*18490*/         OPC_CheckChild3Type, MVT::v8i32,
/*18492*/         OPC_RecordChild4, // #3 = $sampler
/*18493*/         OPC_RecordChild5, // #4 = $dmask
/*18494*/         OPC_RecordChild6, // #5 = $unorm
/*18495*/         OPC_RecordChild7, // #6 = $glc
/*18496*/         OPC_MoveChild, 8,
/*18498*/         OPC_RecordNode, // #7 = $slc
/*18499*/         OPC_MoveParent,
/*18500*/         OPC_MoveChild, 9,
/*18502*/         OPC_RecordNode, // #8 = $lwe
/*18503*/         OPC_MoveParent,
/*18504*/         OPC_MoveChild, 10,
/*18506*/         OPC_RecordNode, // #9 = $da
/*18507*/         OPC_MoveParent,
/*18508*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18553
/*18511*/           OPC_EmitMergeInputChains1_0,
/*18512*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18515*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18518*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18521*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18524*/           OPC_EmitInteger, MVT::i1, 0, 
/*18527*/           OPC_EmitInteger, MVT::i1, 0, 
/*18530*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18533*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18536*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18553*/         /*SwitchType*/ 42, MVT::v2f32,// ->18597
/*18555*/           OPC_EmitMergeInputChains1_0,
/*18556*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18559*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18562*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18565*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18568*/           OPC_EmitInteger, MVT::i1, 0, 
/*18571*/           OPC_EmitInteger, MVT::i1, 0, 
/*18574*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18577*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18597*/         /*SwitchType*/ 42, MVT::v4f32,// ->18641
/*18599*/           OPC_EmitMergeInputChains1_0,
/*18600*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18603*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18606*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18609*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18612*/           OPC_EmitInteger, MVT::i1, 0, 
/*18615*/           OPC_EmitInteger, MVT::i1, 0, 
/*18618*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18621*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18641*/         0, // EndSwitchType
/*18642*/       /*Scope*/ 27|128,1/*155*/, /*->18799*/
/*18644*/         OPC_CheckChild2Type, MVT::v4f32,
/*18646*/         OPC_RecordChild3, // #2 = $rsrc
/*18647*/         OPC_CheckChild3Type, MVT::v8i32,
/*18649*/         OPC_RecordChild4, // #3 = $sampler
/*18650*/         OPC_RecordChild5, // #4 = $dmask
/*18651*/         OPC_RecordChild6, // #5 = $unorm
/*18652*/         OPC_RecordChild7, // #6 = $glc
/*18653*/         OPC_MoveChild, 8,
/*18655*/         OPC_RecordNode, // #7 = $slc
/*18656*/         OPC_MoveParent,
/*18657*/         OPC_MoveChild, 9,
/*18659*/         OPC_RecordNode, // #8 = $lwe
/*18660*/         OPC_MoveParent,
/*18661*/         OPC_MoveChild, 10,
/*18663*/         OPC_RecordNode, // #9 = $da
/*18664*/         OPC_MoveParent,
/*18665*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18710
/*18668*/           OPC_EmitMergeInputChains1_0,
/*18669*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18672*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18675*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18678*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18681*/           OPC_EmitInteger, MVT::i1, 0, 
/*18684*/           OPC_EmitInteger, MVT::i1, 0, 
/*18687*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18690*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18693*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18710*/         /*SwitchType*/ 42, MVT::v2f32,// ->18754
/*18712*/           OPC_EmitMergeInputChains1_0,
/*18713*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18716*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18719*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18722*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18725*/           OPC_EmitInteger, MVT::i1, 0, 
/*18728*/           OPC_EmitInteger, MVT::i1, 0, 
/*18731*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18734*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18737*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18754*/         /*SwitchType*/ 42, MVT::v4f32,// ->18798
/*18756*/           OPC_EmitMergeInputChains1_0,
/*18757*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18760*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18769*/           OPC_EmitInteger, MVT::i1, 0, 
/*18772*/           OPC_EmitInteger, MVT::i1, 0, 
/*18775*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18778*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18798*/         0, // EndSwitchType
/*18799*/       /*Scope*/ 27|128,1/*155*/, /*->18956*/
/*18801*/         OPC_CheckChild2Type, MVT::v8f32,
/*18803*/         OPC_RecordChild3, // #2 = $rsrc
/*18804*/         OPC_CheckChild3Type, MVT::v8i32,
/*18806*/         OPC_RecordChild4, // #3 = $sampler
/*18807*/         OPC_RecordChild5, // #4 = $dmask
/*18808*/         OPC_RecordChild6, // #5 = $unorm
/*18809*/         OPC_RecordChild7, // #6 = $glc
/*18810*/         OPC_MoveChild, 8,
/*18812*/         OPC_RecordNode, // #7 = $slc
/*18813*/         OPC_MoveParent,
/*18814*/         OPC_MoveChild, 9,
/*18816*/         OPC_RecordNode, // #8 = $lwe
/*18817*/         OPC_MoveParent,
/*18818*/         OPC_MoveChild, 10,
/*18820*/         OPC_RecordNode, // #9 = $da
/*18821*/         OPC_MoveParent,
/*18822*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18867
/*18825*/           OPC_EmitMergeInputChains1_0,
/*18826*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18829*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18832*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18835*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18838*/           OPC_EmitInteger, MVT::i1, 0, 
/*18841*/           OPC_EmitInteger, MVT::i1, 0, 
/*18844*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18847*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18867*/         /*SwitchType*/ 42, MVT::v2f32,// ->18911
/*18869*/           OPC_EmitMergeInputChains1_0,
/*18870*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18873*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18876*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18879*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18882*/           OPC_EmitInteger, MVT::i1, 0, 
/*18885*/           OPC_EmitInteger, MVT::i1, 0, 
/*18888*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18891*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18894*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18911*/         /*SwitchType*/ 42, MVT::v4f32,// ->18955
/*18913*/           OPC_EmitMergeInputChains1_0,
/*18914*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18917*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18920*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18923*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18926*/           OPC_EmitInteger, MVT::i1, 0, 
/*18929*/           OPC_EmitInteger, MVT::i1, 0, 
/*18932*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18935*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18938*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18955*/         0, // EndSwitchType
/*18956*/       /*Scope*/ 27|128,1/*155*/, /*->19113*/
/*18958*/         OPC_CheckChild2Type, MVT::v16f32,
/*18960*/         OPC_RecordChild3, // #2 = $rsrc
/*18961*/         OPC_CheckChild3Type, MVT::v8i32,
/*18963*/         OPC_RecordChild4, // #3 = $sampler
/*18964*/         OPC_RecordChild5, // #4 = $dmask
/*18965*/         OPC_RecordChild6, // #5 = $unorm
/*18966*/         OPC_RecordChild7, // #6 = $glc
/*18967*/         OPC_MoveChild, 8,
/*18969*/         OPC_RecordNode, // #7 = $slc
/*18970*/         OPC_MoveParent,
/*18971*/         OPC_MoveChild, 9,
/*18973*/         OPC_RecordNode, // #8 = $lwe
/*18974*/         OPC_MoveParent,
/*18975*/         OPC_MoveChild, 10,
/*18977*/         OPC_RecordNode, // #9 = $da
/*18978*/         OPC_MoveParent,
/*18979*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19024
/*18982*/           OPC_EmitMergeInputChains1_0,
/*18983*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18986*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18989*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18992*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18995*/           OPC_EmitInteger, MVT::i1, 0, 
/*18998*/           OPC_EmitInteger, MVT::i1, 0, 
/*19001*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19004*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19007*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19024*/         /*SwitchType*/ 42, MVT::v2f32,// ->19068
/*19026*/           OPC_EmitMergeInputChains1_0,
/*19027*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19030*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19033*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19036*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19039*/           OPC_EmitInteger, MVT::i1, 0, 
/*19042*/           OPC_EmitInteger, MVT::i1, 0, 
/*19045*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19048*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19051*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19068*/         /*SwitchType*/ 42, MVT::v4f32,// ->19112
/*19070*/           OPC_EmitMergeInputChains1_0,
/*19071*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19074*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19077*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19080*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19083*/           OPC_EmitInteger, MVT::i1, 0, 
/*19086*/           OPC_EmitInteger, MVT::i1, 0, 
/*19089*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19092*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19095*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19112*/         0, // EndSwitchType
/*19113*/       0, /*End of Scope*/
/*19114*/     /*Scope*/ 23|128,6/*791*/, /*->19907*/
/*19116*/       OPC_CheckChild1Integer, 57|128,3/*441*/, 
/*19119*/       OPC_RecordChild2, // #1 = $addr
/*19120*/       OPC_Scope, 27|128,1/*155*/, /*->19278*/ // 5 children in Scope
/*19123*/         OPC_CheckChild2Type, MVT::f32,
/*19125*/         OPC_RecordChild3, // #2 = $rsrc
/*19126*/         OPC_CheckChild3Type, MVT::v8i32,
/*19128*/         OPC_RecordChild4, // #3 = $sampler
/*19129*/         OPC_RecordChild5, // #4 = $dmask
/*19130*/         OPC_RecordChild6, // #5 = $unorm
/*19131*/         OPC_RecordChild7, // #6 = $glc
/*19132*/         OPC_MoveChild, 8,
/*19134*/         OPC_RecordNode, // #7 = $slc
/*19135*/         OPC_MoveParent,
/*19136*/         OPC_MoveChild, 9,
/*19138*/         OPC_RecordNode, // #8 = $lwe
/*19139*/         OPC_MoveParent,
/*19140*/         OPC_MoveChild, 10,
/*19142*/         OPC_RecordNode, // #9 = $da
/*19143*/         OPC_MoveParent,
/*19144*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19189
/*19147*/           OPC_EmitMergeInputChains1_0,
/*19148*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19151*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19154*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19157*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19160*/           OPC_EmitInteger, MVT::i1, 0, 
/*19163*/           OPC_EmitInteger, MVT::i1, 0, 
/*19166*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19169*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19172*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19189*/         /*SwitchType*/ 42, MVT::v2f32,// ->19233
/*19191*/           OPC_EmitMergeInputChains1_0,
/*19192*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19195*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19198*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19201*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19204*/           OPC_EmitInteger, MVT::i1, 0, 
/*19207*/           OPC_EmitInteger, MVT::i1, 0, 
/*19210*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19213*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19216*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19233*/         /*SwitchType*/ 42, MVT::v4f32,// ->19277
/*19235*/           OPC_EmitMergeInputChains1_0,
/*19236*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19239*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19242*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19245*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19248*/           OPC_EmitInteger, MVT::i1, 0, 
/*19251*/           OPC_EmitInteger, MVT::i1, 0, 
/*19254*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19257*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19260*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19277*/         0, // EndSwitchType
/*19278*/       /*Scope*/ 27|128,1/*155*/, /*->19435*/
/*19280*/         OPC_CheckChild2Type, MVT::v2f32,
/*19282*/         OPC_RecordChild3, // #2 = $rsrc
/*19283*/         OPC_CheckChild3Type, MVT::v8i32,
/*19285*/         OPC_RecordChild4, // #3 = $sampler
/*19286*/         OPC_RecordChild5, // #4 = $dmask
/*19287*/         OPC_RecordChild6, // #5 = $unorm
/*19288*/         OPC_RecordChild7, // #6 = $glc
/*19289*/         OPC_MoveChild, 8,
/*19291*/         OPC_RecordNode, // #7 = $slc
/*19292*/         OPC_MoveParent,
/*19293*/         OPC_MoveChild, 9,
/*19295*/         OPC_RecordNode, // #8 = $lwe
/*19296*/         OPC_MoveParent,
/*19297*/         OPC_MoveChild, 10,
/*19299*/         OPC_RecordNode, // #9 = $da
/*19300*/         OPC_MoveParent,
/*19301*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19346
/*19304*/           OPC_EmitMergeInputChains1_0,
/*19305*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19308*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19311*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19314*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19317*/           OPC_EmitInteger, MVT::i1, 0, 
/*19320*/           OPC_EmitInteger, MVT::i1, 0, 
/*19323*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19326*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19346*/         /*SwitchType*/ 42, MVT::v2f32,// ->19390
/*19348*/           OPC_EmitMergeInputChains1_0,
/*19349*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19352*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19361*/           OPC_EmitInteger, MVT::i1, 0, 
/*19364*/           OPC_EmitInteger, MVT::i1, 0, 
/*19367*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19370*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19373*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19390*/         /*SwitchType*/ 42, MVT::v4f32,// ->19434
/*19392*/           OPC_EmitMergeInputChains1_0,
/*19393*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19396*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19399*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19402*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19405*/           OPC_EmitInteger, MVT::i1, 0, 
/*19408*/           OPC_EmitInteger, MVT::i1, 0, 
/*19411*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19414*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19417*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19434*/         0, // EndSwitchType
/*19435*/       /*Scope*/ 27|128,1/*155*/, /*->19592*/
/*19437*/         OPC_CheckChild2Type, MVT::v4f32,
/*19439*/         OPC_RecordChild3, // #2 = $rsrc
/*19440*/         OPC_CheckChild3Type, MVT::v8i32,
/*19442*/         OPC_RecordChild4, // #3 = $sampler
/*19443*/         OPC_RecordChild5, // #4 = $dmask
/*19444*/         OPC_RecordChild6, // #5 = $unorm
/*19445*/         OPC_RecordChild7, // #6 = $glc
/*19446*/         OPC_MoveChild, 8,
/*19448*/         OPC_RecordNode, // #7 = $slc
/*19449*/         OPC_MoveParent,
/*19450*/         OPC_MoveChild, 9,
/*19452*/         OPC_RecordNode, // #8 = $lwe
/*19453*/         OPC_MoveParent,
/*19454*/         OPC_MoveChild, 10,
/*19456*/         OPC_RecordNode, // #9 = $da
/*19457*/         OPC_MoveParent,
/*19458*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19503
/*19461*/           OPC_EmitMergeInputChains1_0,
/*19462*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19465*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19468*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19471*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19474*/           OPC_EmitInteger, MVT::i1, 0, 
/*19477*/           OPC_EmitInteger, MVT::i1, 0, 
/*19480*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19483*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19503*/         /*SwitchType*/ 42, MVT::v2f32,// ->19547
/*19505*/           OPC_EmitMergeInputChains1_0,
/*19506*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19509*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19512*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19515*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19518*/           OPC_EmitInteger, MVT::i1, 0, 
/*19521*/           OPC_EmitInteger, MVT::i1, 0, 
/*19524*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19527*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19530*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19547*/         /*SwitchType*/ 42, MVT::v4f32,// ->19591
/*19549*/           OPC_EmitMergeInputChains1_0,
/*19550*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19553*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19556*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19559*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19562*/           OPC_EmitInteger, MVT::i1, 0, 
/*19565*/           OPC_EmitInteger, MVT::i1, 0, 
/*19568*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19571*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19591*/         0, // EndSwitchType
/*19592*/       /*Scope*/ 27|128,1/*155*/, /*->19749*/
/*19594*/         OPC_CheckChild2Type, MVT::v8f32,
/*19596*/         OPC_RecordChild3, // #2 = $rsrc
/*19597*/         OPC_CheckChild3Type, MVT::v8i32,
/*19599*/         OPC_RecordChild4, // #3 = $sampler
/*19600*/         OPC_RecordChild5, // #4 = $dmask
/*19601*/         OPC_RecordChild6, // #5 = $unorm
/*19602*/         OPC_RecordChild7, // #6 = $glc
/*19603*/         OPC_MoveChild, 8,
/*19605*/         OPC_RecordNode, // #7 = $slc
/*19606*/         OPC_MoveParent,
/*19607*/         OPC_MoveChild, 9,
/*19609*/         OPC_RecordNode, // #8 = $lwe
/*19610*/         OPC_MoveParent,
/*19611*/         OPC_MoveChild, 10,
/*19613*/         OPC_RecordNode, // #9 = $da
/*19614*/         OPC_MoveParent,
/*19615*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19660
/*19618*/           OPC_EmitMergeInputChains1_0,
/*19619*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19622*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19625*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19628*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19631*/           OPC_EmitInteger, MVT::i1, 0, 
/*19634*/           OPC_EmitInteger, MVT::i1, 0, 
/*19637*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19640*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19643*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19660*/         /*SwitchType*/ 42, MVT::v2f32,// ->19704
/*19662*/           OPC_EmitMergeInputChains1_0,
/*19663*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19666*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19669*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19672*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19675*/           OPC_EmitInteger, MVT::i1, 0, 
/*19678*/           OPC_EmitInteger, MVT::i1, 0, 
/*19681*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19684*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19687*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19704*/         /*SwitchType*/ 42, MVT::v4f32,// ->19748
/*19706*/           OPC_EmitMergeInputChains1_0,
/*19707*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19710*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19713*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19716*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19719*/           OPC_EmitInteger, MVT::i1, 0, 
/*19722*/           OPC_EmitInteger, MVT::i1, 0, 
/*19725*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19728*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19731*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19748*/         0, // EndSwitchType
/*19749*/       /*Scope*/ 27|128,1/*155*/, /*->19906*/
/*19751*/         OPC_CheckChild2Type, MVT::v16f32,
/*19753*/         OPC_RecordChild3, // #2 = $rsrc
/*19754*/         OPC_CheckChild3Type, MVT::v8i32,
/*19756*/         OPC_RecordChild4, // #3 = $sampler
/*19757*/         OPC_RecordChild5, // #4 = $dmask
/*19758*/         OPC_RecordChild6, // #5 = $unorm
/*19759*/         OPC_RecordChild7, // #6 = $glc
/*19760*/         OPC_MoveChild, 8,
/*19762*/         OPC_RecordNode, // #7 = $slc
/*19763*/         OPC_MoveParent,
/*19764*/         OPC_MoveChild, 9,
/*19766*/         OPC_RecordNode, // #8 = $lwe
/*19767*/         OPC_MoveParent,
/*19768*/         OPC_MoveChild, 10,
/*19770*/         OPC_RecordNode, // #9 = $da
/*19771*/         OPC_MoveParent,
/*19772*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19817
/*19775*/           OPC_EmitMergeInputChains1_0,
/*19776*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19779*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19782*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19785*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19788*/           OPC_EmitInteger, MVT::i1, 0, 
/*19791*/           OPC_EmitInteger, MVT::i1, 0, 
/*19794*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19797*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19800*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19817*/         /*SwitchType*/ 42, MVT::v2f32,// ->19861
/*19819*/           OPC_EmitMergeInputChains1_0,
/*19820*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19823*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19826*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19829*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19832*/           OPC_EmitInteger, MVT::i1, 0, 
/*19835*/           OPC_EmitInteger, MVT::i1, 0, 
/*19838*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19841*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19844*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19861*/         /*SwitchType*/ 42, MVT::v4f32,// ->19905
/*19863*/           OPC_EmitMergeInputChains1_0,
/*19864*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19867*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19870*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19873*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19876*/           OPC_EmitInteger, MVT::i1, 0, 
/*19879*/           OPC_EmitInteger, MVT::i1, 0, 
/*19882*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19885*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19888*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19905*/         0, // EndSwitchType
/*19906*/       0, /*End of Scope*/
/*19907*/     /*Scope*/ 23|128,6/*791*/, /*->20700*/
/*19909*/       OPC_CheckChild1Integer, 66|128,3/*450*/, 
/*19912*/       OPC_RecordChild2, // #1 = $addr
/*19913*/       OPC_Scope, 27|128,1/*155*/, /*->20071*/ // 5 children in Scope
/*19916*/         OPC_CheckChild2Type, MVT::f32,
/*19918*/         OPC_RecordChild3, // #2 = $rsrc
/*19919*/         OPC_CheckChild3Type, MVT::v8i32,
/*19921*/         OPC_RecordChild4, // #3 = $sampler
/*19922*/         OPC_RecordChild5, // #4 = $dmask
/*19923*/         OPC_RecordChild6, // #5 = $unorm
/*19924*/         OPC_RecordChild7, // #6 = $glc
/*19925*/         OPC_MoveChild, 8,
/*19927*/         OPC_RecordNode, // #7 = $slc
/*19928*/         OPC_MoveParent,
/*19929*/         OPC_MoveChild, 9,
/*19931*/         OPC_RecordNode, // #8 = $lwe
/*19932*/         OPC_MoveParent,
/*19933*/         OPC_MoveChild, 10,
/*19935*/         OPC_RecordNode, // #9 = $da
/*19936*/         OPC_MoveParent,
/*19937*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19982
/*19940*/           OPC_EmitMergeInputChains1_0,
/*19941*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19944*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19947*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19950*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19953*/           OPC_EmitInteger, MVT::i1, 0, 
/*19956*/           OPC_EmitInteger, MVT::i1, 0, 
/*19959*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19962*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19982*/         /*SwitchType*/ 42, MVT::v2f32,// ->20026
/*19984*/           OPC_EmitMergeInputChains1_0,
/*19985*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19988*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19991*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19994*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19997*/           OPC_EmitInteger, MVT::i1, 0, 
/*20000*/           OPC_EmitInteger, MVT::i1, 0, 
/*20003*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20006*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20009*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20026*/         /*SwitchType*/ 42, MVT::v4f32,// ->20070
/*20028*/           OPC_EmitMergeInputChains1_0,
/*20029*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20038*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20041*/           OPC_EmitInteger, MVT::i1, 0, 
/*20044*/           OPC_EmitInteger, MVT::i1, 0, 
/*20047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20050*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20070*/         0, // EndSwitchType
/*20071*/       /*Scope*/ 27|128,1/*155*/, /*->20228*/
/*20073*/         OPC_CheckChild2Type, MVT::v2f32,
/*20075*/         OPC_RecordChild3, // #2 = $rsrc
/*20076*/         OPC_CheckChild3Type, MVT::v8i32,
/*20078*/         OPC_RecordChild4, // #3 = $sampler
/*20079*/         OPC_RecordChild5, // #4 = $dmask
/*20080*/         OPC_RecordChild6, // #5 = $unorm
/*20081*/         OPC_RecordChild7, // #6 = $glc
/*20082*/         OPC_MoveChild, 8,
/*20084*/         OPC_RecordNode, // #7 = $slc
/*20085*/         OPC_MoveParent,
/*20086*/         OPC_MoveChild, 9,
/*20088*/         OPC_RecordNode, // #8 = $lwe
/*20089*/         OPC_MoveParent,
/*20090*/         OPC_MoveChild, 10,
/*20092*/         OPC_RecordNode, // #9 = $da
/*20093*/         OPC_MoveParent,
/*20094*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20139
/*20097*/           OPC_EmitMergeInputChains1_0,
/*20098*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20101*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20104*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20107*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20110*/           OPC_EmitInteger, MVT::i1, 0, 
/*20113*/           OPC_EmitInteger, MVT::i1, 0, 
/*20116*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20119*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20139*/         /*SwitchType*/ 42, MVT::v2f32,// ->20183
/*20141*/           OPC_EmitMergeInputChains1_0,
/*20142*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20145*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20148*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20151*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20154*/           OPC_EmitInteger, MVT::i1, 0, 
/*20157*/           OPC_EmitInteger, MVT::i1, 0, 
/*20160*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20163*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20183*/         /*SwitchType*/ 42, MVT::v4f32,// ->20227
/*20185*/           OPC_EmitMergeInputChains1_0,
/*20186*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20189*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20192*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20195*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20198*/           OPC_EmitInteger, MVT::i1, 0, 
/*20201*/           OPC_EmitInteger, MVT::i1, 0, 
/*20204*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20207*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20227*/         0, // EndSwitchType
/*20228*/       /*Scope*/ 27|128,1/*155*/, /*->20385*/
/*20230*/         OPC_CheckChild2Type, MVT::v4f32,
/*20232*/         OPC_RecordChild3, // #2 = $rsrc
/*20233*/         OPC_CheckChild3Type, MVT::v8i32,
/*20235*/         OPC_RecordChild4, // #3 = $sampler
/*20236*/         OPC_RecordChild5, // #4 = $dmask
/*20237*/         OPC_RecordChild6, // #5 = $unorm
/*20238*/         OPC_RecordChild7, // #6 = $glc
/*20239*/         OPC_MoveChild, 8,
/*20241*/         OPC_RecordNode, // #7 = $slc
/*20242*/         OPC_MoveParent,
/*20243*/         OPC_MoveChild, 9,
/*20245*/         OPC_RecordNode, // #8 = $lwe
/*20246*/         OPC_MoveParent,
/*20247*/         OPC_MoveChild, 10,
/*20249*/         OPC_RecordNode, // #9 = $da
/*20250*/         OPC_MoveParent,
/*20251*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20296
/*20254*/           OPC_EmitMergeInputChains1_0,
/*20255*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20258*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20261*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20264*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20267*/           OPC_EmitInteger, MVT::i1, 0, 
/*20270*/           OPC_EmitInteger, MVT::i1, 0, 
/*20273*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20276*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20279*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20296*/         /*SwitchType*/ 42, MVT::v2f32,// ->20340
/*20298*/           OPC_EmitMergeInputChains1_0,
/*20299*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20302*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20305*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20308*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20311*/           OPC_EmitInteger, MVT::i1, 0, 
/*20314*/           OPC_EmitInteger, MVT::i1, 0, 
/*20317*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20320*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20323*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20340*/         /*SwitchType*/ 42, MVT::v4f32,// ->20384
/*20342*/           OPC_EmitMergeInputChains1_0,
/*20343*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20349*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20352*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20355*/           OPC_EmitInteger, MVT::i1, 0, 
/*20358*/           OPC_EmitInteger, MVT::i1, 0, 
/*20361*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20364*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20367*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20384*/         0, // EndSwitchType
/*20385*/       /*Scope*/ 27|128,1/*155*/, /*->20542*/
/*20387*/         OPC_CheckChild2Type, MVT::v8f32,
/*20389*/         OPC_RecordChild3, // #2 = $rsrc
/*20390*/         OPC_CheckChild3Type, MVT::v8i32,
/*20392*/         OPC_RecordChild4, // #3 = $sampler
/*20393*/         OPC_RecordChild5, // #4 = $dmask
/*20394*/         OPC_RecordChild6, // #5 = $unorm
/*20395*/         OPC_RecordChild7, // #6 = $glc
/*20396*/         OPC_MoveChild, 8,
/*20398*/         OPC_RecordNode, // #7 = $slc
/*20399*/         OPC_MoveParent,
/*20400*/         OPC_MoveChild, 9,
/*20402*/         OPC_RecordNode, // #8 = $lwe
/*20403*/         OPC_MoveParent,
/*20404*/         OPC_MoveChild, 10,
/*20406*/         OPC_RecordNode, // #9 = $da
/*20407*/         OPC_MoveParent,
/*20408*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20453
/*20411*/           OPC_EmitMergeInputChains1_0,
/*20412*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20415*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20418*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20421*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20424*/           OPC_EmitInteger, MVT::i1, 0, 
/*20427*/           OPC_EmitInteger, MVT::i1, 0, 
/*20430*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20433*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20453*/         /*SwitchType*/ 42, MVT::v2f32,// ->20497
/*20455*/           OPC_EmitMergeInputChains1_0,
/*20456*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20459*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20462*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20465*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20468*/           OPC_EmitInteger, MVT::i1, 0, 
/*20471*/           OPC_EmitInteger, MVT::i1, 0, 
/*20474*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20477*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20480*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20497*/         /*SwitchType*/ 42, MVT::v4f32,// ->20541
/*20499*/           OPC_EmitMergeInputChains1_0,
/*20500*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20503*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20506*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20509*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20512*/           OPC_EmitInteger, MVT::i1, 0, 
/*20515*/           OPC_EmitInteger, MVT::i1, 0, 
/*20518*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20521*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20541*/         0, // EndSwitchType
/*20542*/       /*Scope*/ 27|128,1/*155*/, /*->20699*/
/*20544*/         OPC_CheckChild2Type, MVT::v16f32,
/*20546*/         OPC_RecordChild3, // #2 = $rsrc
/*20547*/         OPC_CheckChild3Type, MVT::v8i32,
/*20549*/         OPC_RecordChild4, // #3 = $sampler
/*20550*/         OPC_RecordChild5, // #4 = $dmask
/*20551*/         OPC_RecordChild6, // #5 = $unorm
/*20552*/         OPC_RecordChild7, // #6 = $glc
/*20553*/         OPC_MoveChild, 8,
/*20555*/         OPC_RecordNode, // #7 = $slc
/*20556*/         OPC_MoveParent,
/*20557*/         OPC_MoveChild, 9,
/*20559*/         OPC_RecordNode, // #8 = $lwe
/*20560*/         OPC_MoveParent,
/*20561*/         OPC_MoveChild, 10,
/*20563*/         OPC_RecordNode, // #9 = $da
/*20564*/         OPC_MoveParent,
/*20565*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20610
/*20568*/           OPC_EmitMergeInputChains1_0,
/*20569*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20578*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20581*/           OPC_EmitInteger, MVT::i1, 0, 
/*20584*/           OPC_EmitInteger, MVT::i1, 0, 
/*20587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20590*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20610*/         /*SwitchType*/ 42, MVT::v2f32,// ->20654
/*20612*/           OPC_EmitMergeInputChains1_0,
/*20613*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20616*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20619*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20622*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20625*/           OPC_EmitInteger, MVT::i1, 0, 
/*20628*/           OPC_EmitInteger, MVT::i1, 0, 
/*20631*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20634*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20637*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20654*/         /*SwitchType*/ 42, MVT::v4f32,// ->20698
/*20656*/           OPC_EmitMergeInputChains1_0,
/*20657*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20660*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20663*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20666*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20669*/           OPC_EmitInteger, MVT::i1, 0, 
/*20672*/           OPC_EmitInteger, MVT::i1, 0, 
/*20675*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20678*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20681*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20698*/         0, // EndSwitchType
/*20699*/       0, /*End of Scope*/
/*20700*/     /*Scope*/ 23|128,6/*791*/, /*->21493*/
/*20702*/       OPC_CheckChild1Integer, 61|128,3/*445*/, 
/*20705*/       OPC_RecordChild2, // #1 = $addr
/*20706*/       OPC_Scope, 27|128,1/*155*/, /*->20864*/ // 5 children in Scope
/*20709*/         OPC_CheckChild2Type, MVT::f32,
/*20711*/         OPC_RecordChild3, // #2 = $rsrc
/*20712*/         OPC_CheckChild3Type, MVT::v8i32,
/*20714*/         OPC_RecordChild4, // #3 = $sampler
/*20715*/         OPC_RecordChild5, // #4 = $dmask
/*20716*/         OPC_RecordChild6, // #5 = $unorm
/*20717*/         OPC_RecordChild7, // #6 = $glc
/*20718*/         OPC_MoveChild, 8,
/*20720*/         OPC_RecordNode, // #7 = $slc
/*20721*/         OPC_MoveParent,
/*20722*/         OPC_MoveChild, 9,
/*20724*/         OPC_RecordNode, // #8 = $lwe
/*20725*/         OPC_MoveParent,
/*20726*/         OPC_MoveChild, 10,
/*20728*/         OPC_RecordNode, // #9 = $da
/*20729*/         OPC_MoveParent,
/*20730*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20775
/*20733*/           OPC_EmitMergeInputChains1_0,
/*20734*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20737*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20740*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20743*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20746*/           OPC_EmitInteger, MVT::i1, 0, 
/*20749*/           OPC_EmitInteger, MVT::i1, 0, 
/*20752*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20755*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20758*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20775*/         /*SwitchType*/ 42, MVT::v2f32,// ->20819
/*20777*/           OPC_EmitMergeInputChains1_0,
/*20778*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20787*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20790*/           OPC_EmitInteger, MVT::i1, 0, 
/*20793*/           OPC_EmitInteger, MVT::i1, 0, 
/*20796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20799*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20819*/         /*SwitchType*/ 42, MVT::v4f32,// ->20863
/*20821*/           OPC_EmitMergeInputChains1_0,
/*20822*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20825*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20828*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20831*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20834*/           OPC_EmitInteger, MVT::i1, 0, 
/*20837*/           OPC_EmitInteger, MVT::i1, 0, 
/*20840*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20843*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20846*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20863*/         0, // EndSwitchType
/*20864*/       /*Scope*/ 27|128,1/*155*/, /*->21021*/
/*20866*/         OPC_CheckChild2Type, MVT::v2f32,
/*20868*/         OPC_RecordChild3, // #2 = $rsrc
/*20869*/         OPC_CheckChild3Type, MVT::v8i32,
/*20871*/         OPC_RecordChild4, // #3 = $sampler
/*20872*/         OPC_RecordChild5, // #4 = $dmask
/*20873*/         OPC_RecordChild6, // #5 = $unorm
/*20874*/         OPC_RecordChild7, // #6 = $glc
/*20875*/         OPC_MoveChild, 8,
/*20877*/         OPC_RecordNode, // #7 = $slc
/*20878*/         OPC_MoveParent,
/*20879*/         OPC_MoveChild, 9,
/*20881*/         OPC_RecordNode, // #8 = $lwe
/*20882*/         OPC_MoveParent,
/*20883*/         OPC_MoveChild, 10,
/*20885*/         OPC_RecordNode, // #9 = $da
/*20886*/         OPC_MoveParent,
/*20887*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20932
/*20890*/           OPC_EmitMergeInputChains1_0,
/*20891*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20894*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20897*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20900*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20903*/           OPC_EmitInteger, MVT::i1, 0, 
/*20906*/           OPC_EmitInteger, MVT::i1, 0, 
/*20909*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20912*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20932*/         /*SwitchType*/ 42, MVT::v2f32,// ->20976
/*20934*/           OPC_EmitMergeInputChains1_0,
/*20935*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20941*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20944*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20947*/           OPC_EmitInteger, MVT::i1, 0, 
/*20950*/           OPC_EmitInteger, MVT::i1, 0, 
/*20953*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20956*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20976*/         /*SwitchType*/ 42, MVT::v4f32,// ->21020
/*20978*/           OPC_EmitMergeInputChains1_0,
/*20979*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20982*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20985*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20988*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20991*/           OPC_EmitInteger, MVT::i1, 0, 
/*20994*/           OPC_EmitInteger, MVT::i1, 0, 
/*20997*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21000*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21003*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21020*/         0, // EndSwitchType
/*21021*/       /*Scope*/ 27|128,1/*155*/, /*->21178*/
/*21023*/         OPC_CheckChild2Type, MVT::v4f32,
/*21025*/         OPC_RecordChild3, // #2 = $rsrc
/*21026*/         OPC_CheckChild3Type, MVT::v8i32,
/*21028*/         OPC_RecordChild4, // #3 = $sampler
/*21029*/         OPC_RecordChild5, // #4 = $dmask
/*21030*/         OPC_RecordChild6, // #5 = $unorm
/*21031*/         OPC_RecordChild7, // #6 = $glc
/*21032*/         OPC_MoveChild, 8,
/*21034*/         OPC_RecordNode, // #7 = $slc
/*21035*/         OPC_MoveParent,
/*21036*/         OPC_MoveChild, 9,
/*21038*/         OPC_RecordNode, // #8 = $lwe
/*21039*/         OPC_MoveParent,
/*21040*/         OPC_MoveChild, 10,
/*21042*/         OPC_RecordNode, // #9 = $da
/*21043*/         OPC_MoveParent,
/*21044*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21089
/*21047*/           OPC_EmitMergeInputChains1_0,
/*21048*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21051*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21054*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21057*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21060*/           OPC_EmitInteger, MVT::i1, 0, 
/*21063*/           OPC_EmitInteger, MVT::i1, 0, 
/*21066*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21069*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21072*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21089*/         /*SwitchType*/ 42, MVT::v2f32,// ->21133
/*21091*/           OPC_EmitMergeInputChains1_0,
/*21092*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21095*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21098*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21101*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21104*/           OPC_EmitInteger, MVT::i1, 0, 
/*21107*/           OPC_EmitInteger, MVT::i1, 0, 
/*21110*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21113*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21116*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21133*/         /*SwitchType*/ 42, MVT::v4f32,// ->21177
/*21135*/           OPC_EmitMergeInputChains1_0,
/*21136*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21139*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21142*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21145*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21148*/           OPC_EmitInteger, MVT::i1, 0, 
/*21151*/           OPC_EmitInteger, MVT::i1, 0, 
/*21154*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21157*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21160*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21177*/         0, // EndSwitchType
/*21178*/       /*Scope*/ 27|128,1/*155*/, /*->21335*/
/*21180*/         OPC_CheckChild2Type, MVT::v8f32,
/*21182*/         OPC_RecordChild3, // #2 = $rsrc
/*21183*/         OPC_CheckChild3Type, MVT::v8i32,
/*21185*/         OPC_RecordChild4, // #3 = $sampler
/*21186*/         OPC_RecordChild5, // #4 = $dmask
/*21187*/         OPC_RecordChild6, // #5 = $unorm
/*21188*/         OPC_RecordChild7, // #6 = $glc
/*21189*/         OPC_MoveChild, 8,
/*21191*/         OPC_RecordNode, // #7 = $slc
/*21192*/         OPC_MoveParent,
/*21193*/         OPC_MoveChild, 9,
/*21195*/         OPC_RecordNode, // #8 = $lwe
/*21196*/         OPC_MoveParent,
/*21197*/         OPC_MoveChild, 10,
/*21199*/         OPC_RecordNode, // #9 = $da
/*21200*/         OPC_MoveParent,
/*21201*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21246
/*21204*/           OPC_EmitMergeInputChains1_0,
/*21205*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21208*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21211*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21214*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21217*/           OPC_EmitInteger, MVT::i1, 0, 
/*21220*/           OPC_EmitInteger, MVT::i1, 0, 
/*21223*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21226*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21229*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21246*/         /*SwitchType*/ 42, MVT::v2f32,// ->21290
/*21248*/           OPC_EmitMergeInputChains1_0,
/*21249*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21252*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21255*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21258*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21261*/           OPC_EmitInteger, MVT::i1, 0, 
/*21264*/           OPC_EmitInteger, MVT::i1, 0, 
/*21267*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21270*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21273*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21290*/         /*SwitchType*/ 42, MVT::v4f32,// ->21334
/*21292*/           OPC_EmitMergeInputChains1_0,
/*21293*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21296*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21299*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21302*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21305*/           OPC_EmitInteger, MVT::i1, 0, 
/*21308*/           OPC_EmitInteger, MVT::i1, 0, 
/*21311*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21314*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21334*/         0, // EndSwitchType
/*21335*/       /*Scope*/ 27|128,1/*155*/, /*->21492*/
/*21337*/         OPC_CheckChild2Type, MVT::v16f32,
/*21339*/         OPC_RecordChild3, // #2 = $rsrc
/*21340*/         OPC_CheckChild3Type, MVT::v8i32,
/*21342*/         OPC_RecordChild4, // #3 = $sampler
/*21343*/         OPC_RecordChild5, // #4 = $dmask
/*21344*/         OPC_RecordChild6, // #5 = $unorm
/*21345*/         OPC_RecordChild7, // #6 = $glc
/*21346*/         OPC_MoveChild, 8,
/*21348*/         OPC_RecordNode, // #7 = $slc
/*21349*/         OPC_MoveParent,
/*21350*/         OPC_MoveChild, 9,
/*21352*/         OPC_RecordNode, // #8 = $lwe
/*21353*/         OPC_MoveParent,
/*21354*/         OPC_MoveChild, 10,
/*21356*/         OPC_RecordNode, // #9 = $da
/*21357*/         OPC_MoveParent,
/*21358*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21403
/*21361*/           OPC_EmitMergeInputChains1_0,
/*21362*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21365*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21368*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21371*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21374*/           OPC_EmitInteger, MVT::i1, 0, 
/*21377*/           OPC_EmitInteger, MVT::i1, 0, 
/*21380*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21383*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21386*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21403*/         /*SwitchType*/ 42, MVT::v2f32,// ->21447
/*21405*/           OPC_EmitMergeInputChains1_0,
/*21406*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21409*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21412*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21415*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21418*/           OPC_EmitInteger, MVT::i1, 0, 
/*21421*/           OPC_EmitInteger, MVT::i1, 0, 
/*21424*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21427*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21447*/         /*SwitchType*/ 42, MVT::v4f32,// ->21491
/*21449*/           OPC_EmitMergeInputChains1_0,
/*21450*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21453*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21456*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21459*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21462*/           OPC_EmitInteger, MVT::i1, 0, 
/*21465*/           OPC_EmitInteger, MVT::i1, 0, 
/*21468*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21471*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21474*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21491*/         0, // EndSwitchType
/*21492*/       0, /*End of Scope*/
/*21493*/     /*Scope*/ 23|128,6/*791*/, /*->22286*/
/*21495*/       OPC_CheckChild1Integer, 63|128,3/*447*/, 
/*21498*/       OPC_RecordChild2, // #1 = $addr
/*21499*/       OPC_Scope, 27|128,1/*155*/, /*->21657*/ // 5 children in Scope
/*21502*/         OPC_CheckChild2Type, MVT::f32,
/*21504*/         OPC_RecordChild3, // #2 = $rsrc
/*21505*/         OPC_CheckChild3Type, MVT::v8i32,
/*21507*/         OPC_RecordChild4, // #3 = $sampler
/*21508*/         OPC_RecordChild5, // #4 = $dmask
/*21509*/         OPC_RecordChild6, // #5 = $unorm
/*21510*/         OPC_RecordChild7, // #6 = $glc
/*21511*/         OPC_MoveChild, 8,
/*21513*/         OPC_RecordNode, // #7 = $slc
/*21514*/         OPC_MoveParent,
/*21515*/         OPC_MoveChild, 9,
/*21517*/         OPC_RecordNode, // #8 = $lwe
/*21518*/         OPC_MoveParent,
/*21519*/         OPC_MoveChild, 10,
/*21521*/         OPC_RecordNode, // #9 = $da
/*21522*/         OPC_MoveParent,
/*21523*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21568
/*21526*/           OPC_EmitMergeInputChains1_0,
/*21527*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21530*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21533*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21536*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21539*/           OPC_EmitInteger, MVT::i1, 0, 
/*21542*/           OPC_EmitInteger, MVT::i1, 0, 
/*21545*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21548*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21568*/         /*SwitchType*/ 42, MVT::v2f32,// ->21612
/*21570*/           OPC_EmitMergeInputChains1_0,
/*21571*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21574*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21577*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21580*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21583*/           OPC_EmitInteger, MVT::i1, 0, 
/*21586*/           OPC_EmitInteger, MVT::i1, 0, 
/*21589*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21592*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21612*/         /*SwitchType*/ 42, MVT::v4f32,// ->21656
/*21614*/           OPC_EmitMergeInputChains1_0,
/*21615*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21618*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21621*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21624*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21627*/           OPC_EmitInteger, MVT::i1, 0, 
/*21630*/           OPC_EmitInteger, MVT::i1, 0, 
/*21633*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21636*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21639*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21656*/         0, // EndSwitchType
/*21657*/       /*Scope*/ 27|128,1/*155*/, /*->21814*/
/*21659*/         OPC_CheckChild2Type, MVT::v2f32,
/*21661*/         OPC_RecordChild3, // #2 = $rsrc
/*21662*/         OPC_CheckChild3Type, MVT::v8i32,
/*21664*/         OPC_RecordChild4, // #3 = $sampler
/*21665*/         OPC_RecordChild5, // #4 = $dmask
/*21666*/         OPC_RecordChild6, // #5 = $unorm
/*21667*/         OPC_RecordChild7, // #6 = $glc
/*21668*/         OPC_MoveChild, 8,
/*21670*/         OPC_RecordNode, // #7 = $slc
/*21671*/         OPC_MoveParent,
/*21672*/         OPC_MoveChild, 9,
/*21674*/         OPC_RecordNode, // #8 = $lwe
/*21675*/         OPC_MoveParent,
/*21676*/         OPC_MoveChild, 10,
/*21678*/         OPC_RecordNode, // #9 = $da
/*21679*/         OPC_MoveParent,
/*21680*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21725
/*21683*/           OPC_EmitMergeInputChains1_0,
/*21684*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21687*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21690*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21693*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21696*/           OPC_EmitInteger, MVT::i1, 0, 
/*21699*/           OPC_EmitInteger, MVT::i1, 0, 
/*21702*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21705*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21708*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21725*/         /*SwitchType*/ 42, MVT::v2f32,// ->21769
/*21727*/           OPC_EmitMergeInputChains1_0,
/*21728*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21731*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21734*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21737*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21740*/           OPC_EmitInteger, MVT::i1, 0, 
/*21743*/           OPC_EmitInteger, MVT::i1, 0, 
/*21746*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21749*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21769*/         /*SwitchType*/ 42, MVT::v4f32,// ->21813
/*21771*/           OPC_EmitMergeInputChains1_0,
/*21772*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21775*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21778*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21781*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21784*/           OPC_EmitInteger, MVT::i1, 0, 
/*21787*/           OPC_EmitInteger, MVT::i1, 0, 
/*21790*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21793*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21796*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21813*/         0, // EndSwitchType
/*21814*/       /*Scope*/ 27|128,1/*155*/, /*->21971*/
/*21816*/         OPC_CheckChild2Type, MVT::v4f32,
/*21818*/         OPC_RecordChild3, // #2 = $rsrc
/*21819*/         OPC_CheckChild3Type, MVT::v8i32,
/*21821*/         OPC_RecordChild4, // #3 = $sampler
/*21822*/         OPC_RecordChild5, // #4 = $dmask
/*21823*/         OPC_RecordChild6, // #5 = $unorm
/*21824*/         OPC_RecordChild7, // #6 = $glc
/*21825*/         OPC_MoveChild, 8,
/*21827*/         OPC_RecordNode, // #7 = $slc
/*21828*/         OPC_MoveParent,
/*21829*/         OPC_MoveChild, 9,
/*21831*/         OPC_RecordNode, // #8 = $lwe
/*21832*/         OPC_MoveParent,
/*21833*/         OPC_MoveChild, 10,
/*21835*/         OPC_RecordNode, // #9 = $da
/*21836*/         OPC_MoveParent,
/*21837*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21882
/*21840*/           OPC_EmitMergeInputChains1_0,
/*21841*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21844*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21847*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21850*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21853*/           OPC_EmitInteger, MVT::i1, 0, 
/*21856*/           OPC_EmitInteger, MVT::i1, 0, 
/*21859*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21862*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21865*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21882*/         /*SwitchType*/ 42, MVT::v2f32,// ->21926
/*21884*/           OPC_EmitMergeInputChains1_0,
/*21885*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21888*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21891*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21894*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21897*/           OPC_EmitInteger, MVT::i1, 0, 
/*21900*/           OPC_EmitInteger, MVT::i1, 0, 
/*21903*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21906*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21909*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21926*/         /*SwitchType*/ 42, MVT::v4f32,// ->21970
/*21928*/           OPC_EmitMergeInputChains1_0,
/*21929*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21932*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21935*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21938*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21941*/           OPC_EmitInteger, MVT::i1, 0, 
/*21944*/           OPC_EmitInteger, MVT::i1, 0, 
/*21947*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21950*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21953*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21970*/         0, // EndSwitchType
/*21971*/       /*Scope*/ 27|128,1/*155*/, /*->22128*/
/*21973*/         OPC_CheckChild2Type, MVT::v8f32,
/*21975*/         OPC_RecordChild3, // #2 = $rsrc
/*21976*/         OPC_CheckChild3Type, MVT::v8i32,
/*21978*/         OPC_RecordChild4, // #3 = $sampler
/*21979*/         OPC_RecordChild5, // #4 = $dmask
/*21980*/         OPC_RecordChild6, // #5 = $unorm
/*21981*/         OPC_RecordChild7, // #6 = $glc
/*21982*/         OPC_MoveChild, 8,
/*21984*/         OPC_RecordNode, // #7 = $slc
/*21985*/         OPC_MoveParent,
/*21986*/         OPC_MoveChild, 9,
/*21988*/         OPC_RecordNode, // #8 = $lwe
/*21989*/         OPC_MoveParent,
/*21990*/         OPC_MoveChild, 10,
/*21992*/         OPC_RecordNode, // #9 = $da
/*21993*/         OPC_MoveParent,
/*21994*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22039
/*21997*/           OPC_EmitMergeInputChains1_0,
/*21998*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22001*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22004*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22007*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22010*/           OPC_EmitInteger, MVT::i1, 0, 
/*22013*/           OPC_EmitInteger, MVT::i1, 0, 
/*22016*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22019*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22039*/         /*SwitchType*/ 42, MVT::v2f32,// ->22083
/*22041*/           OPC_EmitMergeInputChains1_0,
/*22042*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22045*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22048*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22051*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22054*/           OPC_EmitInteger, MVT::i1, 0, 
/*22057*/           OPC_EmitInteger, MVT::i1, 0, 
/*22060*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22063*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22083*/         /*SwitchType*/ 42, MVT::v4f32,// ->22127
/*22085*/           OPC_EmitMergeInputChains1_0,
/*22086*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22089*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22092*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22095*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22098*/           OPC_EmitInteger, MVT::i1, 0, 
/*22101*/           OPC_EmitInteger, MVT::i1, 0, 
/*22104*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22107*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22110*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22127*/         0, // EndSwitchType
/*22128*/       /*Scope*/ 27|128,1/*155*/, /*->22285*/
/*22130*/         OPC_CheckChild2Type, MVT::v16f32,
/*22132*/         OPC_RecordChild3, // #2 = $rsrc
/*22133*/         OPC_CheckChild3Type, MVT::v8i32,
/*22135*/         OPC_RecordChild4, // #3 = $sampler
/*22136*/         OPC_RecordChild5, // #4 = $dmask
/*22137*/         OPC_RecordChild6, // #5 = $unorm
/*22138*/         OPC_RecordChild7, // #6 = $glc
/*22139*/         OPC_MoveChild, 8,
/*22141*/         OPC_RecordNode, // #7 = $slc
/*22142*/         OPC_MoveParent,
/*22143*/         OPC_MoveChild, 9,
/*22145*/         OPC_RecordNode, // #8 = $lwe
/*22146*/         OPC_MoveParent,
/*22147*/         OPC_MoveChild, 10,
/*22149*/         OPC_RecordNode, // #9 = $da
/*22150*/         OPC_MoveParent,
/*22151*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22196
/*22154*/           OPC_EmitMergeInputChains1_0,
/*22155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22167*/           OPC_EmitInteger, MVT::i1, 0, 
/*22170*/           OPC_EmitInteger, MVT::i1, 0, 
/*22173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22196*/         /*SwitchType*/ 42, MVT::v2f32,// ->22240
/*22198*/           OPC_EmitMergeInputChains1_0,
/*22199*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22211*/           OPC_EmitInteger, MVT::i1, 0, 
/*22214*/           OPC_EmitInteger, MVT::i1, 0, 
/*22217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22220*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22240*/         /*SwitchType*/ 42, MVT::v4f32,// ->22284
/*22242*/           OPC_EmitMergeInputChains1_0,
/*22243*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22246*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22249*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22252*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22255*/           OPC_EmitInteger, MVT::i1, 0, 
/*22258*/           OPC_EmitInteger, MVT::i1, 0, 
/*22261*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22264*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22267*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22284*/         0, // EndSwitchType
/*22285*/       0, /*End of Scope*/
/*22286*/     /*Scope*/ 23|128,6/*791*/, /*->23079*/
/*22288*/       OPC_CheckChild1Integer, 47|128,3/*431*/, 
/*22291*/       OPC_RecordChild2, // #1 = $addr
/*22292*/       OPC_Scope, 27|128,1/*155*/, /*->22450*/ // 5 children in Scope
/*22295*/         OPC_CheckChild2Type, MVT::f32,
/*22297*/         OPC_RecordChild3, // #2 = $rsrc
/*22298*/         OPC_CheckChild3Type, MVT::v8i32,
/*22300*/         OPC_RecordChild4, // #3 = $sampler
/*22301*/         OPC_RecordChild5, // #4 = $dmask
/*22302*/         OPC_RecordChild6, // #5 = $unorm
/*22303*/         OPC_RecordChild7, // #6 = $glc
/*22304*/         OPC_MoveChild, 8,
/*22306*/         OPC_RecordNode, // #7 = $slc
/*22307*/         OPC_MoveParent,
/*22308*/         OPC_MoveChild, 9,
/*22310*/         OPC_RecordNode, // #8 = $lwe
/*22311*/         OPC_MoveParent,
/*22312*/         OPC_MoveChild, 10,
/*22314*/         OPC_RecordNode, // #9 = $da
/*22315*/         OPC_MoveParent,
/*22316*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22361
/*22319*/           OPC_EmitMergeInputChains1_0,
/*22320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22332*/           OPC_EmitInteger, MVT::i1, 0, 
/*22335*/           OPC_EmitInteger, MVT::i1, 0, 
/*22338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22361*/         /*SwitchType*/ 42, MVT::v2f32,// ->22405
/*22363*/           OPC_EmitMergeInputChains1_0,
/*22364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22376*/           OPC_EmitInteger, MVT::i1, 0, 
/*22379*/           OPC_EmitInteger, MVT::i1, 0, 
/*22382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22405*/         /*SwitchType*/ 42, MVT::v4f32,// ->22449
/*22407*/           OPC_EmitMergeInputChains1_0,
/*22408*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22411*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22414*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22417*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22420*/           OPC_EmitInteger, MVT::i1, 0, 
/*22423*/           OPC_EmitInteger, MVT::i1, 0, 
/*22426*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22429*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22432*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22449*/         0, // EndSwitchType
/*22450*/       /*Scope*/ 27|128,1/*155*/, /*->22607*/
/*22452*/         OPC_CheckChild2Type, MVT::v2f32,
/*22454*/         OPC_RecordChild3, // #2 = $rsrc
/*22455*/         OPC_CheckChild3Type, MVT::v8i32,
/*22457*/         OPC_RecordChild4, // #3 = $sampler
/*22458*/         OPC_RecordChild5, // #4 = $dmask
/*22459*/         OPC_RecordChild6, // #5 = $unorm
/*22460*/         OPC_RecordChild7, // #6 = $glc
/*22461*/         OPC_MoveChild, 8,
/*22463*/         OPC_RecordNode, // #7 = $slc
/*22464*/         OPC_MoveParent,
/*22465*/         OPC_MoveChild, 9,
/*22467*/         OPC_RecordNode, // #8 = $lwe
/*22468*/         OPC_MoveParent,
/*22469*/         OPC_MoveChild, 10,
/*22471*/         OPC_RecordNode, // #9 = $da
/*22472*/         OPC_MoveParent,
/*22473*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22518
/*22476*/           OPC_EmitMergeInputChains1_0,
/*22477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22489*/           OPC_EmitInteger, MVT::i1, 0, 
/*22492*/           OPC_EmitInteger, MVT::i1, 0, 
/*22495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22518*/         /*SwitchType*/ 42, MVT::v2f32,// ->22562
/*22520*/           OPC_EmitMergeInputChains1_0,
/*22521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22533*/           OPC_EmitInteger, MVT::i1, 0, 
/*22536*/           OPC_EmitInteger, MVT::i1, 0, 
/*22539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22562*/         /*SwitchType*/ 42, MVT::v4f32,// ->22606
/*22564*/           OPC_EmitMergeInputChains1_0,
/*22565*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22568*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22571*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22574*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22577*/           OPC_EmitInteger, MVT::i1, 0, 
/*22580*/           OPC_EmitInteger, MVT::i1, 0, 
/*22583*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22586*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22589*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22606*/         0, // EndSwitchType
/*22607*/       /*Scope*/ 27|128,1/*155*/, /*->22764*/
/*22609*/         OPC_CheckChild2Type, MVT::v4f32,
/*22611*/         OPC_RecordChild3, // #2 = $rsrc
/*22612*/         OPC_CheckChild3Type, MVT::v8i32,
/*22614*/         OPC_RecordChild4, // #3 = $sampler
/*22615*/         OPC_RecordChild5, // #4 = $dmask
/*22616*/         OPC_RecordChild6, // #5 = $unorm
/*22617*/         OPC_RecordChild7, // #6 = $glc
/*22618*/         OPC_MoveChild, 8,
/*22620*/         OPC_RecordNode, // #7 = $slc
/*22621*/         OPC_MoveParent,
/*22622*/         OPC_MoveChild, 9,
/*22624*/         OPC_RecordNode, // #8 = $lwe
/*22625*/         OPC_MoveParent,
/*22626*/         OPC_MoveChild, 10,
/*22628*/         OPC_RecordNode, // #9 = $da
/*22629*/         OPC_MoveParent,
/*22630*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22675
/*22633*/           OPC_EmitMergeInputChains1_0,
/*22634*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22637*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22640*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22643*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22646*/           OPC_EmitInteger, MVT::i1, 0, 
/*22649*/           OPC_EmitInteger, MVT::i1, 0, 
/*22652*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22655*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22658*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22675*/         /*SwitchType*/ 42, MVT::v2f32,// ->22719
/*22677*/           OPC_EmitMergeInputChains1_0,
/*22678*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22681*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22684*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22687*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22690*/           OPC_EmitInteger, MVT::i1, 0, 
/*22693*/           OPC_EmitInteger, MVT::i1, 0, 
/*22696*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22699*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22702*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22719*/         /*SwitchType*/ 42, MVT::v4f32,// ->22763
/*22721*/           OPC_EmitMergeInputChains1_0,
/*22722*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22725*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22728*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22731*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22734*/           OPC_EmitInteger, MVT::i1, 0, 
/*22737*/           OPC_EmitInteger, MVT::i1, 0, 
/*22740*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22743*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22763*/         0, // EndSwitchType
/*22764*/       /*Scope*/ 27|128,1/*155*/, /*->22921*/
/*22766*/         OPC_CheckChild2Type, MVT::v8f32,
/*22768*/         OPC_RecordChild3, // #2 = $rsrc
/*22769*/         OPC_CheckChild3Type, MVT::v8i32,
/*22771*/         OPC_RecordChild4, // #3 = $sampler
/*22772*/         OPC_RecordChild5, // #4 = $dmask
/*22773*/         OPC_RecordChild6, // #5 = $unorm
/*22774*/         OPC_RecordChild7, // #6 = $glc
/*22775*/         OPC_MoveChild, 8,
/*22777*/         OPC_RecordNode, // #7 = $slc
/*22778*/         OPC_MoveParent,
/*22779*/         OPC_MoveChild, 9,
/*22781*/         OPC_RecordNode, // #8 = $lwe
/*22782*/         OPC_MoveParent,
/*22783*/         OPC_MoveChild, 10,
/*22785*/         OPC_RecordNode, // #9 = $da
/*22786*/         OPC_MoveParent,
/*22787*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22832
/*22790*/           OPC_EmitMergeInputChains1_0,
/*22791*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22800*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22803*/           OPC_EmitInteger, MVT::i1, 0, 
/*22806*/           OPC_EmitInteger, MVT::i1, 0, 
/*22809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22812*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22815*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22832*/         /*SwitchType*/ 42, MVT::v2f32,// ->22876
/*22834*/           OPC_EmitMergeInputChains1_0,
/*22835*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22838*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22841*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22844*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22847*/           OPC_EmitInteger, MVT::i1, 0, 
/*22850*/           OPC_EmitInteger, MVT::i1, 0, 
/*22853*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22856*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22859*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22876*/         /*SwitchType*/ 42, MVT::v4f32,// ->22920
/*22878*/           OPC_EmitMergeInputChains1_0,
/*22879*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22882*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22885*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22888*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22891*/           OPC_EmitInteger, MVT::i1, 0, 
/*22894*/           OPC_EmitInteger, MVT::i1, 0, 
/*22897*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22900*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22903*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22920*/         0, // EndSwitchType
/*22921*/       /*Scope*/ 27|128,1/*155*/, /*->23078*/
/*22923*/         OPC_CheckChild2Type, MVT::v16f32,
/*22925*/         OPC_RecordChild3, // #2 = $rsrc
/*22926*/         OPC_CheckChild3Type, MVT::v8i32,
/*22928*/         OPC_RecordChild4, // #3 = $sampler
/*22929*/         OPC_RecordChild5, // #4 = $dmask
/*22930*/         OPC_RecordChild6, // #5 = $unorm
/*22931*/         OPC_RecordChild7, // #6 = $glc
/*22932*/         OPC_MoveChild, 8,
/*22934*/         OPC_RecordNode, // #7 = $slc
/*22935*/         OPC_MoveParent,
/*22936*/         OPC_MoveChild, 9,
/*22938*/         OPC_RecordNode, // #8 = $lwe
/*22939*/         OPC_MoveParent,
/*22940*/         OPC_MoveChild, 10,
/*22942*/         OPC_RecordNode, // #9 = $da
/*22943*/         OPC_MoveParent,
/*22944*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22989
/*22947*/           OPC_EmitMergeInputChains1_0,
/*22948*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22951*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22954*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22957*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22960*/           OPC_EmitInteger, MVT::i1, 0, 
/*22963*/           OPC_EmitInteger, MVT::i1, 0, 
/*22966*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22969*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22989*/         /*SwitchType*/ 42, MVT::v2f32,// ->23033
/*22991*/           OPC_EmitMergeInputChains1_0,
/*22992*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22995*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22998*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23001*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23004*/           OPC_EmitInteger, MVT::i1, 0, 
/*23007*/           OPC_EmitInteger, MVT::i1, 0, 
/*23010*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23013*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23016*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23033*/         /*SwitchType*/ 42, MVT::v4f32,// ->23077
/*23035*/           OPC_EmitMergeInputChains1_0,
/*23036*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23039*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23042*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23045*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23048*/           OPC_EmitInteger, MVT::i1, 0, 
/*23051*/           OPC_EmitInteger, MVT::i1, 0, 
/*23054*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23057*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23060*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23077*/         0, // EndSwitchType
/*23078*/       0, /*End of Scope*/
/*23079*/     /*Scope*/ 23|128,6/*791*/, /*->23872*/
/*23081*/       OPC_CheckChild1Integer, 46|128,3/*430*/, 
/*23084*/       OPC_RecordChild2, // #1 = $addr
/*23085*/       OPC_Scope, 27|128,1/*155*/, /*->23243*/ // 5 children in Scope
/*23088*/         OPC_CheckChild2Type, MVT::f32,
/*23090*/         OPC_RecordChild3, // #2 = $rsrc
/*23091*/         OPC_CheckChild3Type, MVT::v8i32,
/*23093*/         OPC_RecordChild4, // #3 = $sampler
/*23094*/         OPC_RecordChild5, // #4 = $dmask
/*23095*/         OPC_RecordChild6, // #5 = $unorm
/*23096*/         OPC_RecordChild7, // #6 = $glc
/*23097*/         OPC_MoveChild, 8,
/*23099*/         OPC_RecordNode, // #7 = $slc
/*23100*/         OPC_MoveParent,
/*23101*/         OPC_MoveChild, 9,
/*23103*/         OPC_RecordNode, // #8 = $lwe
/*23104*/         OPC_MoveParent,
/*23105*/         OPC_MoveChild, 10,
/*23107*/         OPC_RecordNode, // #9 = $da
/*23108*/         OPC_MoveParent,
/*23109*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23154
/*23112*/           OPC_EmitMergeInputChains1_0,
/*23113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23125*/           OPC_EmitInteger, MVT::i1, 0, 
/*23128*/           OPC_EmitInteger, MVT::i1, 0, 
/*23131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23154*/         /*SwitchType*/ 42, MVT::v2f32,// ->23198
/*23156*/           OPC_EmitMergeInputChains1_0,
/*23157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23169*/           OPC_EmitInteger, MVT::i1, 0, 
/*23172*/           OPC_EmitInteger, MVT::i1, 0, 
/*23175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23198*/         /*SwitchType*/ 42, MVT::v4f32,// ->23242
/*23200*/           OPC_EmitMergeInputChains1_0,
/*23201*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23204*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23207*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23210*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23213*/           OPC_EmitInteger, MVT::i1, 0, 
/*23216*/           OPC_EmitInteger, MVT::i1, 0, 
/*23219*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23222*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23225*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23242*/         0, // EndSwitchType
/*23243*/       /*Scope*/ 27|128,1/*155*/, /*->23400*/
/*23245*/         OPC_CheckChild2Type, MVT::v2f32,
/*23247*/         OPC_RecordChild3, // #2 = $rsrc
/*23248*/         OPC_CheckChild3Type, MVT::v8i32,
/*23250*/         OPC_RecordChild4, // #3 = $sampler
/*23251*/         OPC_RecordChild5, // #4 = $dmask
/*23252*/         OPC_RecordChild6, // #5 = $unorm
/*23253*/         OPC_RecordChild7, // #6 = $glc
/*23254*/         OPC_MoveChild, 8,
/*23256*/         OPC_RecordNode, // #7 = $slc
/*23257*/         OPC_MoveParent,
/*23258*/         OPC_MoveChild, 9,
/*23260*/         OPC_RecordNode, // #8 = $lwe
/*23261*/         OPC_MoveParent,
/*23262*/         OPC_MoveChild, 10,
/*23264*/         OPC_RecordNode, // #9 = $da
/*23265*/         OPC_MoveParent,
/*23266*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23311
/*23269*/           OPC_EmitMergeInputChains1_0,
/*23270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23282*/           OPC_EmitInteger, MVT::i1, 0, 
/*23285*/           OPC_EmitInteger, MVT::i1, 0, 
/*23288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23311*/         /*SwitchType*/ 42, MVT::v2f32,// ->23355
/*23313*/           OPC_EmitMergeInputChains1_0,
/*23314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23326*/           OPC_EmitInteger, MVT::i1, 0, 
/*23329*/           OPC_EmitInteger, MVT::i1, 0, 
/*23332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23355*/         /*SwitchType*/ 42, MVT::v4f32,// ->23399
/*23357*/           OPC_EmitMergeInputChains1_0,
/*23358*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23361*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23364*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23367*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23370*/           OPC_EmitInteger, MVT::i1, 0, 
/*23373*/           OPC_EmitInteger, MVT::i1, 0, 
/*23376*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23379*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23382*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23399*/         0, // EndSwitchType
/*23400*/       /*Scope*/ 27|128,1/*155*/, /*->23557*/
/*23402*/         OPC_CheckChild2Type, MVT::v4f32,
/*23404*/         OPC_RecordChild3, // #2 = $rsrc
/*23405*/         OPC_CheckChild3Type, MVT::v8i32,
/*23407*/         OPC_RecordChild4, // #3 = $sampler
/*23408*/         OPC_RecordChild5, // #4 = $dmask
/*23409*/         OPC_RecordChild6, // #5 = $unorm
/*23410*/         OPC_RecordChild7, // #6 = $glc
/*23411*/         OPC_MoveChild, 8,
/*23413*/         OPC_RecordNode, // #7 = $slc
/*23414*/         OPC_MoveParent,
/*23415*/         OPC_MoveChild, 9,
/*23417*/         OPC_RecordNode, // #8 = $lwe
/*23418*/         OPC_MoveParent,
/*23419*/         OPC_MoveChild, 10,
/*23421*/         OPC_RecordNode, // #9 = $da
/*23422*/         OPC_MoveParent,
/*23423*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23468
/*23426*/           OPC_EmitMergeInputChains1_0,
/*23427*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23430*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23433*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23436*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23439*/           OPC_EmitInteger, MVT::i1, 0, 
/*23442*/           OPC_EmitInteger, MVT::i1, 0, 
/*23445*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23448*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23451*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23468*/         /*SwitchType*/ 42, MVT::v2f32,// ->23512
/*23470*/           OPC_EmitMergeInputChains1_0,
/*23471*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23474*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23477*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23480*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23483*/           OPC_EmitInteger, MVT::i1, 0, 
/*23486*/           OPC_EmitInteger, MVT::i1, 0, 
/*23489*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23492*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23495*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23512*/         /*SwitchType*/ 42, MVT::v4f32,// ->23556
/*23514*/           OPC_EmitMergeInputChains1_0,
/*23515*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23518*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23521*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23524*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23527*/           OPC_EmitInteger, MVT::i1, 0, 
/*23530*/           OPC_EmitInteger, MVT::i1, 0, 
/*23533*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23536*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23556*/         0, // EndSwitchType
/*23557*/       /*Scope*/ 27|128,1/*155*/, /*->23714*/
/*23559*/         OPC_CheckChild2Type, MVT::v8f32,
/*23561*/         OPC_RecordChild3, // #2 = $rsrc
/*23562*/         OPC_CheckChild3Type, MVT::v8i32,
/*23564*/         OPC_RecordChild4, // #3 = $sampler
/*23565*/         OPC_RecordChild5, // #4 = $dmask
/*23566*/         OPC_RecordChild6, // #5 = $unorm
/*23567*/         OPC_RecordChild7, // #6 = $glc
/*23568*/         OPC_MoveChild, 8,
/*23570*/         OPC_RecordNode, // #7 = $slc
/*23571*/         OPC_MoveParent,
/*23572*/         OPC_MoveChild, 9,
/*23574*/         OPC_RecordNode, // #8 = $lwe
/*23575*/         OPC_MoveParent,
/*23576*/         OPC_MoveChild, 10,
/*23578*/         OPC_RecordNode, // #9 = $da
/*23579*/         OPC_MoveParent,
/*23580*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23625
/*23583*/           OPC_EmitMergeInputChains1_0,
/*23584*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23587*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23596*/           OPC_EmitInteger, MVT::i1, 0, 
/*23599*/           OPC_EmitInteger, MVT::i1, 0, 
/*23602*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23605*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23625*/         /*SwitchType*/ 42, MVT::v2f32,// ->23669
/*23627*/           OPC_EmitMergeInputChains1_0,
/*23628*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23631*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23634*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23637*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23640*/           OPC_EmitInteger, MVT::i1, 0, 
/*23643*/           OPC_EmitInteger, MVT::i1, 0, 
/*23646*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23649*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23652*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23669*/         /*SwitchType*/ 42, MVT::v4f32,// ->23713
/*23671*/           OPC_EmitMergeInputChains1_0,
/*23672*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23675*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23678*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23681*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23684*/           OPC_EmitInteger, MVT::i1, 0, 
/*23687*/           OPC_EmitInteger, MVT::i1, 0, 
/*23690*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23693*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23696*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23713*/         0, // EndSwitchType
/*23714*/       /*Scope*/ 27|128,1/*155*/, /*->23871*/
/*23716*/         OPC_CheckChild2Type, MVT::v16f32,
/*23718*/         OPC_RecordChild3, // #2 = $rsrc
/*23719*/         OPC_CheckChild3Type, MVT::v8i32,
/*23721*/         OPC_RecordChild4, // #3 = $sampler
/*23722*/         OPC_RecordChild5, // #4 = $dmask
/*23723*/         OPC_RecordChild6, // #5 = $unorm
/*23724*/         OPC_RecordChild7, // #6 = $glc
/*23725*/         OPC_MoveChild, 8,
/*23727*/         OPC_RecordNode, // #7 = $slc
/*23728*/         OPC_MoveParent,
/*23729*/         OPC_MoveChild, 9,
/*23731*/         OPC_RecordNode, // #8 = $lwe
/*23732*/         OPC_MoveParent,
/*23733*/         OPC_MoveChild, 10,
/*23735*/         OPC_RecordNode, // #9 = $da
/*23736*/         OPC_MoveParent,
/*23737*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23782
/*23740*/           OPC_EmitMergeInputChains1_0,
/*23741*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23744*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23747*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23750*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23753*/           OPC_EmitInteger, MVT::i1, 0, 
/*23756*/           OPC_EmitInteger, MVT::i1, 0, 
/*23759*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23762*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23765*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23782*/         /*SwitchType*/ 42, MVT::v2f32,// ->23826
/*23784*/           OPC_EmitMergeInputChains1_0,
/*23785*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23788*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23791*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23794*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23797*/           OPC_EmitInteger, MVT::i1, 0, 
/*23800*/           OPC_EmitInteger, MVT::i1, 0, 
/*23803*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23806*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23826*/         /*SwitchType*/ 42, MVT::v4f32,// ->23870
/*23828*/           OPC_EmitMergeInputChains1_0,
/*23829*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23832*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23835*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23838*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23841*/           OPC_EmitInteger, MVT::i1, 0, 
/*23844*/           OPC_EmitInteger, MVT::i1, 0, 
/*23847*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23850*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23853*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23870*/         0, // EndSwitchType
/*23871*/       0, /*End of Scope*/
/*23872*/     /*Scope*/ 23|128,6/*791*/, /*->24665*/
/*23874*/       OPC_CheckChild1Integer, 65|128,3/*449*/, 
/*23877*/       OPC_RecordChild2, // #1 = $addr
/*23878*/       OPC_Scope, 27|128,1/*155*/, /*->24036*/ // 5 children in Scope
/*23881*/         OPC_CheckChild2Type, MVT::f32,
/*23883*/         OPC_RecordChild3, // #2 = $rsrc
/*23884*/         OPC_CheckChild3Type, MVT::v8i32,
/*23886*/         OPC_RecordChild4, // #3 = $sampler
/*23887*/         OPC_RecordChild5, // #4 = $dmask
/*23888*/         OPC_RecordChild6, // #5 = $unorm
/*23889*/         OPC_RecordChild7, // #6 = $glc
/*23890*/         OPC_MoveChild, 8,
/*23892*/         OPC_RecordNode, // #7 = $slc
/*23893*/         OPC_MoveParent,
/*23894*/         OPC_MoveChild, 9,
/*23896*/         OPC_RecordNode, // #8 = $lwe
/*23897*/         OPC_MoveParent,
/*23898*/         OPC_MoveChild, 10,
/*23900*/         OPC_RecordNode, // #9 = $da
/*23901*/         OPC_MoveParent,
/*23902*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23947
/*23905*/           OPC_EmitMergeInputChains1_0,
/*23906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23918*/           OPC_EmitInteger, MVT::i1, 0, 
/*23921*/           OPC_EmitInteger, MVT::i1, 0, 
/*23924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23947*/         /*SwitchType*/ 42, MVT::v2f32,// ->23991
/*23949*/           OPC_EmitMergeInputChains1_0,
/*23950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23962*/           OPC_EmitInteger, MVT::i1, 0, 
/*23965*/           OPC_EmitInteger, MVT::i1, 0, 
/*23968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23991*/         /*SwitchType*/ 42, MVT::v4f32,// ->24035
/*23993*/           OPC_EmitMergeInputChains1_0,
/*23994*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23997*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24000*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24003*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24006*/           OPC_EmitInteger, MVT::i1, 0, 
/*24009*/           OPC_EmitInteger, MVT::i1, 0, 
/*24012*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24015*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24018*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24035*/         0, // EndSwitchType
/*24036*/       /*Scope*/ 27|128,1/*155*/, /*->24193*/
/*24038*/         OPC_CheckChild2Type, MVT::v2f32,
/*24040*/         OPC_RecordChild3, // #2 = $rsrc
/*24041*/         OPC_CheckChild3Type, MVT::v8i32,
/*24043*/         OPC_RecordChild4, // #3 = $sampler
/*24044*/         OPC_RecordChild5, // #4 = $dmask
/*24045*/         OPC_RecordChild6, // #5 = $unorm
/*24046*/         OPC_RecordChild7, // #6 = $glc
/*24047*/         OPC_MoveChild, 8,
/*24049*/         OPC_RecordNode, // #7 = $slc
/*24050*/         OPC_MoveParent,
/*24051*/         OPC_MoveChild, 9,
/*24053*/         OPC_RecordNode, // #8 = $lwe
/*24054*/         OPC_MoveParent,
/*24055*/         OPC_MoveChild, 10,
/*24057*/         OPC_RecordNode, // #9 = $da
/*24058*/         OPC_MoveParent,
/*24059*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24104
/*24062*/           OPC_EmitMergeInputChains1_0,
/*24063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24075*/           OPC_EmitInteger, MVT::i1, 0, 
/*24078*/           OPC_EmitInteger, MVT::i1, 0, 
/*24081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24104*/         /*SwitchType*/ 42, MVT::v2f32,// ->24148
/*24106*/           OPC_EmitMergeInputChains1_0,
/*24107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24119*/           OPC_EmitInteger, MVT::i1, 0, 
/*24122*/           OPC_EmitInteger, MVT::i1, 0, 
/*24125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24148*/         /*SwitchType*/ 42, MVT::v4f32,// ->24192
/*24150*/           OPC_EmitMergeInputChains1_0,
/*24151*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24154*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24157*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24160*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24163*/           OPC_EmitInteger, MVT::i1, 0, 
/*24166*/           OPC_EmitInteger, MVT::i1, 0, 
/*24169*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24172*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24175*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24192*/         0, // EndSwitchType
/*24193*/       /*Scope*/ 27|128,1/*155*/, /*->24350*/
/*24195*/         OPC_CheckChild2Type, MVT::v4f32,
/*24197*/         OPC_RecordChild3, // #2 = $rsrc
/*24198*/         OPC_CheckChild3Type, MVT::v8i32,
/*24200*/         OPC_RecordChild4, // #3 = $sampler
/*24201*/         OPC_RecordChild5, // #4 = $dmask
/*24202*/         OPC_RecordChild6, // #5 = $unorm
/*24203*/         OPC_RecordChild7, // #6 = $glc
/*24204*/         OPC_MoveChild, 8,
/*24206*/         OPC_RecordNode, // #7 = $slc
/*24207*/         OPC_MoveParent,
/*24208*/         OPC_MoveChild, 9,
/*24210*/         OPC_RecordNode, // #8 = $lwe
/*24211*/         OPC_MoveParent,
/*24212*/         OPC_MoveChild, 10,
/*24214*/         OPC_RecordNode, // #9 = $da
/*24215*/         OPC_MoveParent,
/*24216*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24261
/*24219*/           OPC_EmitMergeInputChains1_0,
/*24220*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24223*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24226*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24229*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24232*/           OPC_EmitInteger, MVT::i1, 0, 
/*24235*/           OPC_EmitInteger, MVT::i1, 0, 
/*24238*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24241*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24244*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24261*/         /*SwitchType*/ 42, MVT::v2f32,// ->24305
/*24263*/           OPC_EmitMergeInputChains1_0,
/*24264*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24267*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24270*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24273*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24276*/           OPC_EmitInteger, MVT::i1, 0, 
/*24279*/           OPC_EmitInteger, MVT::i1, 0, 
/*24282*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24285*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24288*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24305*/         /*SwitchType*/ 42, MVT::v4f32,// ->24349
/*24307*/           OPC_EmitMergeInputChains1_0,
/*24308*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24311*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24314*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24317*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24320*/           OPC_EmitInteger, MVT::i1, 0, 
/*24323*/           OPC_EmitInteger, MVT::i1, 0, 
/*24326*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24329*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24332*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24349*/         0, // EndSwitchType
/*24350*/       /*Scope*/ 27|128,1/*155*/, /*->24507*/
/*24352*/         OPC_CheckChild2Type, MVT::v8f32,
/*24354*/         OPC_RecordChild3, // #2 = $rsrc
/*24355*/         OPC_CheckChild3Type, MVT::v8i32,
/*24357*/         OPC_RecordChild4, // #3 = $sampler
/*24358*/         OPC_RecordChild5, // #4 = $dmask
/*24359*/         OPC_RecordChild6, // #5 = $unorm
/*24360*/         OPC_RecordChild7, // #6 = $glc
/*24361*/         OPC_MoveChild, 8,
/*24363*/         OPC_RecordNode, // #7 = $slc
/*24364*/         OPC_MoveParent,
/*24365*/         OPC_MoveChild, 9,
/*24367*/         OPC_RecordNode, // #8 = $lwe
/*24368*/         OPC_MoveParent,
/*24369*/         OPC_MoveChild, 10,
/*24371*/         OPC_RecordNode, // #9 = $da
/*24372*/         OPC_MoveParent,
/*24373*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24418
/*24376*/           OPC_EmitMergeInputChains1_0,
/*24377*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24380*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24383*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24386*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24389*/           OPC_EmitInteger, MVT::i1, 0, 
/*24392*/           OPC_EmitInteger, MVT::i1, 0, 
/*24395*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24398*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24418*/         /*SwitchType*/ 42, MVT::v2f32,// ->24462
/*24420*/           OPC_EmitMergeInputChains1_0,
/*24421*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24424*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24427*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24430*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24433*/           OPC_EmitInteger, MVT::i1, 0, 
/*24436*/           OPC_EmitInteger, MVT::i1, 0, 
/*24439*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24442*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24462*/         /*SwitchType*/ 42, MVT::v4f32,// ->24506
/*24464*/           OPC_EmitMergeInputChains1_0,
/*24465*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24468*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24471*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24474*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24477*/           OPC_EmitInteger, MVT::i1, 0, 
/*24480*/           OPC_EmitInteger, MVT::i1, 0, 
/*24483*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24486*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24489*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24506*/         0, // EndSwitchType
/*24507*/       /*Scope*/ 27|128,1/*155*/, /*->24664*/
/*24509*/         OPC_CheckChild2Type, MVT::v16f32,
/*24511*/         OPC_RecordChild3, // #2 = $rsrc
/*24512*/         OPC_CheckChild3Type, MVT::v8i32,
/*24514*/         OPC_RecordChild4, // #3 = $sampler
/*24515*/         OPC_RecordChild5, // #4 = $dmask
/*24516*/         OPC_RecordChild6, // #5 = $unorm
/*24517*/         OPC_RecordChild7, // #6 = $glc
/*24518*/         OPC_MoveChild, 8,
/*24520*/         OPC_RecordNode, // #7 = $slc
/*24521*/         OPC_MoveParent,
/*24522*/         OPC_MoveChild, 9,
/*24524*/         OPC_RecordNode, // #8 = $lwe
/*24525*/         OPC_MoveParent,
/*24526*/         OPC_MoveChild, 10,
/*24528*/         OPC_RecordNode, // #9 = $da
/*24529*/         OPC_MoveParent,
/*24530*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24575
/*24533*/           OPC_EmitMergeInputChains1_0,
/*24534*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24537*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24540*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24543*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24546*/           OPC_EmitInteger, MVT::i1, 0, 
/*24549*/           OPC_EmitInteger, MVT::i1, 0, 
/*24552*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24555*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24575*/         /*SwitchType*/ 42, MVT::v2f32,// ->24619
/*24577*/           OPC_EmitMergeInputChains1_0,
/*24578*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24581*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24584*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24587*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24590*/           OPC_EmitInteger, MVT::i1, 0, 
/*24593*/           OPC_EmitInteger, MVT::i1, 0, 
/*24596*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24599*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24602*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24619*/         /*SwitchType*/ 42, MVT::v4f32,// ->24663
/*24621*/           OPC_EmitMergeInputChains1_0,
/*24622*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24625*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24628*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24631*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24634*/           OPC_EmitInteger, MVT::i1, 0, 
/*24637*/           OPC_EmitInteger, MVT::i1, 0, 
/*24640*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24643*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24663*/         0, // EndSwitchType
/*24664*/       0, /*End of Scope*/
/*24665*/     /*Scope*/ 23|128,6/*791*/, /*->25458*/
/*24667*/       OPC_CheckChild1Integer, 59|128,3/*443*/, 
/*24670*/       OPC_RecordChild2, // #1 = $addr
/*24671*/       OPC_Scope, 27|128,1/*155*/, /*->24829*/ // 5 children in Scope
/*24674*/         OPC_CheckChild2Type, MVT::f32,
/*24676*/         OPC_RecordChild3, // #2 = $rsrc
/*24677*/         OPC_CheckChild3Type, MVT::v8i32,
/*24679*/         OPC_RecordChild4, // #3 = $sampler
/*24680*/         OPC_RecordChild5, // #4 = $dmask
/*24681*/         OPC_RecordChild6, // #5 = $unorm
/*24682*/         OPC_RecordChild7, // #6 = $glc
/*24683*/         OPC_MoveChild, 8,
/*24685*/         OPC_RecordNode, // #7 = $slc
/*24686*/         OPC_MoveParent,
/*24687*/         OPC_MoveChild, 9,
/*24689*/         OPC_RecordNode, // #8 = $lwe
/*24690*/         OPC_MoveParent,
/*24691*/         OPC_MoveChild, 10,
/*24693*/         OPC_RecordNode, // #9 = $da
/*24694*/         OPC_MoveParent,
/*24695*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24740
/*24698*/           OPC_EmitMergeInputChains1_0,
/*24699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24711*/           OPC_EmitInteger, MVT::i1, 0, 
/*24714*/           OPC_EmitInteger, MVT::i1, 0, 
/*24717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24740*/         /*SwitchType*/ 42, MVT::v2f32,// ->24784
/*24742*/           OPC_EmitMergeInputChains1_0,
/*24743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24755*/           OPC_EmitInteger, MVT::i1, 0, 
/*24758*/           OPC_EmitInteger, MVT::i1, 0, 
/*24761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24784*/         /*SwitchType*/ 42, MVT::v4f32,// ->24828
/*24786*/           OPC_EmitMergeInputChains1_0,
/*24787*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24790*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24793*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24796*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24799*/           OPC_EmitInteger, MVT::i1, 0, 
/*24802*/           OPC_EmitInteger, MVT::i1, 0, 
/*24805*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24808*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24811*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24828*/         0, // EndSwitchType
/*24829*/       /*Scope*/ 27|128,1/*155*/, /*->24986*/
/*24831*/         OPC_CheckChild2Type, MVT::v2f32,
/*24833*/         OPC_RecordChild3, // #2 = $rsrc
/*24834*/         OPC_CheckChild3Type, MVT::v8i32,
/*24836*/         OPC_RecordChild4, // #3 = $sampler
/*24837*/         OPC_RecordChild5, // #4 = $dmask
/*24838*/         OPC_RecordChild6, // #5 = $unorm
/*24839*/         OPC_RecordChild7, // #6 = $glc
/*24840*/         OPC_MoveChild, 8,
/*24842*/         OPC_RecordNode, // #7 = $slc
/*24843*/         OPC_MoveParent,
/*24844*/         OPC_MoveChild, 9,
/*24846*/         OPC_RecordNode, // #8 = $lwe
/*24847*/         OPC_MoveParent,
/*24848*/         OPC_MoveChild, 10,
/*24850*/         OPC_RecordNode, // #9 = $da
/*24851*/         OPC_MoveParent,
/*24852*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24897
/*24855*/           OPC_EmitMergeInputChains1_0,
/*24856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24868*/           OPC_EmitInteger, MVT::i1, 0, 
/*24871*/           OPC_EmitInteger, MVT::i1, 0, 
/*24874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24897*/         /*SwitchType*/ 42, MVT::v2f32,// ->24941
/*24899*/           OPC_EmitMergeInputChains1_0,
/*24900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24912*/           OPC_EmitInteger, MVT::i1, 0, 
/*24915*/           OPC_EmitInteger, MVT::i1, 0, 
/*24918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24941*/         /*SwitchType*/ 42, MVT::v4f32,// ->24985
/*24943*/           OPC_EmitMergeInputChains1_0,
/*24944*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24947*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24950*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24953*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24956*/           OPC_EmitInteger, MVT::i1, 0, 
/*24959*/           OPC_EmitInteger, MVT::i1, 0, 
/*24962*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24965*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24985*/         0, // EndSwitchType
/*24986*/       /*Scope*/ 27|128,1/*155*/, /*->25143*/
/*24988*/         OPC_CheckChild2Type, MVT::v4f32,
/*24990*/         OPC_RecordChild3, // #2 = $rsrc
/*24991*/         OPC_CheckChild3Type, MVT::v8i32,
/*24993*/         OPC_RecordChild4, // #3 = $sampler
/*24994*/         OPC_RecordChild5, // #4 = $dmask
/*24995*/         OPC_RecordChild6, // #5 = $unorm
/*24996*/         OPC_RecordChild7, // #6 = $glc
/*24997*/         OPC_MoveChild, 8,
/*24999*/         OPC_RecordNode, // #7 = $slc
/*25000*/         OPC_MoveParent,
/*25001*/         OPC_MoveChild, 9,
/*25003*/         OPC_RecordNode, // #8 = $lwe
/*25004*/         OPC_MoveParent,
/*25005*/         OPC_MoveChild, 10,
/*25007*/         OPC_RecordNode, // #9 = $da
/*25008*/         OPC_MoveParent,
/*25009*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25054
/*25012*/           OPC_EmitMergeInputChains1_0,
/*25013*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25016*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25019*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25022*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25025*/           OPC_EmitInteger, MVT::i1, 0, 
/*25028*/           OPC_EmitInteger, MVT::i1, 0, 
/*25031*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25034*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25037*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25054*/         /*SwitchType*/ 42, MVT::v2f32,// ->25098
/*25056*/           OPC_EmitMergeInputChains1_0,
/*25057*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25060*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25069*/           OPC_EmitInteger, MVT::i1, 0, 
/*25072*/           OPC_EmitInteger, MVT::i1, 0, 
/*25075*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25078*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25098*/         /*SwitchType*/ 42, MVT::v4f32,// ->25142
/*25100*/           OPC_EmitMergeInputChains1_0,
/*25101*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25104*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25107*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25110*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25113*/           OPC_EmitInteger, MVT::i1, 0, 
/*25116*/           OPC_EmitInteger, MVT::i1, 0, 
/*25119*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25122*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25125*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25142*/         0, // EndSwitchType
/*25143*/       /*Scope*/ 27|128,1/*155*/, /*->25300*/
/*25145*/         OPC_CheckChild2Type, MVT::v8f32,
/*25147*/         OPC_RecordChild3, // #2 = $rsrc
/*25148*/         OPC_CheckChild3Type, MVT::v8i32,
/*25150*/         OPC_RecordChild4, // #3 = $sampler
/*25151*/         OPC_RecordChild5, // #4 = $dmask
/*25152*/         OPC_RecordChild6, // #5 = $unorm
/*25153*/         OPC_RecordChild7, // #6 = $glc
/*25154*/         OPC_MoveChild, 8,
/*25156*/         OPC_RecordNode, // #7 = $slc
/*25157*/         OPC_MoveParent,
/*25158*/         OPC_MoveChild, 9,
/*25160*/         OPC_RecordNode, // #8 = $lwe
/*25161*/         OPC_MoveParent,
/*25162*/         OPC_MoveChild, 10,
/*25164*/         OPC_RecordNode, // #9 = $da
/*25165*/         OPC_MoveParent,
/*25166*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25211
/*25169*/           OPC_EmitMergeInputChains1_0,
/*25170*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25176*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25179*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25182*/           OPC_EmitInteger, MVT::i1, 0, 
/*25185*/           OPC_EmitInteger, MVT::i1, 0, 
/*25188*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25191*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25194*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25211*/         /*SwitchType*/ 42, MVT::v2f32,// ->25255
/*25213*/           OPC_EmitMergeInputChains1_0,
/*25214*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25217*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25220*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25223*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25226*/           OPC_EmitInteger, MVT::i1, 0, 
/*25229*/           OPC_EmitInteger, MVT::i1, 0, 
/*25232*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25235*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25238*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25255*/         /*SwitchType*/ 42, MVT::v4f32,// ->25299
/*25257*/           OPC_EmitMergeInputChains1_0,
/*25258*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25261*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25264*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25267*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25270*/           OPC_EmitInteger, MVT::i1, 0, 
/*25273*/           OPC_EmitInteger, MVT::i1, 0, 
/*25276*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25279*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25282*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25299*/         0, // EndSwitchType
/*25300*/       /*Scope*/ 27|128,1/*155*/, /*->25457*/
/*25302*/         OPC_CheckChild2Type, MVT::v16f32,
/*25304*/         OPC_RecordChild3, // #2 = $rsrc
/*25305*/         OPC_CheckChild3Type, MVT::v8i32,
/*25307*/         OPC_RecordChild4, // #3 = $sampler
/*25308*/         OPC_RecordChild5, // #4 = $dmask
/*25309*/         OPC_RecordChild6, // #5 = $unorm
/*25310*/         OPC_RecordChild7, // #6 = $glc
/*25311*/         OPC_MoveChild, 8,
/*25313*/         OPC_RecordNode, // #7 = $slc
/*25314*/         OPC_MoveParent,
/*25315*/         OPC_MoveChild, 9,
/*25317*/         OPC_RecordNode, // #8 = $lwe
/*25318*/         OPC_MoveParent,
/*25319*/         OPC_MoveChild, 10,
/*25321*/         OPC_RecordNode, // #9 = $da
/*25322*/         OPC_MoveParent,
/*25323*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25368
/*25326*/           OPC_EmitMergeInputChains1_0,
/*25327*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25330*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25339*/           OPC_EmitInteger, MVT::i1, 0, 
/*25342*/           OPC_EmitInteger, MVT::i1, 0, 
/*25345*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25348*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25351*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25368*/         /*SwitchType*/ 42, MVT::v2f32,// ->25412
/*25370*/           OPC_EmitMergeInputChains1_0,
/*25371*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25374*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25377*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25380*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25383*/           OPC_EmitInteger, MVT::i1, 0, 
/*25386*/           OPC_EmitInteger, MVT::i1, 0, 
/*25389*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25392*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25412*/         /*SwitchType*/ 42, MVT::v4f32,// ->25456
/*25414*/           OPC_EmitMergeInputChains1_0,
/*25415*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25418*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25421*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25424*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25427*/           OPC_EmitInteger, MVT::i1, 0, 
/*25430*/           OPC_EmitInteger, MVT::i1, 0, 
/*25433*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25436*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25439*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25456*/         0, // EndSwitchType
/*25457*/       0, /*End of Scope*/
/*25458*/     /*Scope*/ 23|128,6/*791*/, /*->26251*/
/*25460*/       OPC_CheckChild1Integer, 54|128,3/*438*/, 
/*25463*/       OPC_RecordChild2, // #1 = $addr
/*25464*/       OPC_Scope, 27|128,1/*155*/, /*->25622*/ // 5 children in Scope
/*25467*/         OPC_CheckChild2Type, MVT::f32,
/*25469*/         OPC_RecordChild3, // #2 = $rsrc
/*25470*/         OPC_CheckChild3Type, MVT::v8i32,
/*25472*/         OPC_RecordChild4, // #3 = $sampler
/*25473*/         OPC_RecordChild5, // #4 = $dmask
/*25474*/         OPC_RecordChild6, // #5 = $unorm
/*25475*/         OPC_RecordChild7, // #6 = $glc
/*25476*/         OPC_MoveChild, 8,
/*25478*/         OPC_RecordNode, // #7 = $slc
/*25479*/         OPC_MoveParent,
/*25480*/         OPC_MoveChild, 9,
/*25482*/         OPC_RecordNode, // #8 = $lwe
/*25483*/         OPC_MoveParent,
/*25484*/         OPC_MoveChild, 10,
/*25486*/         OPC_RecordNode, // #9 = $da
/*25487*/         OPC_MoveParent,
/*25488*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25533
/*25491*/           OPC_EmitMergeInputChains1_0,
/*25492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25504*/           OPC_EmitInteger, MVT::i1, 0, 
/*25507*/           OPC_EmitInteger, MVT::i1, 0, 
/*25510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25533*/         /*SwitchType*/ 42, MVT::v2f32,// ->25577
/*25535*/           OPC_EmitMergeInputChains1_0,
/*25536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25548*/           OPC_EmitInteger, MVT::i1, 0, 
/*25551*/           OPC_EmitInteger, MVT::i1, 0, 
/*25554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25577*/         /*SwitchType*/ 42, MVT::v4f32,// ->25621
/*25579*/           OPC_EmitMergeInputChains1_0,
/*25580*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25589*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25592*/           OPC_EmitInteger, MVT::i1, 0, 
/*25595*/           OPC_EmitInteger, MVT::i1, 0, 
/*25598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25601*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25621*/         0, // EndSwitchType
/*25622*/       /*Scope*/ 27|128,1/*155*/, /*->25779*/
/*25624*/         OPC_CheckChild2Type, MVT::v2f32,
/*25626*/         OPC_RecordChild3, // #2 = $rsrc
/*25627*/         OPC_CheckChild3Type, MVT::v8i32,
/*25629*/         OPC_RecordChild4, // #3 = $sampler
/*25630*/         OPC_RecordChild5, // #4 = $dmask
/*25631*/         OPC_RecordChild6, // #5 = $unorm
/*25632*/         OPC_RecordChild7, // #6 = $glc
/*25633*/         OPC_MoveChild, 8,
/*25635*/         OPC_RecordNode, // #7 = $slc
/*25636*/         OPC_MoveParent,
/*25637*/         OPC_MoveChild, 9,
/*25639*/         OPC_RecordNode, // #8 = $lwe
/*25640*/         OPC_MoveParent,
/*25641*/         OPC_MoveChild, 10,
/*25643*/         OPC_RecordNode, // #9 = $da
/*25644*/         OPC_MoveParent,
/*25645*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25690
/*25648*/           OPC_EmitMergeInputChains1_0,
/*25649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25661*/           OPC_EmitInteger, MVT::i1, 0, 
/*25664*/           OPC_EmitInteger, MVT::i1, 0, 
/*25667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25690*/         /*SwitchType*/ 42, MVT::v2f32,// ->25734
/*25692*/           OPC_EmitMergeInputChains1_0,
/*25693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25705*/           OPC_EmitInteger, MVT::i1, 0, 
/*25708*/           OPC_EmitInteger, MVT::i1, 0, 
/*25711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25734*/         /*SwitchType*/ 42, MVT::v4f32,// ->25778
/*25736*/           OPC_EmitMergeInputChains1_0,
/*25737*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25740*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25743*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25746*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25749*/           OPC_EmitInteger, MVT::i1, 0, 
/*25752*/           OPC_EmitInteger, MVT::i1, 0, 
/*25755*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25758*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25778*/         0, // EndSwitchType
/*25779*/       /*Scope*/ 27|128,1/*155*/, /*->25936*/
/*25781*/         OPC_CheckChild2Type, MVT::v4f32,
/*25783*/         OPC_RecordChild3, // #2 = $rsrc
/*25784*/         OPC_CheckChild3Type, MVT::v8i32,
/*25786*/         OPC_RecordChild4, // #3 = $sampler
/*25787*/         OPC_RecordChild5, // #4 = $dmask
/*25788*/         OPC_RecordChild6, // #5 = $unorm
/*25789*/         OPC_RecordChild7, // #6 = $glc
/*25790*/         OPC_MoveChild, 8,
/*25792*/         OPC_RecordNode, // #7 = $slc
/*25793*/         OPC_MoveParent,
/*25794*/         OPC_MoveChild, 9,
/*25796*/         OPC_RecordNode, // #8 = $lwe
/*25797*/         OPC_MoveParent,
/*25798*/         OPC_MoveChild, 10,
/*25800*/         OPC_RecordNode, // #9 = $da
/*25801*/         OPC_MoveParent,
/*25802*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25847
/*25805*/           OPC_EmitMergeInputChains1_0,
/*25806*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25809*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25812*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25815*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25818*/           OPC_EmitInteger, MVT::i1, 0, 
/*25821*/           OPC_EmitInteger, MVT::i1, 0, 
/*25824*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25827*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25830*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25847*/         /*SwitchType*/ 42, MVT::v2f32,// ->25891
/*25849*/           OPC_EmitMergeInputChains1_0,
/*25850*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25853*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25856*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25859*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25862*/           OPC_EmitInteger, MVT::i1, 0, 
/*25865*/           OPC_EmitInteger, MVT::i1, 0, 
/*25868*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25871*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25874*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25891*/         /*SwitchType*/ 42, MVT::v4f32,// ->25935
/*25893*/           OPC_EmitMergeInputChains1_0,
/*25894*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25897*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25900*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25903*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25906*/           OPC_EmitInteger, MVT::i1, 0, 
/*25909*/           OPC_EmitInteger, MVT::i1, 0, 
/*25912*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25915*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25918*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25935*/         0, // EndSwitchType
/*25936*/       /*Scope*/ 27|128,1/*155*/, /*->26093*/
/*25938*/         OPC_CheckChild2Type, MVT::v8f32,
/*25940*/         OPC_RecordChild3, // #2 = $rsrc
/*25941*/         OPC_CheckChild3Type, MVT::v8i32,
/*25943*/         OPC_RecordChild4, // #3 = $sampler
/*25944*/         OPC_RecordChild5, // #4 = $dmask
/*25945*/         OPC_RecordChild6, // #5 = $unorm
/*25946*/         OPC_RecordChild7, // #6 = $glc
/*25947*/         OPC_MoveChild, 8,
/*25949*/         OPC_RecordNode, // #7 = $slc
/*25950*/         OPC_MoveParent,
/*25951*/         OPC_MoveChild, 9,
/*25953*/         OPC_RecordNode, // #8 = $lwe
/*25954*/         OPC_MoveParent,
/*25955*/         OPC_MoveChild, 10,
/*25957*/         OPC_RecordNode, // #9 = $da
/*25958*/         OPC_MoveParent,
/*25959*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26004
/*25962*/           OPC_EmitMergeInputChains1_0,
/*25963*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25966*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25969*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25972*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25975*/           OPC_EmitInteger, MVT::i1, 0, 
/*25978*/           OPC_EmitInteger, MVT::i1, 0, 
/*25981*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25984*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26004*/         /*SwitchType*/ 42, MVT::v2f32,// ->26048
/*26006*/           OPC_EmitMergeInputChains1_0,
/*26007*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26010*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26013*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26016*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26019*/           OPC_EmitInteger, MVT::i1, 0, 
/*26022*/           OPC_EmitInteger, MVT::i1, 0, 
/*26025*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26028*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26048*/         /*SwitchType*/ 42, MVT::v4f32,// ->26092
/*26050*/           OPC_EmitMergeInputChains1_0,
/*26051*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26057*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26060*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26063*/           OPC_EmitInteger, MVT::i1, 0, 
/*26066*/           OPC_EmitInteger, MVT::i1, 0, 
/*26069*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26072*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26075*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26092*/         0, // EndSwitchType
/*26093*/       /*Scope*/ 27|128,1/*155*/, /*->26250*/
/*26095*/         OPC_CheckChild2Type, MVT::v16f32,
/*26097*/         OPC_RecordChild3, // #2 = $rsrc
/*26098*/         OPC_CheckChild3Type, MVT::v8i32,
/*26100*/         OPC_RecordChild4, // #3 = $sampler
/*26101*/         OPC_RecordChild5, // #4 = $dmask
/*26102*/         OPC_RecordChild6, // #5 = $unorm
/*26103*/         OPC_RecordChild7, // #6 = $glc
/*26104*/         OPC_MoveChild, 8,
/*26106*/         OPC_RecordNode, // #7 = $slc
/*26107*/         OPC_MoveParent,
/*26108*/         OPC_MoveChild, 9,
/*26110*/         OPC_RecordNode, // #8 = $lwe
/*26111*/         OPC_MoveParent,
/*26112*/         OPC_MoveChild, 10,
/*26114*/         OPC_RecordNode, // #9 = $da
/*26115*/         OPC_MoveParent,
/*26116*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26161
/*26119*/           OPC_EmitMergeInputChains1_0,
/*26120*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26123*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26126*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26129*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26132*/           OPC_EmitInteger, MVT::i1, 0, 
/*26135*/           OPC_EmitInteger, MVT::i1, 0, 
/*26138*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26141*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26161*/         /*SwitchType*/ 42, MVT::v2f32,// ->26205
/*26163*/           OPC_EmitMergeInputChains1_0,
/*26164*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26167*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26170*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26173*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26176*/           OPC_EmitInteger, MVT::i1, 0, 
/*26179*/           OPC_EmitInteger, MVT::i1, 0, 
/*26182*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26185*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26188*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26205*/         /*SwitchType*/ 42, MVT::v4f32,// ->26249
/*26207*/           OPC_EmitMergeInputChains1_0,
/*26208*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26211*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26214*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26217*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26220*/           OPC_EmitInteger, MVT::i1, 0, 
/*26223*/           OPC_EmitInteger, MVT::i1, 0, 
/*26226*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26229*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26232*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26249*/         0, // EndSwitchType
/*26250*/       0, /*End of Scope*/
/*26251*/     /*Scope*/ 23|128,6/*791*/, /*->27044*/
/*26253*/       OPC_CheckChild1Integer, 56|128,3/*440*/, 
/*26256*/       OPC_RecordChild2, // #1 = $addr
/*26257*/       OPC_Scope, 27|128,1/*155*/, /*->26415*/ // 5 children in Scope
/*26260*/         OPC_CheckChild2Type, MVT::f32,
/*26262*/         OPC_RecordChild3, // #2 = $rsrc
/*26263*/         OPC_CheckChild3Type, MVT::v8i32,
/*26265*/         OPC_RecordChild4, // #3 = $sampler
/*26266*/         OPC_RecordChild5, // #4 = $dmask
/*26267*/         OPC_RecordChild6, // #5 = $unorm
/*26268*/         OPC_RecordChild7, // #6 = $glc
/*26269*/         OPC_MoveChild, 8,
/*26271*/         OPC_RecordNode, // #7 = $slc
/*26272*/         OPC_MoveParent,
/*26273*/         OPC_MoveChild, 9,
/*26275*/         OPC_RecordNode, // #8 = $lwe
/*26276*/         OPC_MoveParent,
/*26277*/         OPC_MoveChild, 10,
/*26279*/         OPC_RecordNode, // #9 = $da
/*26280*/         OPC_MoveParent,
/*26281*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26326
/*26284*/           OPC_EmitMergeInputChains1_0,
/*26285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26297*/           OPC_EmitInteger, MVT::i1, 0, 
/*26300*/           OPC_EmitInteger, MVT::i1, 0, 
/*26303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26326*/         /*SwitchType*/ 42, MVT::v2f32,// ->26370
/*26328*/           OPC_EmitMergeInputChains1_0,
/*26329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26341*/           OPC_EmitInteger, MVT::i1, 0, 
/*26344*/           OPC_EmitInteger, MVT::i1, 0, 
/*26347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26370*/         /*SwitchType*/ 42, MVT::v4f32,// ->26414
/*26372*/           OPC_EmitMergeInputChains1_0,
/*26373*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26376*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26379*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26382*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26385*/           OPC_EmitInteger, MVT::i1, 0, 
/*26388*/           OPC_EmitInteger, MVT::i1, 0, 
/*26391*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26394*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26414*/         0, // EndSwitchType
/*26415*/       /*Scope*/ 27|128,1/*155*/, /*->26572*/
/*26417*/         OPC_CheckChild2Type, MVT::v2f32,
/*26419*/         OPC_RecordChild3, // #2 = $rsrc
/*26420*/         OPC_CheckChild3Type, MVT::v8i32,
/*26422*/         OPC_RecordChild4, // #3 = $sampler
/*26423*/         OPC_RecordChild5, // #4 = $dmask
/*26424*/         OPC_RecordChild6, // #5 = $unorm
/*26425*/         OPC_RecordChild7, // #6 = $glc
/*26426*/         OPC_MoveChild, 8,
/*26428*/         OPC_RecordNode, // #7 = $slc
/*26429*/         OPC_MoveParent,
/*26430*/         OPC_MoveChild, 9,
/*26432*/         OPC_RecordNode, // #8 = $lwe
/*26433*/         OPC_MoveParent,
/*26434*/         OPC_MoveChild, 10,
/*26436*/         OPC_RecordNode, // #9 = $da
/*26437*/         OPC_MoveParent,
/*26438*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26483
/*26441*/           OPC_EmitMergeInputChains1_0,
/*26442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26454*/           OPC_EmitInteger, MVT::i1, 0, 
/*26457*/           OPC_EmitInteger, MVT::i1, 0, 
/*26460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26483*/         /*SwitchType*/ 42, MVT::v2f32,// ->26527
/*26485*/           OPC_EmitMergeInputChains1_0,
/*26486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26498*/           OPC_EmitInteger, MVT::i1, 0, 
/*26501*/           OPC_EmitInteger, MVT::i1, 0, 
/*26504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26527*/         /*SwitchType*/ 42, MVT::v4f32,// ->26571
/*26529*/           OPC_EmitMergeInputChains1_0,
/*26530*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26533*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26536*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26542*/           OPC_EmitInteger, MVT::i1, 0, 
/*26545*/           OPC_EmitInteger, MVT::i1, 0, 
/*26548*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26551*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26571*/         0, // EndSwitchType
/*26572*/       /*Scope*/ 27|128,1/*155*/, /*->26729*/
/*26574*/         OPC_CheckChild2Type, MVT::v4f32,
/*26576*/         OPC_RecordChild3, // #2 = $rsrc
/*26577*/         OPC_CheckChild3Type, MVT::v8i32,
/*26579*/         OPC_RecordChild4, // #3 = $sampler
/*26580*/         OPC_RecordChild5, // #4 = $dmask
/*26581*/         OPC_RecordChild6, // #5 = $unorm
/*26582*/         OPC_RecordChild7, // #6 = $glc
/*26583*/         OPC_MoveChild, 8,
/*26585*/         OPC_RecordNode, // #7 = $slc
/*26586*/         OPC_MoveParent,
/*26587*/         OPC_MoveChild, 9,
/*26589*/         OPC_RecordNode, // #8 = $lwe
/*26590*/         OPC_MoveParent,
/*26591*/         OPC_MoveChild, 10,
/*26593*/         OPC_RecordNode, // #9 = $da
/*26594*/         OPC_MoveParent,
/*26595*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26640
/*26598*/           OPC_EmitMergeInputChains1_0,
/*26599*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26602*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26605*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26608*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26611*/           OPC_EmitInteger, MVT::i1, 0, 
/*26614*/           OPC_EmitInteger, MVT::i1, 0, 
/*26617*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26620*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26623*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26640*/         /*SwitchType*/ 42, MVT::v2f32,// ->26684
/*26642*/           OPC_EmitMergeInputChains1_0,
/*26643*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26649*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26652*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26655*/           OPC_EmitInteger, MVT::i1, 0, 
/*26658*/           OPC_EmitInteger, MVT::i1, 0, 
/*26661*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26664*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26667*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26684*/         /*SwitchType*/ 42, MVT::v4f32,// ->26728
/*26686*/           OPC_EmitMergeInputChains1_0,
/*26687*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26690*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26693*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26696*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26699*/           OPC_EmitInteger, MVT::i1, 0, 
/*26702*/           OPC_EmitInteger, MVT::i1, 0, 
/*26705*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26708*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26711*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26728*/         0, // EndSwitchType
/*26729*/       /*Scope*/ 27|128,1/*155*/, /*->26886*/
/*26731*/         OPC_CheckChild2Type, MVT::v8f32,
/*26733*/         OPC_RecordChild3, // #2 = $rsrc
/*26734*/         OPC_CheckChild3Type, MVT::v8i32,
/*26736*/         OPC_RecordChild4, // #3 = $sampler
/*26737*/         OPC_RecordChild5, // #4 = $dmask
/*26738*/         OPC_RecordChild6, // #5 = $unorm
/*26739*/         OPC_RecordChild7, // #6 = $glc
/*26740*/         OPC_MoveChild, 8,
/*26742*/         OPC_RecordNode, // #7 = $slc
/*26743*/         OPC_MoveParent,
/*26744*/         OPC_MoveChild, 9,
/*26746*/         OPC_RecordNode, // #8 = $lwe
/*26747*/         OPC_MoveParent,
/*26748*/         OPC_MoveChild, 10,
/*26750*/         OPC_RecordNode, // #9 = $da
/*26751*/         OPC_MoveParent,
/*26752*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26797
/*26755*/           OPC_EmitMergeInputChains1_0,
/*26756*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26759*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26762*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26768*/           OPC_EmitInteger, MVT::i1, 0, 
/*26771*/           OPC_EmitInteger, MVT::i1, 0, 
/*26774*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26777*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26797*/         /*SwitchType*/ 42, MVT::v2f32,// ->26841
/*26799*/           OPC_EmitMergeInputChains1_0,
/*26800*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26803*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26812*/           OPC_EmitInteger, MVT::i1, 0, 
/*26815*/           OPC_EmitInteger, MVT::i1, 0, 
/*26818*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26821*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26841*/         /*SwitchType*/ 42, MVT::v4f32,// ->26885
/*26843*/           OPC_EmitMergeInputChains1_0,
/*26844*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26847*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26850*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26853*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26856*/           OPC_EmitInteger, MVT::i1, 0, 
/*26859*/           OPC_EmitInteger, MVT::i1, 0, 
/*26862*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26865*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26885*/         0, // EndSwitchType
/*26886*/       /*Scope*/ 27|128,1/*155*/, /*->27043*/
/*26888*/         OPC_CheckChild2Type, MVT::v16f32,
/*26890*/         OPC_RecordChild3, // #2 = $rsrc
/*26891*/         OPC_CheckChild3Type, MVT::v8i32,
/*26893*/         OPC_RecordChild4, // #3 = $sampler
/*26894*/         OPC_RecordChild5, // #4 = $dmask
/*26895*/         OPC_RecordChild6, // #5 = $unorm
/*26896*/         OPC_RecordChild7, // #6 = $glc
/*26897*/         OPC_MoveChild, 8,
/*26899*/         OPC_RecordNode, // #7 = $slc
/*26900*/         OPC_MoveParent,
/*26901*/         OPC_MoveChild, 9,
/*26903*/         OPC_RecordNode, // #8 = $lwe
/*26904*/         OPC_MoveParent,
/*26905*/         OPC_MoveChild, 10,
/*26907*/         OPC_RecordNode, // #9 = $da
/*26908*/         OPC_MoveParent,
/*26909*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26954
/*26912*/           OPC_EmitMergeInputChains1_0,
/*26913*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26916*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26919*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26922*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26925*/           OPC_EmitInteger, MVT::i1, 0, 
/*26928*/           OPC_EmitInteger, MVT::i1, 0, 
/*26931*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26934*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26954*/         /*SwitchType*/ 42, MVT::v2f32,// ->26998
/*26956*/           OPC_EmitMergeInputChains1_0,
/*26957*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26960*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26963*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26966*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26969*/           OPC_EmitInteger, MVT::i1, 0, 
/*26972*/           OPC_EmitInteger, MVT::i1, 0, 
/*26975*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26978*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26998*/         /*SwitchType*/ 42, MVT::v4f32,// ->27042
/*27000*/           OPC_EmitMergeInputChains1_0,
/*27001*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27004*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27007*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27010*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27013*/           OPC_EmitInteger, MVT::i1, 0, 
/*27016*/           OPC_EmitInteger, MVT::i1, 0, 
/*27019*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27022*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27025*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27042*/         0, // EndSwitchType
/*27043*/       0, /*End of Scope*/
/*27044*/     /*Scope*/ 23|128,6/*791*/, /*->27837*/
/*27046*/       OPC_CheckChild1Integer, 52|128,3/*436*/, 
/*27049*/       OPC_RecordChild2, // #1 = $addr
/*27050*/       OPC_Scope, 27|128,1/*155*/, /*->27208*/ // 5 children in Scope
/*27053*/         OPC_CheckChild2Type, MVT::f32,
/*27055*/         OPC_RecordChild3, // #2 = $rsrc
/*27056*/         OPC_CheckChild3Type, MVT::v8i32,
/*27058*/         OPC_RecordChild4, // #3 = $sampler
/*27059*/         OPC_RecordChild5, // #4 = $dmask
/*27060*/         OPC_RecordChild6, // #5 = $unorm
/*27061*/         OPC_RecordChild7, // #6 = $glc
/*27062*/         OPC_MoveChild, 8,
/*27064*/         OPC_RecordNode, // #7 = $slc
/*27065*/         OPC_MoveParent,
/*27066*/         OPC_MoveChild, 9,
/*27068*/         OPC_RecordNode, // #8 = $lwe
/*27069*/         OPC_MoveParent,
/*27070*/         OPC_MoveChild, 10,
/*27072*/         OPC_RecordNode, // #9 = $da
/*27073*/         OPC_MoveParent,
/*27074*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27119
/*27077*/           OPC_EmitMergeInputChains1_0,
/*27078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27090*/           OPC_EmitInteger, MVT::i1, 0, 
/*27093*/           OPC_EmitInteger, MVT::i1, 0, 
/*27096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27119*/         /*SwitchType*/ 42, MVT::v2f32,// ->27163
/*27121*/           OPC_EmitMergeInputChains1_0,
/*27122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27134*/           OPC_EmitInteger, MVT::i1, 0, 
/*27137*/           OPC_EmitInteger, MVT::i1, 0, 
/*27140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27163*/         /*SwitchType*/ 42, MVT::v4f32,// ->27207
/*27165*/           OPC_EmitMergeInputChains1_0,
/*27166*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27169*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27172*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27175*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27178*/           OPC_EmitInteger, MVT::i1, 0, 
/*27181*/           OPC_EmitInteger, MVT::i1, 0, 
/*27184*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27187*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27190*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27207*/         0, // EndSwitchType
/*27208*/       /*Scope*/ 27|128,1/*155*/, /*->27365*/
/*27210*/         OPC_CheckChild2Type, MVT::v2f32,
/*27212*/         OPC_RecordChild3, // #2 = $rsrc
/*27213*/         OPC_CheckChild3Type, MVT::v8i32,
/*27215*/         OPC_RecordChild4, // #3 = $sampler
/*27216*/         OPC_RecordChild5, // #4 = $dmask
/*27217*/         OPC_RecordChild6, // #5 = $unorm
/*27218*/         OPC_RecordChild7, // #6 = $glc
/*27219*/         OPC_MoveChild, 8,
/*27221*/         OPC_RecordNode, // #7 = $slc
/*27222*/         OPC_MoveParent,
/*27223*/         OPC_MoveChild, 9,
/*27225*/         OPC_RecordNode, // #8 = $lwe
/*27226*/         OPC_MoveParent,
/*27227*/         OPC_MoveChild, 10,
/*27229*/         OPC_RecordNode, // #9 = $da
/*27230*/         OPC_MoveParent,
/*27231*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27276
/*27234*/           OPC_EmitMergeInputChains1_0,
/*27235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27247*/           OPC_EmitInteger, MVT::i1, 0, 
/*27250*/           OPC_EmitInteger, MVT::i1, 0, 
/*27253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27276*/         /*SwitchType*/ 42, MVT::v2f32,// ->27320
/*27278*/           OPC_EmitMergeInputChains1_0,
/*27279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27291*/           OPC_EmitInteger, MVT::i1, 0, 
/*27294*/           OPC_EmitInteger, MVT::i1, 0, 
/*27297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27320*/         /*SwitchType*/ 42, MVT::v4f32,// ->27364
/*27322*/           OPC_EmitMergeInputChains1_0,
/*27323*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27326*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27329*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27332*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27335*/           OPC_EmitInteger, MVT::i1, 0, 
/*27338*/           OPC_EmitInteger, MVT::i1, 0, 
/*27341*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27344*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27347*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27364*/         0, // EndSwitchType
/*27365*/       /*Scope*/ 27|128,1/*155*/, /*->27522*/
/*27367*/         OPC_CheckChild2Type, MVT::v4f32,
/*27369*/         OPC_RecordChild3, // #2 = $rsrc
/*27370*/         OPC_CheckChild3Type, MVT::v8i32,
/*27372*/         OPC_RecordChild4, // #3 = $sampler
/*27373*/         OPC_RecordChild5, // #4 = $dmask
/*27374*/         OPC_RecordChild6, // #5 = $unorm
/*27375*/         OPC_RecordChild7, // #6 = $glc
/*27376*/         OPC_MoveChild, 8,
/*27378*/         OPC_RecordNode, // #7 = $slc
/*27379*/         OPC_MoveParent,
/*27380*/         OPC_MoveChild, 9,
/*27382*/         OPC_RecordNode, // #8 = $lwe
/*27383*/         OPC_MoveParent,
/*27384*/         OPC_MoveChild, 10,
/*27386*/         OPC_RecordNode, // #9 = $da
/*27387*/         OPC_MoveParent,
/*27388*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27433
/*27391*/           OPC_EmitMergeInputChains1_0,
/*27392*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27395*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27404*/           OPC_EmitInteger, MVT::i1, 0, 
/*27407*/           OPC_EmitInteger, MVT::i1, 0, 
/*27410*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27413*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27416*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27433*/         /*SwitchType*/ 42, MVT::v2f32,// ->27477
/*27435*/           OPC_EmitMergeInputChains1_0,
/*27436*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27439*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27442*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27445*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27448*/           OPC_EmitInteger, MVT::i1, 0, 
/*27451*/           OPC_EmitInteger, MVT::i1, 0, 
/*27454*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27457*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27460*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27477*/         /*SwitchType*/ 42, MVT::v4f32,// ->27521
/*27479*/           OPC_EmitMergeInputChains1_0,
/*27480*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27483*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27486*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27489*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27492*/           OPC_EmitInteger, MVT::i1, 0, 
/*27495*/           OPC_EmitInteger, MVT::i1, 0, 
/*27498*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27501*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27504*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27521*/         0, // EndSwitchType
/*27522*/       /*Scope*/ 27|128,1/*155*/, /*->27679*/
/*27524*/         OPC_CheckChild2Type, MVT::v8f32,
/*27526*/         OPC_RecordChild3, // #2 = $rsrc
/*27527*/         OPC_CheckChild3Type, MVT::v8i32,
/*27529*/         OPC_RecordChild4, // #3 = $sampler
/*27530*/         OPC_RecordChild5, // #4 = $dmask
/*27531*/         OPC_RecordChild6, // #5 = $unorm
/*27532*/         OPC_RecordChild7, // #6 = $glc
/*27533*/         OPC_MoveChild, 8,
/*27535*/         OPC_RecordNode, // #7 = $slc
/*27536*/         OPC_MoveParent,
/*27537*/         OPC_MoveChild, 9,
/*27539*/         OPC_RecordNode, // #8 = $lwe
/*27540*/         OPC_MoveParent,
/*27541*/         OPC_MoveChild, 10,
/*27543*/         OPC_RecordNode, // #9 = $da
/*27544*/         OPC_MoveParent,
/*27545*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27590
/*27548*/           OPC_EmitMergeInputChains1_0,
/*27549*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27552*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27555*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27558*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27561*/           OPC_EmitInteger, MVT::i1, 0, 
/*27564*/           OPC_EmitInteger, MVT::i1, 0, 
/*27567*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27570*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27573*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27590*/         /*SwitchType*/ 42, MVT::v2f32,// ->27634
/*27592*/           OPC_EmitMergeInputChains1_0,
/*27593*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27596*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27599*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27602*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27605*/           OPC_EmitInteger, MVT::i1, 0, 
/*27608*/           OPC_EmitInteger, MVT::i1, 0, 
/*27611*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27614*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27634*/         /*SwitchType*/ 42, MVT::v4f32,// ->27678
/*27636*/           OPC_EmitMergeInputChains1_0,
/*27637*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27640*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27643*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27646*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27649*/           OPC_EmitInteger, MVT::i1, 0, 
/*27652*/           OPC_EmitInteger, MVT::i1, 0, 
/*27655*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27658*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27678*/         0, // EndSwitchType
/*27679*/       /*Scope*/ 27|128,1/*155*/, /*->27836*/
/*27681*/         OPC_CheckChild2Type, MVT::v16f32,
/*27683*/         OPC_RecordChild3, // #2 = $rsrc
/*27684*/         OPC_CheckChild3Type, MVT::v8i32,
/*27686*/         OPC_RecordChild4, // #3 = $sampler
/*27687*/         OPC_RecordChild5, // #4 = $dmask
/*27688*/         OPC_RecordChild6, // #5 = $unorm
/*27689*/         OPC_RecordChild7, // #6 = $glc
/*27690*/         OPC_MoveChild, 8,
/*27692*/         OPC_RecordNode, // #7 = $slc
/*27693*/         OPC_MoveParent,
/*27694*/         OPC_MoveChild, 9,
/*27696*/         OPC_RecordNode, // #8 = $lwe
/*27697*/         OPC_MoveParent,
/*27698*/         OPC_MoveChild, 10,
/*27700*/         OPC_RecordNode, // #9 = $da
/*27701*/         OPC_MoveParent,
/*27702*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27747
/*27705*/           OPC_EmitMergeInputChains1_0,
/*27706*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27709*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27712*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27715*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27718*/           OPC_EmitInteger, MVT::i1, 0, 
/*27721*/           OPC_EmitInteger, MVT::i1, 0, 
/*27724*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27727*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27730*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27747*/         /*SwitchType*/ 42, MVT::v2f32,// ->27791
/*27749*/           OPC_EmitMergeInputChains1_0,
/*27750*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27753*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27756*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27759*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27762*/           OPC_EmitInteger, MVT::i1, 0, 
/*27765*/           OPC_EmitInteger, MVT::i1, 0, 
/*27768*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27771*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27791*/         /*SwitchType*/ 42, MVT::v4f32,// ->27835
/*27793*/           OPC_EmitMergeInputChains1_0,
/*27794*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27797*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27800*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27803*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27806*/           OPC_EmitInteger, MVT::i1, 0, 
/*27809*/           OPC_EmitInteger, MVT::i1, 0, 
/*27812*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27815*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27818*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27835*/         0, // EndSwitchType
/*27836*/       0, /*End of Scope*/
/*27837*/     /*Scope*/ 23|128,6/*791*/, /*->28630*/
/*27839*/       OPC_CheckChild1Integer, 51|128,3/*435*/, 
/*27842*/       OPC_RecordChild2, // #1 = $addr
/*27843*/       OPC_Scope, 27|128,1/*155*/, /*->28001*/ // 5 children in Scope
/*27846*/         OPC_CheckChild2Type, MVT::f32,
/*27848*/         OPC_RecordChild3, // #2 = $rsrc
/*27849*/         OPC_CheckChild3Type, MVT::v8i32,
/*27851*/         OPC_RecordChild4, // #3 = $sampler
/*27852*/         OPC_RecordChild5, // #4 = $dmask
/*27853*/         OPC_RecordChild6, // #5 = $unorm
/*27854*/         OPC_RecordChild7, // #6 = $glc
/*27855*/         OPC_MoveChild, 8,
/*27857*/         OPC_RecordNode, // #7 = $slc
/*27858*/         OPC_MoveParent,
/*27859*/         OPC_MoveChild, 9,
/*27861*/         OPC_RecordNode, // #8 = $lwe
/*27862*/         OPC_MoveParent,
/*27863*/         OPC_MoveChild, 10,
/*27865*/         OPC_RecordNode, // #9 = $da
/*27866*/         OPC_MoveParent,
/*27867*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27912
/*27870*/           OPC_EmitMergeInputChains1_0,
/*27871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27883*/           OPC_EmitInteger, MVT::i1, 0, 
/*27886*/           OPC_EmitInteger, MVT::i1, 0, 
/*27889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27912*/         /*SwitchType*/ 42, MVT::v2f32,// ->27956
/*27914*/           OPC_EmitMergeInputChains1_0,
/*27915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27927*/           OPC_EmitInteger, MVT::i1, 0, 
/*27930*/           OPC_EmitInteger, MVT::i1, 0, 
/*27933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27956*/         /*SwitchType*/ 42, MVT::v4f32,// ->28000
/*27958*/           OPC_EmitMergeInputChains1_0,
/*27959*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27962*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27965*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27968*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27971*/           OPC_EmitInteger, MVT::i1, 0, 
/*27974*/           OPC_EmitInteger, MVT::i1, 0, 
/*27977*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27980*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27983*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28000*/         0, // EndSwitchType
/*28001*/       /*Scope*/ 27|128,1/*155*/, /*->28158*/
/*28003*/         OPC_CheckChild2Type, MVT::v2f32,
/*28005*/         OPC_RecordChild3, // #2 = $rsrc
/*28006*/         OPC_CheckChild3Type, MVT::v8i32,
/*28008*/         OPC_RecordChild4, // #3 = $sampler
/*28009*/         OPC_RecordChild5, // #4 = $dmask
/*28010*/         OPC_RecordChild6, // #5 = $unorm
/*28011*/         OPC_RecordChild7, // #6 = $glc
/*28012*/         OPC_MoveChild, 8,
/*28014*/         OPC_RecordNode, // #7 = $slc
/*28015*/         OPC_MoveParent,
/*28016*/         OPC_MoveChild, 9,
/*28018*/         OPC_RecordNode, // #8 = $lwe
/*28019*/         OPC_MoveParent,
/*28020*/         OPC_MoveChild, 10,
/*28022*/         OPC_RecordNode, // #9 = $da
/*28023*/         OPC_MoveParent,
/*28024*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28069
/*28027*/           OPC_EmitMergeInputChains1_0,
/*28028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28040*/           OPC_EmitInteger, MVT::i1, 0, 
/*28043*/           OPC_EmitInteger, MVT::i1, 0, 
/*28046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28069*/         /*SwitchType*/ 42, MVT::v2f32,// ->28113
/*28071*/           OPC_EmitMergeInputChains1_0,
/*28072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28084*/           OPC_EmitInteger, MVT::i1, 0, 
/*28087*/           OPC_EmitInteger, MVT::i1, 0, 
/*28090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28113*/         /*SwitchType*/ 42, MVT::v4f32,// ->28157
/*28115*/           OPC_EmitMergeInputChains1_0,
/*28116*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28119*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28122*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28125*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28128*/           OPC_EmitInteger, MVT::i1, 0, 
/*28131*/           OPC_EmitInteger, MVT::i1, 0, 
/*28134*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28137*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28140*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28157*/         0, // EndSwitchType
/*28158*/       /*Scope*/ 27|128,1/*155*/, /*->28315*/
/*28160*/         OPC_CheckChild2Type, MVT::v4f32,
/*28162*/         OPC_RecordChild3, // #2 = $rsrc
/*28163*/         OPC_CheckChild3Type, MVT::v8i32,
/*28165*/         OPC_RecordChild4, // #3 = $sampler
/*28166*/         OPC_RecordChild5, // #4 = $dmask
/*28167*/         OPC_RecordChild6, // #5 = $unorm
/*28168*/         OPC_RecordChild7, // #6 = $glc
/*28169*/         OPC_MoveChild, 8,
/*28171*/         OPC_RecordNode, // #7 = $slc
/*28172*/         OPC_MoveParent,
/*28173*/         OPC_MoveChild, 9,
/*28175*/         OPC_RecordNode, // #8 = $lwe
/*28176*/         OPC_MoveParent,
/*28177*/         OPC_MoveChild, 10,
/*28179*/         OPC_RecordNode, // #9 = $da
/*28180*/         OPC_MoveParent,
/*28181*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28226
/*28184*/           OPC_EmitMergeInputChains1_0,
/*28185*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28188*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28191*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28194*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28197*/           OPC_EmitInteger, MVT::i1, 0, 
/*28200*/           OPC_EmitInteger, MVT::i1, 0, 
/*28203*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28206*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28209*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28226*/         /*SwitchType*/ 42, MVT::v2f32,// ->28270
/*28228*/           OPC_EmitMergeInputChains1_0,
/*28229*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28232*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28235*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28238*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28241*/           OPC_EmitInteger, MVT::i1, 0, 
/*28244*/           OPC_EmitInteger, MVT::i1, 0, 
/*28247*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28250*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28270*/         /*SwitchType*/ 42, MVT::v4f32,// ->28314
/*28272*/           OPC_EmitMergeInputChains1_0,
/*28273*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28276*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28279*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28282*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28285*/           OPC_EmitInteger, MVT::i1, 0, 
/*28288*/           OPC_EmitInteger, MVT::i1, 0, 
/*28291*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28294*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28297*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28314*/         0, // EndSwitchType
/*28315*/       /*Scope*/ 27|128,1/*155*/, /*->28472*/
/*28317*/         OPC_CheckChild2Type, MVT::v8f32,
/*28319*/         OPC_RecordChild3, // #2 = $rsrc
/*28320*/         OPC_CheckChild3Type, MVT::v8i32,
/*28322*/         OPC_RecordChild4, // #3 = $sampler
/*28323*/         OPC_RecordChild5, // #4 = $dmask
/*28324*/         OPC_RecordChild6, // #5 = $unorm
/*28325*/         OPC_RecordChild7, // #6 = $glc
/*28326*/         OPC_MoveChild, 8,
/*28328*/         OPC_RecordNode, // #7 = $slc
/*28329*/         OPC_MoveParent,
/*28330*/         OPC_MoveChild, 9,
/*28332*/         OPC_RecordNode, // #8 = $lwe
/*28333*/         OPC_MoveParent,
/*28334*/         OPC_MoveChild, 10,
/*28336*/         OPC_RecordNode, // #9 = $da
/*28337*/         OPC_MoveParent,
/*28338*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28383
/*28341*/           OPC_EmitMergeInputChains1_0,
/*28342*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28351*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28354*/           OPC_EmitInteger, MVT::i1, 0, 
/*28357*/           OPC_EmitInteger, MVT::i1, 0, 
/*28360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28363*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28383*/         /*SwitchType*/ 42, MVT::v2f32,// ->28427
/*28385*/           OPC_EmitMergeInputChains1_0,
/*28386*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28392*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28395*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28398*/           OPC_EmitInteger, MVT::i1, 0, 
/*28401*/           OPC_EmitInteger, MVT::i1, 0, 
/*28404*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28407*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28427*/         /*SwitchType*/ 42, MVT::v4f32,// ->28471
/*28429*/           OPC_EmitMergeInputChains1_0,
/*28430*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28433*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28436*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28439*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28442*/           OPC_EmitInteger, MVT::i1, 0, 
/*28445*/           OPC_EmitInteger, MVT::i1, 0, 
/*28448*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28451*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28454*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28471*/         0, // EndSwitchType
/*28472*/       /*Scope*/ 27|128,1/*155*/, /*->28629*/
/*28474*/         OPC_CheckChild2Type, MVT::v16f32,
/*28476*/         OPC_RecordChild3, // #2 = $rsrc
/*28477*/         OPC_CheckChild3Type, MVT::v8i32,
/*28479*/         OPC_RecordChild4, // #3 = $sampler
/*28480*/         OPC_RecordChild5, // #4 = $dmask
/*28481*/         OPC_RecordChild6, // #5 = $unorm
/*28482*/         OPC_RecordChild7, // #6 = $glc
/*28483*/         OPC_MoveChild, 8,
/*28485*/         OPC_RecordNode, // #7 = $slc
/*28486*/         OPC_MoveParent,
/*28487*/         OPC_MoveChild, 9,
/*28489*/         OPC_RecordNode, // #8 = $lwe
/*28490*/         OPC_MoveParent,
/*28491*/         OPC_MoveChild, 10,
/*28493*/         OPC_RecordNode, // #9 = $da
/*28494*/         OPC_MoveParent,
/*28495*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28540
/*28498*/           OPC_EmitMergeInputChains1_0,
/*28499*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28502*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28505*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28508*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28511*/           OPC_EmitInteger, MVT::i1, 0, 
/*28514*/           OPC_EmitInteger, MVT::i1, 0, 
/*28517*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28520*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28540*/         /*SwitchType*/ 42, MVT::v2f32,// ->28584
/*28542*/           OPC_EmitMergeInputChains1_0,
/*28543*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28546*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28549*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28552*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28555*/           OPC_EmitInteger, MVT::i1, 0, 
/*28558*/           OPC_EmitInteger, MVT::i1, 0, 
/*28561*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28564*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28584*/         /*SwitchType*/ 42, MVT::v4f32,// ->28628
/*28586*/           OPC_EmitMergeInputChains1_0,
/*28587*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28590*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28593*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28596*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28599*/           OPC_EmitInteger, MVT::i1, 0, 
/*28602*/           OPC_EmitInteger, MVT::i1, 0, 
/*28605*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28608*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28611*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28628*/         0, // EndSwitchType
/*28629*/       0, /*End of Scope*/
/*28630*/     /*Scope*/ 23|128,6/*791*/, /*->29423*/
/*28632*/       OPC_CheckChild1Integer, 58|128,3/*442*/, 
/*28635*/       OPC_RecordChild2, // #1 = $addr
/*28636*/       OPC_Scope, 27|128,1/*155*/, /*->28794*/ // 5 children in Scope
/*28639*/         OPC_CheckChild2Type, MVT::f32,
/*28641*/         OPC_RecordChild3, // #2 = $rsrc
/*28642*/         OPC_CheckChild3Type, MVT::v8i32,
/*28644*/         OPC_RecordChild4, // #3 = $sampler
/*28645*/         OPC_RecordChild5, // #4 = $dmask
/*28646*/         OPC_RecordChild6, // #5 = $unorm
/*28647*/         OPC_RecordChild7, // #6 = $glc
/*28648*/         OPC_MoveChild, 8,
/*28650*/         OPC_RecordNode, // #7 = $slc
/*28651*/         OPC_MoveParent,
/*28652*/         OPC_MoveChild, 9,
/*28654*/         OPC_RecordNode, // #8 = $lwe
/*28655*/         OPC_MoveParent,
/*28656*/         OPC_MoveChild, 10,
/*28658*/         OPC_RecordNode, // #9 = $da
/*28659*/         OPC_MoveParent,
/*28660*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28705
/*28663*/           OPC_EmitMergeInputChains1_0,
/*28664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28676*/           OPC_EmitInteger, MVT::i1, 0, 
/*28679*/           OPC_EmitInteger, MVT::i1, 0, 
/*28682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28705*/         /*SwitchType*/ 42, MVT::v2f32,// ->28749
/*28707*/           OPC_EmitMergeInputChains1_0,
/*28708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28720*/           OPC_EmitInteger, MVT::i1, 0, 
/*28723*/           OPC_EmitInteger, MVT::i1, 0, 
/*28726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28749*/         /*SwitchType*/ 42, MVT::v4f32,// ->28793
/*28751*/           OPC_EmitMergeInputChains1_0,
/*28752*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28755*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28758*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28761*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28764*/           OPC_EmitInteger, MVT::i1, 0, 
/*28767*/           OPC_EmitInteger, MVT::i1, 0, 
/*28770*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28773*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28776*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28793*/         0, // EndSwitchType
/*28794*/       /*Scope*/ 27|128,1/*155*/, /*->28951*/
/*28796*/         OPC_CheckChild2Type, MVT::v2f32,
/*28798*/         OPC_RecordChild3, // #2 = $rsrc
/*28799*/         OPC_CheckChild3Type, MVT::v8i32,
/*28801*/         OPC_RecordChild4, // #3 = $sampler
/*28802*/         OPC_RecordChild5, // #4 = $dmask
/*28803*/         OPC_RecordChild6, // #5 = $unorm
/*28804*/         OPC_RecordChild7, // #6 = $glc
/*28805*/         OPC_MoveChild, 8,
/*28807*/         OPC_RecordNode, // #7 = $slc
/*28808*/         OPC_MoveParent,
/*28809*/         OPC_MoveChild, 9,
/*28811*/         OPC_RecordNode, // #8 = $lwe
/*28812*/         OPC_MoveParent,
/*28813*/         OPC_MoveChild, 10,
/*28815*/         OPC_RecordNode, // #9 = $da
/*28816*/         OPC_MoveParent,
/*28817*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28862
/*28820*/           OPC_EmitMergeInputChains1_0,
/*28821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28833*/           OPC_EmitInteger, MVT::i1, 0, 
/*28836*/           OPC_EmitInteger, MVT::i1, 0, 
/*28839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28862*/         /*SwitchType*/ 42, MVT::v2f32,// ->28906
/*28864*/           OPC_EmitMergeInputChains1_0,
/*28865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28877*/           OPC_EmitInteger, MVT::i1, 0, 
/*28880*/           OPC_EmitInteger, MVT::i1, 0, 
/*28883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28906*/         /*SwitchType*/ 42, MVT::v4f32,// ->28950
/*28908*/           OPC_EmitMergeInputChains1_0,
/*28909*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28912*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28915*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28918*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28921*/           OPC_EmitInteger, MVT::i1, 0, 
/*28924*/           OPC_EmitInteger, MVT::i1, 0, 
/*28927*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28930*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28933*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28950*/         0, // EndSwitchType
/*28951*/       /*Scope*/ 27|128,1/*155*/, /*->29108*/
/*28953*/         OPC_CheckChild2Type, MVT::v4f32,
/*28955*/         OPC_RecordChild3, // #2 = $rsrc
/*28956*/         OPC_CheckChild3Type, MVT::v8i32,
/*28958*/         OPC_RecordChild4, // #3 = $sampler
/*28959*/         OPC_RecordChild5, // #4 = $dmask
/*28960*/         OPC_RecordChild6, // #5 = $unorm
/*28961*/         OPC_RecordChild7, // #6 = $glc
/*28962*/         OPC_MoveChild, 8,
/*28964*/         OPC_RecordNode, // #7 = $slc
/*28965*/         OPC_MoveParent,
/*28966*/         OPC_MoveChild, 9,
/*28968*/         OPC_RecordNode, // #8 = $lwe
/*28969*/         OPC_MoveParent,
/*28970*/         OPC_MoveChild, 10,
/*28972*/         OPC_RecordNode, // #9 = $da
/*28973*/         OPC_MoveParent,
/*28974*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29019
/*28977*/           OPC_EmitMergeInputChains1_0,
/*28978*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28981*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28984*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28987*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28990*/           OPC_EmitInteger, MVT::i1, 0, 
/*28993*/           OPC_EmitInteger, MVT::i1, 0, 
/*28996*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28999*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29002*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29019*/         /*SwitchType*/ 42, MVT::v2f32,// ->29063
/*29021*/           OPC_EmitMergeInputChains1_0,
/*29022*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29025*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29028*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29031*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29034*/           OPC_EmitInteger, MVT::i1, 0, 
/*29037*/           OPC_EmitInteger, MVT::i1, 0, 
/*29040*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29043*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29046*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29063*/         /*SwitchType*/ 42, MVT::v4f32,// ->29107
/*29065*/           OPC_EmitMergeInputChains1_0,
/*29066*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29069*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29072*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29075*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29078*/           OPC_EmitInteger, MVT::i1, 0, 
/*29081*/           OPC_EmitInteger, MVT::i1, 0, 
/*29084*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29087*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29090*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29107*/         0, // EndSwitchType
/*29108*/       /*Scope*/ 27|128,1/*155*/, /*->29265*/
/*29110*/         OPC_CheckChild2Type, MVT::v8f32,
/*29112*/         OPC_RecordChild3, // #2 = $rsrc
/*29113*/         OPC_CheckChild3Type, MVT::v8i32,
/*29115*/         OPC_RecordChild4, // #3 = $sampler
/*29116*/         OPC_RecordChild5, // #4 = $dmask
/*29117*/         OPC_RecordChild6, // #5 = $unorm
/*29118*/         OPC_RecordChild7, // #6 = $glc
/*29119*/         OPC_MoveChild, 8,
/*29121*/         OPC_RecordNode, // #7 = $slc
/*29122*/         OPC_MoveParent,
/*29123*/         OPC_MoveChild, 9,
/*29125*/         OPC_RecordNode, // #8 = $lwe
/*29126*/         OPC_MoveParent,
/*29127*/         OPC_MoveChild, 10,
/*29129*/         OPC_RecordNode, // #9 = $da
/*29130*/         OPC_MoveParent,
/*29131*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29176
/*29134*/           OPC_EmitMergeInputChains1_0,
/*29135*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29138*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29141*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29144*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29147*/           OPC_EmitInteger, MVT::i1, 0, 
/*29150*/           OPC_EmitInteger, MVT::i1, 0, 
/*29153*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29156*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29176*/         /*SwitchType*/ 42, MVT::v2f32,// ->29220
/*29178*/           OPC_EmitMergeInputChains1_0,
/*29179*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29182*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29185*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29188*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29191*/           OPC_EmitInteger, MVT::i1, 0, 
/*29194*/           OPC_EmitInteger, MVT::i1, 0, 
/*29197*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29200*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29203*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29220*/         /*SwitchType*/ 42, MVT::v4f32,// ->29264
/*29222*/           OPC_EmitMergeInputChains1_0,
/*29223*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29226*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29229*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29232*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29235*/           OPC_EmitInteger, MVT::i1, 0, 
/*29238*/           OPC_EmitInteger, MVT::i1, 0, 
/*29241*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29244*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29247*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29264*/         0, // EndSwitchType
/*29265*/       /*Scope*/ 27|128,1/*155*/, /*->29422*/
/*29267*/         OPC_CheckChild2Type, MVT::v16f32,
/*29269*/         OPC_RecordChild3, // #2 = $rsrc
/*29270*/         OPC_CheckChild3Type, MVT::v8i32,
/*29272*/         OPC_RecordChild4, // #3 = $sampler
/*29273*/         OPC_RecordChild5, // #4 = $dmask
/*29274*/         OPC_RecordChild6, // #5 = $unorm
/*29275*/         OPC_RecordChild7, // #6 = $glc
/*29276*/         OPC_MoveChild, 8,
/*29278*/         OPC_RecordNode, // #7 = $slc
/*29279*/         OPC_MoveParent,
/*29280*/         OPC_MoveChild, 9,
/*29282*/         OPC_RecordNode, // #8 = $lwe
/*29283*/         OPC_MoveParent,
/*29284*/         OPC_MoveChild, 10,
/*29286*/         OPC_RecordNode, // #9 = $da
/*29287*/         OPC_MoveParent,
/*29288*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29333
/*29291*/           OPC_EmitMergeInputChains1_0,
/*29292*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29295*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29298*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29301*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29304*/           OPC_EmitInteger, MVT::i1, 0, 
/*29307*/           OPC_EmitInteger, MVT::i1, 0, 
/*29310*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29313*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29316*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29333*/         /*SwitchType*/ 42, MVT::v2f32,// ->29377
/*29335*/           OPC_EmitMergeInputChains1_0,
/*29336*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29339*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29342*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29345*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29348*/           OPC_EmitInteger, MVT::i1, 0, 
/*29351*/           OPC_EmitInteger, MVT::i1, 0, 
/*29354*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29357*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29360*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29377*/         /*SwitchType*/ 42, MVT::v4f32,// ->29421
/*29379*/           OPC_EmitMergeInputChains1_0,
/*29380*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29383*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29386*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29389*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29392*/           OPC_EmitInteger, MVT::i1, 0, 
/*29395*/           OPC_EmitInteger, MVT::i1, 0, 
/*29398*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29401*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29404*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29421*/         0, // EndSwitchType
/*29422*/       0, /*End of Scope*/
/*29423*/     /*Scope*/ 60|128,3/*444*/, /*->29869*/
/*29425*/       OPC_CheckChild1Integer, 69|128,3/*453*/, 
/*29428*/       OPC_RecordChild2, // #1 = $addr
/*29429*/       OPC_Scope, 16|128,1/*144*/, /*->29576*/ // 3 children in Scope
/*29432*/         OPC_CheckChild2Type, MVT::i32,
/*29434*/         OPC_RecordChild3, // #2 = $rsrc
/*29435*/         OPC_CheckChild3Type, MVT::v8i32,
/*29437*/         OPC_RecordChild4, // #3 = $dmask
/*29438*/         OPC_RecordChild5, // #4 = $glc
/*29439*/         OPC_RecordChild6, // #5 = $slc
/*29440*/         OPC_RecordChild7, // #6 = $lwe
/*29441*/         OPC_MoveChild, 8,
/*29443*/         OPC_RecordNode, // #7 = $da
/*29444*/         OPC_MoveParent,
/*29445*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29489
/*29448*/           OPC_EmitMergeInputChains1_0,
/*29449*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29452*/           OPC_EmitInteger, MVT::i1, 1, 
/*29455*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29458*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29461*/           OPC_EmitInteger, MVT::i1, 0, 
/*29464*/           OPC_EmitInteger, MVT::i1, 0, 
/*29467*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29470*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29473*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29489*/         /*SwitchType*/ 41, MVT::v2f32,// ->29532
/*29491*/           OPC_EmitMergeInputChains1_0,
/*29492*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29495*/           OPC_EmitInteger, MVT::i1, 1, 
/*29498*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29501*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29504*/           OPC_EmitInteger, MVT::i1, 0, 
/*29507*/           OPC_EmitInteger, MVT::i1, 0, 
/*29510*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29513*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29532*/         /*SwitchType*/ 41, MVT::v4f32,// ->29575
/*29534*/           OPC_EmitMergeInputChains1_0,
/*29535*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29538*/           OPC_EmitInteger, MVT::i1, 1, 
/*29541*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29544*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29547*/           OPC_EmitInteger, MVT::i1, 0, 
/*29550*/           OPC_EmitInteger, MVT::i1, 0, 
/*29553*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29556*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29575*/         0, // EndSwitchType
/*29576*/       /*Scope*/ 16|128,1/*144*/, /*->29722*/
/*29578*/         OPC_CheckChild2Type, MVT::v2i32,
/*29580*/         OPC_RecordChild3, // #2 = $rsrc
/*29581*/         OPC_CheckChild3Type, MVT::v8i32,
/*29583*/         OPC_RecordChild4, // #3 = $dmask
/*29584*/         OPC_RecordChild5, // #4 = $glc
/*29585*/         OPC_RecordChild6, // #5 = $slc
/*29586*/         OPC_RecordChild7, // #6 = $lwe
/*29587*/         OPC_MoveChild, 8,
/*29589*/         OPC_RecordNode, // #7 = $da
/*29590*/         OPC_MoveParent,
/*29591*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29635
/*29594*/           OPC_EmitMergeInputChains1_0,
/*29595*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29598*/           OPC_EmitInteger, MVT::i1, 1, 
/*29601*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29607*/           OPC_EmitInteger, MVT::i1, 0, 
/*29610*/           OPC_EmitInteger, MVT::i1, 0, 
/*29613*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29616*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29635*/         /*SwitchType*/ 41, MVT::v2f32,// ->29678
/*29637*/           OPC_EmitMergeInputChains1_0,
/*29638*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29641*/           OPC_EmitInteger, MVT::i1, 1, 
/*29644*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29647*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29650*/           OPC_EmitInteger, MVT::i1, 0, 
/*29653*/           OPC_EmitInteger, MVT::i1, 0, 
/*29656*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29659*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29678*/         /*SwitchType*/ 41, MVT::v4f32,// ->29721
/*29680*/           OPC_EmitMergeInputChains1_0,
/*29681*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29684*/           OPC_EmitInteger, MVT::i1, 1, 
/*29687*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29690*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29693*/           OPC_EmitInteger, MVT::i1, 0, 
/*29696*/           OPC_EmitInteger, MVT::i1, 0, 
/*29699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29705*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29721*/         0, // EndSwitchType
/*29722*/       /*Scope*/ 16|128,1/*144*/, /*->29868*/
/*29724*/         OPC_CheckChild2Type, MVT::v4i32,
/*29726*/         OPC_RecordChild3, // #2 = $rsrc
/*29727*/         OPC_CheckChild3Type, MVT::v8i32,
/*29729*/         OPC_RecordChild4, // #3 = $dmask
/*29730*/         OPC_RecordChild5, // #4 = $glc
/*29731*/         OPC_RecordChild6, // #5 = $slc
/*29732*/         OPC_RecordChild7, // #6 = $lwe
/*29733*/         OPC_MoveChild, 8,
/*29735*/         OPC_RecordNode, // #7 = $da
/*29736*/         OPC_MoveParent,
/*29737*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29781
/*29740*/           OPC_EmitMergeInputChains1_0,
/*29741*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29744*/           OPC_EmitInteger, MVT::i1, 1, 
/*29747*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29753*/           OPC_EmitInteger, MVT::i1, 0, 
/*29756*/           OPC_EmitInteger, MVT::i1, 0, 
/*29759*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29762*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29765*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29781*/         /*SwitchType*/ 41, MVT::v2f32,// ->29824
/*29783*/           OPC_EmitMergeInputChains1_0,
/*29784*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29787*/           OPC_EmitInteger, MVT::i1, 1, 
/*29790*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29793*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29796*/           OPC_EmitInteger, MVT::i1, 0, 
/*29799*/           OPC_EmitInteger, MVT::i1, 0, 
/*29802*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29805*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29808*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29824*/         /*SwitchType*/ 41, MVT::v4f32,// ->29867
/*29826*/           OPC_EmitMergeInputChains1_0,
/*29827*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29830*/           OPC_EmitInteger, MVT::i1, 1, 
/*29833*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29839*/           OPC_EmitInteger, MVT::i1, 0, 
/*29842*/           OPC_EmitInteger, MVT::i1, 0, 
/*29845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29867*/         0, // EndSwitchType
/*29868*/       0, /*End of Scope*/
/*29869*/     /*Scope*/ 60|128,3/*444*/, /*->30315*/
/*29871*/       OPC_CheckChild1Integer, 70|128,3/*454*/, 
/*29874*/       OPC_RecordChild2, // #1 = $addr
/*29875*/       OPC_Scope, 16|128,1/*144*/, /*->30022*/ // 3 children in Scope
/*29878*/         OPC_CheckChild2Type, MVT::i32,
/*29880*/         OPC_RecordChild3, // #2 = $rsrc
/*29881*/         OPC_CheckChild3Type, MVT::v8i32,
/*29883*/         OPC_RecordChild4, // #3 = $dmask
/*29884*/         OPC_RecordChild5, // #4 = $glc
/*29885*/         OPC_RecordChild6, // #5 = $slc
/*29886*/         OPC_RecordChild7, // #6 = $lwe
/*29887*/         OPC_MoveChild, 8,
/*29889*/         OPC_RecordNode, // #7 = $da
/*29890*/         OPC_MoveParent,
/*29891*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29935
/*29894*/           OPC_EmitMergeInputChains1_0,
/*29895*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29898*/           OPC_EmitInteger, MVT::i1, 1, 
/*29901*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29904*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29907*/           OPC_EmitInteger, MVT::i1, 0, 
/*29910*/           OPC_EmitInteger, MVT::i1, 0, 
/*29913*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29916*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29935*/         /*SwitchType*/ 41, MVT::v2f32,// ->29978
/*29937*/           OPC_EmitMergeInputChains1_0,
/*29938*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29941*/           OPC_EmitInteger, MVT::i1, 1, 
/*29944*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29947*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29950*/           OPC_EmitInteger, MVT::i1, 0, 
/*29953*/           OPC_EmitInteger, MVT::i1, 0, 
/*29956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29962*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29978*/         /*SwitchType*/ 41, MVT::v4f32,// ->30021
/*29980*/           OPC_EmitMergeInputChains1_0,
/*29981*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29984*/           OPC_EmitInteger, MVT::i1, 1, 
/*29987*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29990*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29993*/           OPC_EmitInteger, MVT::i1, 0, 
/*29996*/           OPC_EmitInteger, MVT::i1, 0, 
/*29999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30021*/         0, // EndSwitchType
/*30022*/       /*Scope*/ 16|128,1/*144*/, /*->30168*/
/*30024*/         OPC_CheckChild2Type, MVT::v2i32,
/*30026*/         OPC_RecordChild3, // #2 = $rsrc
/*30027*/         OPC_CheckChild3Type, MVT::v8i32,
/*30029*/         OPC_RecordChild4, // #3 = $dmask
/*30030*/         OPC_RecordChild5, // #4 = $glc
/*30031*/         OPC_RecordChild6, // #5 = $slc
/*30032*/         OPC_RecordChild7, // #6 = $lwe
/*30033*/         OPC_MoveChild, 8,
/*30035*/         OPC_RecordNode, // #7 = $da
/*30036*/         OPC_MoveParent,
/*30037*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->30081
/*30040*/           OPC_EmitMergeInputChains1_0,
/*30041*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30044*/           OPC_EmitInteger, MVT::i1, 1, 
/*30047*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30050*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30053*/           OPC_EmitInteger, MVT::i1, 0, 
/*30056*/           OPC_EmitInteger, MVT::i1, 0, 
/*30059*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30062*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30065*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30081*/         /*SwitchType*/ 41, MVT::v2f32,// ->30124
/*30083*/           OPC_EmitMergeInputChains1_0,
/*30084*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30087*/           OPC_EmitInteger, MVT::i1, 1, 
/*30090*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30093*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30096*/           OPC_EmitInteger, MVT::i1, 0, 
/*30099*/           OPC_EmitInteger, MVT::i1, 0, 
/*30102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30105*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30124*/         /*SwitchType*/ 41, MVT::v4f32,// ->30167
/*30126*/           OPC_EmitMergeInputChains1_0,
/*30127*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30130*/           OPC_EmitInteger, MVT::i1, 1, 
/*30133*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30136*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30139*/           OPC_EmitInteger, MVT::i1, 0, 
/*30142*/           OPC_EmitInteger, MVT::i1, 0, 
/*30145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30151*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30167*/         0, // EndSwitchType
/*30168*/       /*Scope*/ 16|128,1/*144*/, /*->30314*/
/*30170*/         OPC_CheckChild2Type, MVT::v4i32,
/*30172*/         OPC_RecordChild3, // #2 = $rsrc
/*30173*/         OPC_CheckChild3Type, MVT::v8i32,
/*30175*/         OPC_RecordChild4, // #3 = $dmask
/*30176*/         OPC_RecordChild5, // #4 = $glc
/*30177*/         OPC_RecordChild6, // #5 = $slc
/*30178*/         OPC_RecordChild7, // #6 = $lwe
/*30179*/         OPC_MoveChild, 8,
/*30181*/         OPC_RecordNode, // #7 = $da
/*30182*/         OPC_MoveParent,
/*30183*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->30227
/*30186*/           OPC_EmitMergeInputChains1_0,
/*30187*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30190*/           OPC_EmitInteger, MVT::i1, 1, 
/*30193*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30196*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30199*/           OPC_EmitInteger, MVT::i1, 0, 
/*30202*/           OPC_EmitInteger, MVT::i1, 0, 
/*30205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30227*/         /*SwitchType*/ 41, MVT::v2f32,// ->30270
/*30229*/           OPC_EmitMergeInputChains1_0,
/*30230*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30233*/           OPC_EmitInteger, MVT::i1, 1, 
/*30236*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30239*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30242*/           OPC_EmitInteger, MVT::i1, 0, 
/*30245*/           OPC_EmitInteger, MVT::i1, 0, 
/*30248*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30251*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30270*/         /*SwitchType*/ 41, MVT::v4f32,// ->30313
/*30272*/           OPC_EmitMergeInputChains1_0,
/*30273*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30276*/           OPC_EmitInteger, MVT::i1, 1, 
/*30279*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30285*/           OPC_EmitInteger, MVT::i1, 0, 
/*30288*/           OPC_EmitInteger, MVT::i1, 0, 
/*30291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30297*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30313*/         0, // EndSwitchType
/*30314*/       0, /*End of Scope*/
/*30315*/     /*Scope*/ 60|128,3/*444*/, /*->30761*/
/*30317*/       OPC_CheckChild1Integer, 68|128,3/*452*/, 
/*30320*/       OPC_RecordChild2, // #1 = $addr
/*30321*/       OPC_Scope, 16|128,1/*144*/, /*->30468*/ // 3 children in Scope
/*30324*/         OPC_CheckChild2Type, MVT::i32,
/*30326*/         OPC_RecordChild3, // #2 = $rsrc
/*30327*/         OPC_CheckChild3Type, MVT::v8i32,
/*30329*/         OPC_RecordChild4, // #3 = $dmask
/*30330*/         OPC_RecordChild5, // #4 = $glc
/*30331*/         OPC_RecordChild6, // #5 = $slc
/*30332*/         OPC_RecordChild7, // #6 = $lwe
/*30333*/         OPC_MoveChild, 8,
/*30335*/         OPC_RecordNode, // #7 = $da
/*30336*/         OPC_MoveParent,
/*30337*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->30381
/*30340*/           OPC_EmitMergeInputChains1_0,
/*30341*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30344*/           OPC_EmitInteger, MVT::i1, 1, 
/*30347*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30350*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30353*/           OPC_EmitInteger, MVT::i1, 0, 
/*30356*/           OPC_EmitInteger, MVT::i1, 0, 
/*30359*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30362*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30365*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30381*/         /*SwitchType*/ 41, MVT::v2f32,// ->30424
/*30383*/           OPC_EmitMergeInputChains1_0,
/*30384*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30387*/           OPC_EmitInteger, MVT::i1, 1, 
/*30390*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30396*/           OPC_EmitInteger, MVT::i1, 0, 
/*30399*/           OPC_EmitInteger, MVT::i1, 0, 
/*30402*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30405*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30424*/         /*SwitchType*/ 41, MVT::v4f32,// ->30467
/*30426*/           OPC_EmitMergeInputChains1_0,
/*30427*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30430*/           OPC_EmitInteger, MVT::i1, 1, 
/*30433*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30436*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30439*/           OPC_EmitInteger, MVT::i1, 0, 
/*30442*/           OPC_EmitInteger, MVT::i1, 0, 
/*30445*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30448*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30451*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30467*/         0, // EndSwitchType
/*30468*/       /*Scope*/ 16|128,1/*144*/, /*->30614*/
/*30470*/         OPC_CheckChild2Type, MVT::v2i32,
/*30472*/         OPC_RecordChild3, // #2 = $rsrc
/*30473*/         OPC_CheckChild3Type, MVT::v8i32,
/*30475*/         OPC_RecordChild4, // #3 = $dmask
/*30476*/         OPC_RecordChild5, // #4 = $glc
/*30477*/         OPC_RecordChild6, // #5 = $slc
/*30478*/         OPC_RecordChild7, // #6 = $lwe
/*30479*/         OPC_MoveChild, 8,
/*30481*/         OPC_RecordNode, // #7 = $da
/*30482*/         OPC_MoveParent,
/*30483*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->30527
/*30486*/           OPC_EmitMergeInputChains1_0,
/*30487*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30490*/           OPC_EmitInteger, MVT::i1, 1, 
/*30493*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30496*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30499*/           OPC_EmitInteger, MVT::i1, 0, 
/*30502*/           OPC_EmitInteger, MVT::i1, 0, 
/*30505*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30508*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30527*/         /*SwitchType*/ 41, MVT::v2f32,// ->30570
/*30529*/           OPC_EmitMergeInputChains1_0,
/*30530*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30533*/           OPC_EmitInteger, MVT::i1, 1, 
/*30536*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30542*/           OPC_EmitInteger, MVT::i1, 0, 
/*30545*/           OPC_EmitInteger, MVT::i1, 0, 
/*30548*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30551*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30570*/         /*SwitchType*/ 41, MVT::v4f32,// ->30613
/*30572*/           OPC_EmitMergeInputChains1_0,
/*30573*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30576*/           OPC_EmitInteger, MVT::i1, 1, 
/*30579*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30585*/           OPC_EmitInteger, MVT::i1, 0, 
/*30588*/           OPC_EmitInteger, MVT::i1, 0, 
/*30591*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30594*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30613*/         0, // EndSwitchType
/*30614*/       /*Scope*/ 16|128,1/*144*/, /*->30760*/
/*30616*/         OPC_CheckChild2Type, MVT::v4i32,
/*30618*/         OPC_RecordChild3, // #2 = $rsrc
/*30619*/         OPC_CheckChild3Type, MVT::v8i32,
/*30621*/         OPC_RecordChild4, // #3 = $dmask
/*30622*/         OPC_RecordChild5, // #4 = $glc
/*30623*/         OPC_RecordChild6, // #5 = $slc
/*30624*/         OPC_RecordChild7, // #6 = $lwe
/*30625*/         OPC_MoveChild, 8,
/*30627*/         OPC_RecordNode, // #7 = $da
/*30628*/         OPC_MoveParent,
/*30629*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->30673
/*30632*/           OPC_EmitMergeInputChains1_0,
/*30633*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30636*/           OPC_EmitInteger, MVT::i1, 1, 
/*30639*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30642*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30645*/           OPC_EmitInteger, MVT::i1, 0, 
/*30648*/           OPC_EmitInteger, MVT::i1, 0, 
/*30651*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30654*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30657*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30673*/         /*SwitchType*/ 41, MVT::v2f32,// ->30716
/*30675*/           OPC_EmitMergeInputChains1_0,
/*30676*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30679*/           OPC_EmitInteger, MVT::i1, 1, 
/*30682*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30688*/           OPC_EmitInteger, MVT::i1, 0, 
/*30691*/           OPC_EmitInteger, MVT::i1, 0, 
/*30694*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30697*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30716*/         /*SwitchType*/ 41, MVT::v4f32,// ->30759
/*30718*/           OPC_EmitMergeInputChains1_0,
/*30719*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30722*/           OPC_EmitInteger, MVT::i1, 1, 
/*30725*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30728*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30731*/           OPC_EmitInteger, MVT::i1, 0, 
/*30734*/           OPC_EmitInteger, MVT::i1, 0, 
/*30737*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30740*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30759*/         0, // EndSwitchType
/*30760*/       0, /*End of Scope*/
/*30761*/     /*Scope*/ 23|128,6/*791*/, /*->31554*/
/*30763*/       OPC_CheckChild1Integer, 71|128,3/*455*/, 
/*30766*/       OPC_RecordChild2, // #1 = $addr
/*30767*/       OPC_Scope, 27|128,1/*155*/, /*->30925*/ // 5 children in Scope
/*30770*/         OPC_CheckChild2Type, MVT::f32,
/*30772*/         OPC_RecordChild3, // #2 = $rsrc
/*30773*/         OPC_CheckChild3Type, MVT::v8i32,
/*30775*/         OPC_RecordChild4, // #3 = $sampler
/*30776*/         OPC_RecordChild5, // #4 = $dmask
/*30777*/         OPC_RecordChild6, // #5 = $unorm
/*30778*/         OPC_RecordChild7, // #6 = $glc
/*30779*/         OPC_MoveChild, 8,
/*30781*/         OPC_RecordNode, // #7 = $slc
/*30782*/         OPC_MoveParent,
/*30783*/         OPC_MoveChild, 9,
/*30785*/         OPC_RecordNode, // #8 = $lwe
/*30786*/         OPC_MoveParent,
/*30787*/         OPC_MoveChild, 10,
/*30789*/         OPC_RecordNode, // #9 = $da
/*30790*/         OPC_MoveParent,
/*30791*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30836
/*30794*/           OPC_EmitMergeInputChains1_0,
/*30795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30807*/           OPC_EmitInteger, MVT::i1, 0, 
/*30810*/           OPC_EmitInteger, MVT::i1, 0, 
/*30813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30836*/         /*SwitchType*/ 42, MVT::v2f32,// ->30880
/*30838*/           OPC_EmitMergeInputChains1_0,
/*30839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30851*/           OPC_EmitInteger, MVT::i1, 0, 
/*30854*/           OPC_EmitInteger, MVT::i1, 0, 
/*30857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30880*/         /*SwitchType*/ 42, MVT::v4f32,// ->30924
/*30882*/           OPC_EmitMergeInputChains1_0,
/*30883*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30886*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30889*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30892*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30895*/           OPC_EmitInteger, MVT::i1, 0, 
/*30898*/           OPC_EmitInteger, MVT::i1, 0, 
/*30901*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30904*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30924*/         0, // EndSwitchType
/*30925*/       /*Scope*/ 27|128,1/*155*/, /*->31082*/
/*30927*/         OPC_CheckChild2Type, MVT::v2f32,
/*30929*/         OPC_RecordChild3, // #2 = $rsrc
/*30930*/         OPC_CheckChild3Type, MVT::v8i32,
/*30932*/         OPC_RecordChild4, // #3 = $sampler
/*30933*/         OPC_RecordChild5, // #4 = $dmask
/*30934*/         OPC_RecordChild6, // #5 = $unorm
/*30935*/         OPC_RecordChild7, // #6 = $glc
/*30936*/         OPC_MoveChild, 8,
/*30938*/         OPC_RecordNode, // #7 = $slc
/*30939*/         OPC_MoveParent,
/*30940*/         OPC_MoveChild, 9,
/*30942*/         OPC_RecordNode, // #8 = $lwe
/*30943*/         OPC_MoveParent,
/*30944*/         OPC_MoveChild, 10,
/*30946*/         OPC_RecordNode, // #9 = $da
/*30947*/         OPC_MoveParent,
/*30948*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30993
/*30951*/           OPC_EmitMergeInputChains1_0,
/*30952*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30955*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30958*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30961*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30964*/           OPC_EmitInteger, MVT::i1, 0, 
/*30967*/           OPC_EmitInteger, MVT::i1, 0, 
/*30970*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30973*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30993*/         /*SwitchType*/ 42, MVT::v2f32,// ->31037
/*30995*/           OPC_EmitMergeInputChains1_0,
/*30996*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30999*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31002*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31005*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31008*/           OPC_EmitInteger, MVT::i1, 0, 
/*31011*/           OPC_EmitInteger, MVT::i1, 0, 
/*31014*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31017*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31037*/         /*SwitchType*/ 42, MVT::v4f32,// ->31081
/*31039*/           OPC_EmitMergeInputChains1_0,
/*31040*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31043*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31046*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31049*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31052*/           OPC_EmitInteger, MVT::i1, 0, 
/*31055*/           OPC_EmitInteger, MVT::i1, 0, 
/*31058*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31061*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31081*/         0, // EndSwitchType
/*31082*/       /*Scope*/ 27|128,1/*155*/, /*->31239*/
/*31084*/         OPC_CheckChild2Type, MVT::v4f32,
/*31086*/         OPC_RecordChild3, // #2 = $rsrc
/*31087*/         OPC_CheckChild3Type, MVT::v8i32,
/*31089*/         OPC_RecordChild4, // #3 = $sampler
/*31090*/         OPC_RecordChild5, // #4 = $dmask
/*31091*/         OPC_RecordChild6, // #5 = $unorm
/*31092*/         OPC_RecordChild7, // #6 = $glc
/*31093*/         OPC_MoveChild, 8,
/*31095*/         OPC_RecordNode, // #7 = $slc
/*31096*/         OPC_MoveParent,
/*31097*/         OPC_MoveChild, 9,
/*31099*/         OPC_RecordNode, // #8 = $lwe
/*31100*/         OPC_MoveParent,
/*31101*/         OPC_MoveChild, 10,
/*31103*/         OPC_RecordNode, // #9 = $da
/*31104*/         OPC_MoveParent,
/*31105*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31150
/*31108*/           OPC_EmitMergeInputChains1_0,
/*31109*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31112*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31115*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31118*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31121*/           OPC_EmitInteger, MVT::i1, 0, 
/*31124*/           OPC_EmitInteger, MVT::i1, 0, 
/*31127*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31130*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31150*/         /*SwitchType*/ 42, MVT::v2f32,// ->31194
/*31152*/           OPC_EmitMergeInputChains1_0,
/*31153*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31156*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31159*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31162*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31165*/           OPC_EmitInteger, MVT::i1, 0, 
/*31168*/           OPC_EmitInteger, MVT::i1, 0, 
/*31171*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31174*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31177*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31194*/         /*SwitchType*/ 42, MVT::v4f32,// ->31238
/*31196*/           OPC_EmitMergeInputChains1_0,
/*31197*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31200*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31203*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31206*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31209*/           OPC_EmitInteger, MVT::i1, 0, 
/*31212*/           OPC_EmitInteger, MVT::i1, 0, 
/*31215*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31218*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31221*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31238*/         0, // EndSwitchType
/*31239*/       /*Scope*/ 27|128,1/*155*/, /*->31396*/
/*31241*/         OPC_CheckChild2Type, MVT::v8f32,
/*31243*/         OPC_RecordChild3, // #2 = $rsrc
/*31244*/         OPC_CheckChild3Type, MVT::v8i32,
/*31246*/         OPC_RecordChild4, // #3 = $sampler
/*31247*/         OPC_RecordChild5, // #4 = $dmask
/*31248*/         OPC_RecordChild6, // #5 = $unorm
/*31249*/         OPC_RecordChild7, // #6 = $glc
/*31250*/         OPC_MoveChild, 8,
/*31252*/         OPC_RecordNode, // #7 = $slc
/*31253*/         OPC_MoveParent,
/*31254*/         OPC_MoveChild, 9,
/*31256*/         OPC_RecordNode, // #8 = $lwe
/*31257*/         OPC_MoveParent,
/*31258*/         OPC_MoveChild, 10,
/*31260*/         OPC_RecordNode, // #9 = $da
/*31261*/         OPC_MoveParent,
/*31262*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31307
/*31265*/           OPC_EmitMergeInputChains1_0,
/*31266*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31275*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31278*/           OPC_EmitInteger, MVT::i1, 0, 
/*31281*/           OPC_EmitInteger, MVT::i1, 0, 
/*31284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31287*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31307*/         /*SwitchType*/ 42, MVT::v2f32,// ->31351
/*31309*/           OPC_EmitMergeInputChains1_0,
/*31310*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31313*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31316*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31319*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31322*/           OPC_EmitInteger, MVT::i1, 0, 
/*31325*/           OPC_EmitInteger, MVT::i1, 0, 
/*31328*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31331*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31334*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31351*/         /*SwitchType*/ 42, MVT::v4f32,// ->31395
/*31353*/           OPC_EmitMergeInputChains1_0,
/*31354*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31357*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31360*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31363*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31366*/           OPC_EmitInteger, MVT::i1, 0, 
/*31369*/           OPC_EmitInteger, MVT::i1, 0, 
/*31372*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31375*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31378*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31395*/         0, // EndSwitchType
/*31396*/       /*Scope*/ 27|128,1/*155*/, /*->31553*/
/*31398*/         OPC_CheckChild2Type, MVT::v16f32,
/*31400*/         OPC_RecordChild3, // #2 = $rsrc
/*31401*/         OPC_CheckChild3Type, MVT::v8i32,
/*31403*/         OPC_RecordChild4, // #3 = $sampler
/*31404*/         OPC_RecordChild5, // #4 = $dmask
/*31405*/         OPC_RecordChild6, // #5 = $unorm
/*31406*/         OPC_RecordChild7, // #6 = $glc
/*31407*/         OPC_MoveChild, 8,
/*31409*/         OPC_RecordNode, // #7 = $slc
/*31410*/         OPC_MoveParent,
/*31411*/         OPC_MoveChild, 9,
/*31413*/         OPC_RecordNode, // #8 = $lwe
/*31414*/         OPC_MoveParent,
/*31415*/         OPC_MoveChild, 10,
/*31417*/         OPC_RecordNode, // #9 = $da
/*31418*/         OPC_MoveParent,
/*31419*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31464
/*31422*/           OPC_EmitMergeInputChains1_0,
/*31423*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31426*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31429*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31432*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31435*/           OPC_EmitInteger, MVT::i1, 0, 
/*31438*/           OPC_EmitInteger, MVT::i1, 0, 
/*31441*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31444*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31464*/         /*SwitchType*/ 42, MVT::v2f32,// ->31508
/*31466*/           OPC_EmitMergeInputChains1_0,
/*31467*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31470*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31473*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31476*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31479*/           OPC_EmitInteger, MVT::i1, 0, 
/*31482*/           OPC_EmitInteger, MVT::i1, 0, 
/*31485*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31488*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31491*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31508*/         /*SwitchType*/ 42, MVT::v4f32,// ->31552
/*31510*/           OPC_EmitMergeInputChains1_0,
/*31511*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31514*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31517*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31520*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31523*/           OPC_EmitInteger, MVT::i1, 0, 
/*31526*/           OPC_EmitInteger, MVT::i1, 0, 
/*31529*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31532*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31535*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31552*/         0, // EndSwitchType
/*31553*/       0, /*End of Scope*/
/*31554*/     /*Scope*/ 23|128,6/*791*/, /*->32347*/
/*31556*/       OPC_CheckChild1Integer, 100|128,3/*484*/, 
/*31559*/       OPC_RecordChild2, // #1 = $addr
/*31560*/       OPC_Scope, 27|128,1/*155*/, /*->31718*/ // 5 children in Scope
/*31563*/         OPC_CheckChild2Type, MVT::f32,
/*31565*/         OPC_RecordChild3, // #2 = $rsrc
/*31566*/         OPC_CheckChild3Type, MVT::v8i32,
/*31568*/         OPC_RecordChild4, // #3 = $sampler
/*31569*/         OPC_RecordChild5, // #4 = $dmask
/*31570*/         OPC_RecordChild6, // #5 = $unorm
/*31571*/         OPC_RecordChild7, // #6 = $glc
/*31572*/         OPC_MoveChild, 8,
/*31574*/         OPC_RecordNode, // #7 = $slc
/*31575*/         OPC_MoveParent,
/*31576*/         OPC_MoveChild, 9,
/*31578*/         OPC_RecordNode, // #8 = $lwe
/*31579*/         OPC_MoveParent,
/*31580*/         OPC_MoveChild, 10,
/*31582*/         OPC_RecordNode, // #9 = $da
/*31583*/         OPC_MoveParent,
/*31584*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31629
/*31587*/           OPC_EmitMergeInputChains1_0,
/*31588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31600*/           OPC_EmitInteger, MVT::i1, 0, 
/*31603*/           OPC_EmitInteger, MVT::i1, 0, 
/*31606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31629*/         /*SwitchType*/ 42, MVT::v2f32,// ->31673
/*31631*/           OPC_EmitMergeInputChains1_0,
/*31632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31644*/           OPC_EmitInteger, MVT::i1, 0, 
/*31647*/           OPC_EmitInteger, MVT::i1, 0, 
/*31650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31673*/         /*SwitchType*/ 42, MVT::v4f32,// ->31717
/*31675*/           OPC_EmitMergeInputChains1_0,
/*31676*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31679*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31682*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31685*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31688*/           OPC_EmitInteger, MVT::i1, 0, 
/*31691*/           OPC_EmitInteger, MVT::i1, 0, 
/*31694*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31697*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31717*/         0, // EndSwitchType
/*31718*/       /*Scope*/ 27|128,1/*155*/, /*->31875*/
/*31720*/         OPC_CheckChild2Type, MVT::v2f32,
/*31722*/         OPC_RecordChild3, // #2 = $rsrc
/*31723*/         OPC_CheckChild3Type, MVT::v8i32,
/*31725*/         OPC_RecordChild4, // #3 = $sampler
/*31726*/         OPC_RecordChild5, // #4 = $dmask
/*31727*/         OPC_RecordChild6, // #5 = $unorm
/*31728*/         OPC_RecordChild7, // #6 = $glc
/*31729*/         OPC_MoveChild, 8,
/*31731*/         OPC_RecordNode, // #7 = $slc
/*31732*/         OPC_MoveParent,
/*31733*/         OPC_MoveChild, 9,
/*31735*/         OPC_RecordNode, // #8 = $lwe
/*31736*/         OPC_MoveParent,
/*31737*/         OPC_MoveChild, 10,
/*31739*/         OPC_RecordNode, // #9 = $da
/*31740*/         OPC_MoveParent,
/*31741*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31786
/*31744*/           OPC_EmitMergeInputChains1_0,
/*31745*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31748*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31751*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31754*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31757*/           OPC_EmitInteger, MVT::i1, 0, 
/*31760*/           OPC_EmitInteger, MVT::i1, 0, 
/*31763*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31766*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31769*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31786*/         /*SwitchType*/ 42, MVT::v2f32,// ->31830
/*31788*/           OPC_EmitMergeInputChains1_0,
/*31789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31795*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31798*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31801*/           OPC_EmitInteger, MVT::i1, 0, 
/*31804*/           OPC_EmitInteger, MVT::i1, 0, 
/*31807*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31810*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31830*/         /*SwitchType*/ 42, MVT::v4f32,// ->31874
/*31832*/           OPC_EmitMergeInputChains1_0,
/*31833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31845*/           OPC_EmitInteger, MVT::i1, 0, 
/*31848*/           OPC_EmitInteger, MVT::i1, 0, 
/*31851*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31854*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31857*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31874*/         0, // EndSwitchType
/*31875*/       /*Scope*/ 27|128,1/*155*/, /*->32032*/
/*31877*/         OPC_CheckChild2Type, MVT::v4f32,
/*31879*/         OPC_RecordChild3, // #2 = $rsrc
/*31880*/         OPC_CheckChild3Type, MVT::v8i32,
/*31882*/         OPC_RecordChild4, // #3 = $sampler
/*31883*/         OPC_RecordChild5, // #4 = $dmask
/*31884*/         OPC_RecordChild6, // #5 = $unorm
/*31885*/         OPC_RecordChild7, // #6 = $glc
/*31886*/         OPC_MoveChild, 8,
/*31888*/         OPC_RecordNode, // #7 = $slc
/*31889*/         OPC_MoveParent,
/*31890*/         OPC_MoveChild, 9,
/*31892*/         OPC_RecordNode, // #8 = $lwe
/*31893*/         OPC_MoveParent,
/*31894*/         OPC_MoveChild, 10,
/*31896*/         OPC_RecordNode, // #9 = $da
/*31897*/         OPC_MoveParent,
/*31898*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31943
/*31901*/           OPC_EmitMergeInputChains1_0,
/*31902*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31905*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31908*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31914*/           OPC_EmitInteger, MVT::i1, 0, 
/*31917*/           OPC_EmitInteger, MVT::i1, 0, 
/*31920*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31923*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31926*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31943*/         /*SwitchType*/ 42, MVT::v2f32,// ->31987
/*31945*/           OPC_EmitMergeInputChains1_0,
/*31946*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31949*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31952*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31955*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31958*/           OPC_EmitInteger, MVT::i1, 0, 
/*31961*/           OPC_EmitInteger, MVT::i1, 0, 
/*31964*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31967*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31970*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31987*/         /*SwitchType*/ 42, MVT::v4f32,// ->32031
/*31989*/           OPC_EmitMergeInputChains1_0,
/*31990*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31993*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31996*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31999*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32002*/           OPC_EmitInteger, MVT::i1, 0, 
/*32005*/           OPC_EmitInteger, MVT::i1, 0, 
/*32008*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32011*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32014*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32031*/         0, // EndSwitchType
/*32032*/       /*Scope*/ 27|128,1/*155*/, /*->32189*/
/*32034*/         OPC_CheckChild2Type, MVT::v8f32,
/*32036*/         OPC_RecordChild3, // #2 = $rsrc
/*32037*/         OPC_CheckChild3Type, MVT::v8i32,
/*32039*/         OPC_RecordChild4, // #3 = $sampler
/*32040*/         OPC_RecordChild5, // #4 = $dmask
/*32041*/         OPC_RecordChild6, // #5 = $unorm
/*32042*/         OPC_RecordChild7, // #6 = $glc
/*32043*/         OPC_MoveChild, 8,
/*32045*/         OPC_RecordNode, // #7 = $slc
/*32046*/         OPC_MoveParent,
/*32047*/         OPC_MoveChild, 9,
/*32049*/         OPC_RecordNode, // #8 = $lwe
/*32050*/         OPC_MoveParent,
/*32051*/         OPC_MoveChild, 10,
/*32053*/         OPC_RecordNode, // #9 = $da
/*32054*/         OPC_MoveParent,
/*32055*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32100
/*32058*/           OPC_EmitMergeInputChains1_0,
/*32059*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32062*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32065*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32068*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32071*/           OPC_EmitInteger, MVT::i1, 0, 
/*32074*/           OPC_EmitInteger, MVT::i1, 0, 
/*32077*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32080*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32100*/         /*SwitchType*/ 42, MVT::v2f32,// ->32144
/*32102*/           OPC_EmitMergeInputChains1_0,
/*32103*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32106*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32109*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32112*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32115*/           OPC_EmitInteger, MVT::i1, 0, 
/*32118*/           OPC_EmitInteger, MVT::i1, 0, 
/*32121*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32124*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32127*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32144*/         /*SwitchType*/ 42, MVT::v4f32,// ->32188
/*32146*/           OPC_EmitMergeInputChains1_0,
/*32147*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32150*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32153*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32156*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32159*/           OPC_EmitInteger, MVT::i1, 0, 
/*32162*/           OPC_EmitInteger, MVT::i1, 0, 
/*32165*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32168*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32171*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32188*/         0, // EndSwitchType
/*32189*/       /*Scope*/ 27|128,1/*155*/, /*->32346*/
/*32191*/         OPC_CheckChild2Type, MVT::v16f32,
/*32193*/         OPC_RecordChild3, // #2 = $rsrc
/*32194*/         OPC_CheckChild3Type, MVT::v8i32,
/*32196*/         OPC_RecordChild4, // #3 = $sampler
/*32197*/         OPC_RecordChild5, // #4 = $dmask
/*32198*/         OPC_RecordChild6, // #5 = $unorm
/*32199*/         OPC_RecordChild7, // #6 = $glc
/*32200*/         OPC_MoveChild, 8,
/*32202*/         OPC_RecordNode, // #7 = $slc
/*32203*/         OPC_MoveParent,
/*32204*/         OPC_MoveChild, 9,
/*32206*/         OPC_RecordNode, // #8 = $lwe
/*32207*/         OPC_MoveParent,
/*32208*/         OPC_MoveChild, 10,
/*32210*/         OPC_RecordNode, // #9 = $da
/*32211*/         OPC_MoveParent,
/*32212*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32257
/*32215*/           OPC_EmitMergeInputChains1_0,
/*32216*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32219*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32222*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32225*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32228*/           OPC_EmitInteger, MVT::i1, 0, 
/*32231*/           OPC_EmitInteger, MVT::i1, 0, 
/*32234*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32237*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32240*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32257*/         /*SwitchType*/ 42, MVT::v2f32,// ->32301
/*32259*/           OPC_EmitMergeInputChains1_0,
/*32260*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32263*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32266*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32269*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32272*/           OPC_EmitInteger, MVT::i1, 0, 
/*32275*/           OPC_EmitInteger, MVT::i1, 0, 
/*32278*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32281*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32284*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32301*/         /*SwitchType*/ 42, MVT::v4f32,// ->32345
/*32303*/           OPC_EmitMergeInputChains1_0,
/*32304*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32307*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32310*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32313*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32316*/           OPC_EmitInteger, MVT::i1, 0, 
/*32319*/           OPC_EmitInteger, MVT::i1, 0, 
/*32322*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32325*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32328*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32345*/         0, // EndSwitchType
/*32346*/       0, /*End of Scope*/
/*32347*/     /*Scope*/ 23|128,6/*791*/, /*->33140*/
/*32349*/       OPC_CheckChild1Integer, 102|128,3/*486*/, 
/*32352*/       OPC_RecordChild2, // #1 = $addr
/*32353*/       OPC_Scope, 27|128,1/*155*/, /*->32511*/ // 5 children in Scope
/*32356*/         OPC_CheckChild2Type, MVT::f32,
/*32358*/         OPC_RecordChild3, // #2 = $rsrc
/*32359*/         OPC_CheckChild3Type, MVT::v8i32,
/*32361*/         OPC_RecordChild4, // #3 = $sampler
/*32362*/         OPC_RecordChild5, // #4 = $dmask
/*32363*/         OPC_RecordChild6, // #5 = $unorm
/*32364*/         OPC_RecordChild7, // #6 = $glc
/*32365*/         OPC_MoveChild, 8,
/*32367*/         OPC_RecordNode, // #7 = $slc
/*32368*/         OPC_MoveParent,
/*32369*/         OPC_MoveChild, 9,
/*32371*/         OPC_RecordNode, // #8 = $lwe
/*32372*/         OPC_MoveParent,
/*32373*/         OPC_MoveChild, 10,
/*32375*/         OPC_RecordNode, // #9 = $da
/*32376*/         OPC_MoveParent,
/*32377*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32422
/*32380*/           OPC_EmitMergeInputChains1_0,
/*32381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32393*/           OPC_EmitInteger, MVT::i1, 0, 
/*32396*/           OPC_EmitInteger, MVT::i1, 0, 
/*32399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32422*/         /*SwitchType*/ 42, MVT::v2f32,// ->32466
/*32424*/           OPC_EmitMergeInputChains1_0,
/*32425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32437*/           OPC_EmitInteger, MVT::i1, 0, 
/*32440*/           OPC_EmitInteger, MVT::i1, 0, 
/*32443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32466*/         /*SwitchType*/ 42, MVT::v4f32,// ->32510
/*32468*/           OPC_EmitMergeInputChains1_0,
/*32469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32481*/           OPC_EmitInteger, MVT::i1, 0, 
/*32484*/           OPC_EmitInteger, MVT::i1, 0, 
/*32487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32510*/         0, // EndSwitchType
/*32511*/       /*Scope*/ 27|128,1/*155*/, /*->32668*/
/*32513*/         OPC_CheckChild2Type, MVT::v2f32,
/*32515*/         OPC_RecordChild3, // #2 = $rsrc
/*32516*/         OPC_CheckChild3Type, MVT::v8i32,
/*32518*/         OPC_RecordChild4, // #3 = $sampler
/*32519*/         OPC_RecordChild5, // #4 = $dmask
/*32520*/         OPC_RecordChild6, // #5 = $unorm
/*32521*/         OPC_RecordChild7, // #6 = $glc
/*32522*/         OPC_MoveChild, 8,
/*32524*/         OPC_RecordNode, // #7 = $slc
/*32525*/         OPC_MoveParent,
/*32526*/         OPC_MoveChild, 9,
/*32528*/         OPC_RecordNode, // #8 = $lwe
/*32529*/         OPC_MoveParent,
/*32530*/         OPC_MoveChild, 10,
/*32532*/         OPC_RecordNode, // #9 = $da
/*32533*/         OPC_MoveParent,
/*32534*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32579
/*32537*/           OPC_EmitMergeInputChains1_0,
/*32538*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32541*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32544*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32547*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32550*/           OPC_EmitInteger, MVT::i1, 0, 
/*32553*/           OPC_EmitInteger, MVT::i1, 0, 
/*32556*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32559*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32562*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32579*/         /*SwitchType*/ 42, MVT::v2f32,// ->32623
/*32581*/           OPC_EmitMergeInputChains1_0,
/*32582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32594*/           OPC_EmitInteger, MVT::i1, 0, 
/*32597*/           OPC_EmitInteger, MVT::i1, 0, 
/*32600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32623*/         /*SwitchType*/ 42, MVT::v4f32,// ->32667
/*32625*/           OPC_EmitMergeInputChains1_0,
/*32626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32638*/           OPC_EmitInteger, MVT::i1, 0, 
/*32641*/           OPC_EmitInteger, MVT::i1, 0, 
/*32644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32667*/         0, // EndSwitchType
/*32668*/       /*Scope*/ 27|128,1/*155*/, /*->32825*/
/*32670*/         OPC_CheckChild2Type, MVT::v4f32,
/*32672*/         OPC_RecordChild3, // #2 = $rsrc
/*32673*/         OPC_CheckChild3Type, MVT::v8i32,
/*32675*/         OPC_RecordChild4, // #3 = $sampler
/*32676*/         OPC_RecordChild5, // #4 = $dmask
/*32677*/         OPC_RecordChild6, // #5 = $unorm
/*32678*/         OPC_RecordChild7, // #6 = $glc
/*32679*/         OPC_MoveChild, 8,
/*32681*/         OPC_RecordNode, // #7 = $slc
/*32682*/         OPC_MoveParent,
/*32683*/         OPC_MoveChild, 9,
/*32685*/         OPC_RecordNode, // #8 = $lwe
/*32686*/         OPC_MoveParent,
/*32687*/         OPC_MoveChild, 10,
/*32689*/         OPC_RecordNode, // #9 = $da
/*32690*/         OPC_MoveParent,
/*32691*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32736
/*32694*/           OPC_EmitMergeInputChains1_0,
/*32695*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32698*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32701*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32704*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32707*/           OPC_EmitInteger, MVT::i1, 0, 
/*32710*/           OPC_EmitInteger, MVT::i1, 0, 
/*32713*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32716*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32719*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32736*/         /*SwitchType*/ 42, MVT::v2f32,// ->32780
/*32738*/           OPC_EmitMergeInputChains1_0,
/*32739*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32742*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32745*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32748*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32751*/           OPC_EmitInteger, MVT::i1, 0, 
/*32754*/           OPC_EmitInteger, MVT::i1, 0, 
/*32757*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32760*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32763*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32780*/         /*SwitchType*/ 42, MVT::v4f32,// ->32824
/*32782*/           OPC_EmitMergeInputChains1_0,
/*32783*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32786*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32789*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32792*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32795*/           OPC_EmitInteger, MVT::i1, 0, 
/*32798*/           OPC_EmitInteger, MVT::i1, 0, 
/*32801*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32804*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32824*/         0, // EndSwitchType
/*32825*/       /*Scope*/ 27|128,1/*155*/, /*->32982*/
/*32827*/         OPC_CheckChild2Type, MVT::v8f32,
/*32829*/         OPC_RecordChild3, // #2 = $rsrc
/*32830*/         OPC_CheckChild3Type, MVT::v8i32,
/*32832*/         OPC_RecordChild4, // #3 = $sampler
/*32833*/         OPC_RecordChild5, // #4 = $dmask
/*32834*/         OPC_RecordChild6, // #5 = $unorm
/*32835*/         OPC_RecordChild7, // #6 = $glc
/*32836*/         OPC_MoveChild, 8,
/*32838*/         OPC_RecordNode, // #7 = $slc
/*32839*/         OPC_MoveParent,
/*32840*/         OPC_MoveChild, 9,
/*32842*/         OPC_RecordNode, // #8 = $lwe
/*32843*/         OPC_MoveParent,
/*32844*/         OPC_MoveChild, 10,
/*32846*/         OPC_RecordNode, // #9 = $da
/*32847*/         OPC_MoveParent,
/*32848*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32893
/*32851*/           OPC_EmitMergeInputChains1_0,
/*32852*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32855*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32858*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32861*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32864*/           OPC_EmitInteger, MVT::i1, 0, 
/*32867*/           OPC_EmitInteger, MVT::i1, 0, 
/*32870*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32873*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32876*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32893*/         /*SwitchType*/ 42, MVT::v2f32,// ->32937
/*32895*/           OPC_EmitMergeInputChains1_0,
/*32896*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32899*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32902*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32905*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32908*/           OPC_EmitInteger, MVT::i1, 0, 
/*32911*/           OPC_EmitInteger, MVT::i1, 0, 
/*32914*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32917*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32920*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32937*/         /*SwitchType*/ 42, MVT::v4f32,// ->32981
/*32939*/           OPC_EmitMergeInputChains1_0,
/*32940*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32943*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32946*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32949*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32952*/           OPC_EmitInteger, MVT::i1, 0, 
/*32955*/           OPC_EmitInteger, MVT::i1, 0, 
/*32958*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32961*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32964*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32981*/         0, // EndSwitchType
/*32982*/       /*Scope*/ 27|128,1/*155*/, /*->33139*/
/*32984*/         OPC_CheckChild2Type, MVT::v16f32,
/*32986*/         OPC_RecordChild3, // #2 = $rsrc
/*32987*/         OPC_CheckChild3Type, MVT::v8i32,
/*32989*/         OPC_RecordChild4, // #3 = $sampler
/*32990*/         OPC_RecordChild5, // #4 = $dmask
/*32991*/         OPC_RecordChild6, // #5 = $unorm
/*32992*/         OPC_RecordChild7, // #6 = $glc
/*32993*/         OPC_MoveChild, 8,
/*32995*/         OPC_RecordNode, // #7 = $slc
/*32996*/         OPC_MoveParent,
/*32997*/         OPC_MoveChild, 9,
/*32999*/         OPC_RecordNode, // #8 = $lwe
/*33000*/         OPC_MoveParent,
/*33001*/         OPC_MoveChild, 10,
/*33003*/         OPC_RecordNode, // #9 = $da
/*33004*/         OPC_MoveParent,
/*33005*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33050
/*33008*/           OPC_EmitMergeInputChains1_0,
/*33009*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33012*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33015*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33018*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33021*/           OPC_EmitInteger, MVT::i1, 0, 
/*33024*/           OPC_EmitInteger, MVT::i1, 0, 
/*33027*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33030*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33033*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33050*/         /*SwitchType*/ 42, MVT::v2f32,// ->33094
/*33052*/           OPC_EmitMergeInputChains1_0,
/*33053*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33056*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33059*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33062*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33065*/           OPC_EmitInteger, MVT::i1, 0, 
/*33068*/           OPC_EmitInteger, MVT::i1, 0, 
/*33071*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33074*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33077*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33094*/         /*SwitchType*/ 42, MVT::v4f32,// ->33138
/*33096*/           OPC_EmitMergeInputChains1_0,
/*33097*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33100*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33103*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33106*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33109*/           OPC_EmitInteger, MVT::i1, 0, 
/*33112*/           OPC_EmitInteger, MVT::i1, 0, 
/*33115*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33118*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33121*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33138*/         0, // EndSwitchType
/*33139*/       0, /*End of Scope*/
/*33140*/     /*Scope*/ 23|128,6/*791*/, /*->33933*/
/*33142*/       OPC_CheckChild1Integer, 103|128,3/*487*/, 
/*33145*/       OPC_RecordChild2, // #1 = $addr
/*33146*/       OPC_Scope, 27|128,1/*155*/, /*->33304*/ // 5 children in Scope
/*33149*/         OPC_CheckChild2Type, MVT::f32,
/*33151*/         OPC_RecordChild3, // #2 = $rsrc
/*33152*/         OPC_CheckChild3Type, MVT::v8i32,
/*33154*/         OPC_RecordChild4, // #3 = $sampler
/*33155*/         OPC_RecordChild5, // #4 = $dmask
/*33156*/         OPC_RecordChild6, // #5 = $unorm
/*33157*/         OPC_RecordChild7, // #6 = $glc
/*33158*/         OPC_MoveChild, 8,
/*33160*/         OPC_RecordNode, // #7 = $slc
/*33161*/         OPC_MoveParent,
/*33162*/         OPC_MoveChild, 9,
/*33164*/         OPC_RecordNode, // #8 = $lwe
/*33165*/         OPC_MoveParent,
/*33166*/         OPC_MoveChild, 10,
/*33168*/         OPC_RecordNode, // #9 = $da
/*33169*/         OPC_MoveParent,
/*33170*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33215
/*33173*/           OPC_EmitMergeInputChains1_0,
/*33174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33186*/           OPC_EmitInteger, MVT::i1, 0, 
/*33189*/           OPC_EmitInteger, MVT::i1, 0, 
/*33192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33215*/         /*SwitchType*/ 42, MVT::v2f32,// ->33259
/*33217*/           OPC_EmitMergeInputChains1_0,
/*33218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33230*/           OPC_EmitInteger, MVT::i1, 0, 
/*33233*/           OPC_EmitInteger, MVT::i1, 0, 
/*33236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33259*/         /*SwitchType*/ 42, MVT::v4f32,// ->33303
/*33261*/           OPC_EmitMergeInputChains1_0,
/*33262*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33265*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33268*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33274*/           OPC_EmitInteger, MVT::i1, 0, 
/*33277*/           OPC_EmitInteger, MVT::i1, 0, 
/*33280*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33283*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33286*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33303*/         0, // EndSwitchType
/*33304*/       /*Scope*/ 27|128,1/*155*/, /*->33461*/
/*33306*/         OPC_CheckChild2Type, MVT::v2f32,
/*33308*/         OPC_RecordChild3, // #2 = $rsrc
/*33309*/         OPC_CheckChild3Type, MVT::v8i32,
/*33311*/         OPC_RecordChild4, // #3 = $sampler
/*33312*/         OPC_RecordChild5, // #4 = $dmask
/*33313*/         OPC_RecordChild6, // #5 = $unorm
/*33314*/         OPC_RecordChild7, // #6 = $glc
/*33315*/         OPC_MoveChild, 8,
/*33317*/         OPC_RecordNode, // #7 = $slc
/*33318*/         OPC_MoveParent,
/*33319*/         OPC_MoveChild, 9,
/*33321*/         OPC_RecordNode, // #8 = $lwe
/*33322*/         OPC_MoveParent,
/*33323*/         OPC_MoveChild, 10,
/*33325*/         OPC_RecordNode, // #9 = $da
/*33326*/         OPC_MoveParent,
/*33327*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33372
/*33330*/           OPC_EmitMergeInputChains1_0,
/*33331*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33334*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33337*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33340*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33343*/           OPC_EmitInteger, MVT::i1, 0, 
/*33346*/           OPC_EmitInteger, MVT::i1, 0, 
/*33349*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33352*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33355*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33372*/         /*SwitchType*/ 42, MVT::v2f32,// ->33416
/*33374*/           OPC_EmitMergeInputChains1_0,
/*33375*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33378*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33381*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33384*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33387*/           OPC_EmitInteger, MVT::i1, 0, 
/*33390*/           OPC_EmitInteger, MVT::i1, 0, 
/*33393*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33396*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33416*/         /*SwitchType*/ 42, MVT::v4f32,// ->33460
/*33418*/           OPC_EmitMergeInputChains1_0,
/*33419*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33422*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33425*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33428*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33431*/           OPC_EmitInteger, MVT::i1, 0, 
/*33434*/           OPC_EmitInteger, MVT::i1, 0, 
/*33437*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33440*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33460*/         0, // EndSwitchType
/*33461*/       /*Scope*/ 27|128,1/*155*/, /*->33618*/
/*33463*/         OPC_CheckChild2Type, MVT::v4f32,
/*33465*/         OPC_RecordChild3, // #2 = $rsrc
/*33466*/         OPC_CheckChild3Type, MVT::v8i32,
/*33468*/         OPC_RecordChild4, // #3 = $sampler
/*33469*/         OPC_RecordChild5, // #4 = $dmask
/*33470*/         OPC_RecordChild6, // #5 = $unorm
/*33471*/         OPC_RecordChild7, // #6 = $glc
/*33472*/         OPC_MoveChild, 8,
/*33474*/         OPC_RecordNode, // #7 = $slc
/*33475*/         OPC_MoveParent,
/*33476*/         OPC_MoveChild, 9,
/*33478*/         OPC_RecordNode, // #8 = $lwe
/*33479*/         OPC_MoveParent,
/*33480*/         OPC_MoveChild, 10,
/*33482*/         OPC_RecordNode, // #9 = $da
/*33483*/         OPC_MoveParent,
/*33484*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33529
/*33487*/           OPC_EmitMergeInputChains1_0,
/*33488*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33491*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33494*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33497*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33500*/           OPC_EmitInteger, MVT::i1, 0, 
/*33503*/           OPC_EmitInteger, MVT::i1, 0, 
/*33506*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33509*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33529*/         /*SwitchType*/ 42, MVT::v2f32,// ->33573
/*33531*/           OPC_EmitMergeInputChains1_0,
/*33532*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33535*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33538*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33541*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33544*/           OPC_EmitInteger, MVT::i1, 0, 
/*33547*/           OPC_EmitInteger, MVT::i1, 0, 
/*33550*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33553*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33556*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33573*/         /*SwitchType*/ 42, MVT::v4f32,// ->33617
/*33575*/           OPC_EmitMergeInputChains1_0,
/*33576*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33579*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33582*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33585*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33588*/           OPC_EmitInteger, MVT::i1, 0, 
/*33591*/           OPC_EmitInteger, MVT::i1, 0, 
/*33594*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33597*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33600*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33617*/         0, // EndSwitchType
/*33618*/       /*Scope*/ 27|128,1/*155*/, /*->33775*/
/*33620*/         OPC_CheckChild2Type, MVT::v8f32,
/*33622*/         OPC_RecordChild3, // #2 = $rsrc
/*33623*/         OPC_CheckChild3Type, MVT::v8i32,
/*33625*/         OPC_RecordChild4, // #3 = $sampler
/*33626*/         OPC_RecordChild5, // #4 = $dmask
/*33627*/         OPC_RecordChild6, // #5 = $unorm
/*33628*/         OPC_RecordChild7, // #6 = $glc
/*33629*/         OPC_MoveChild, 8,
/*33631*/         OPC_RecordNode, // #7 = $slc
/*33632*/         OPC_MoveParent,
/*33633*/         OPC_MoveChild, 9,
/*33635*/         OPC_RecordNode, // #8 = $lwe
/*33636*/         OPC_MoveParent,
/*33637*/         OPC_MoveChild, 10,
/*33639*/         OPC_RecordNode, // #9 = $da
/*33640*/         OPC_MoveParent,
/*33641*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33686
/*33644*/           OPC_EmitMergeInputChains1_0,
/*33645*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33648*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33651*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33654*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33657*/           OPC_EmitInteger, MVT::i1, 0, 
/*33660*/           OPC_EmitInteger, MVT::i1, 0, 
/*33663*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33666*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33669*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33686*/         /*SwitchType*/ 42, MVT::v2f32,// ->33730
/*33688*/           OPC_EmitMergeInputChains1_0,
/*33689*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33692*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33695*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33698*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33701*/           OPC_EmitInteger, MVT::i1, 0, 
/*33704*/           OPC_EmitInteger, MVT::i1, 0, 
/*33707*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33710*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33713*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33730*/         /*SwitchType*/ 42, MVT::v4f32,// ->33774
/*33732*/           OPC_EmitMergeInputChains1_0,
/*33733*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33736*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33739*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33742*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33745*/           OPC_EmitInteger, MVT::i1, 0, 
/*33748*/           OPC_EmitInteger, MVT::i1, 0, 
/*33751*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33754*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33757*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33774*/         0, // EndSwitchType
/*33775*/       /*Scope*/ 27|128,1/*155*/, /*->33932*/
/*33777*/         OPC_CheckChild2Type, MVT::v16f32,
/*33779*/         OPC_RecordChild3, // #2 = $rsrc
/*33780*/         OPC_CheckChild3Type, MVT::v8i32,
/*33782*/         OPC_RecordChild4, // #3 = $sampler
/*33783*/         OPC_RecordChild5, // #4 = $dmask
/*33784*/         OPC_RecordChild6, // #5 = $unorm
/*33785*/         OPC_RecordChild7, // #6 = $glc
/*33786*/         OPC_MoveChild, 8,
/*33788*/         OPC_RecordNode, // #7 = $slc
/*33789*/         OPC_MoveParent,
/*33790*/         OPC_MoveChild, 9,
/*33792*/         OPC_RecordNode, // #8 = $lwe
/*33793*/         OPC_MoveParent,
/*33794*/         OPC_MoveChild, 10,
/*33796*/         OPC_RecordNode, // #9 = $da
/*33797*/         OPC_MoveParent,
/*33798*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33843
/*33801*/           OPC_EmitMergeInputChains1_0,
/*33802*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33805*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33808*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33811*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33814*/           OPC_EmitInteger, MVT::i1, 0, 
/*33817*/           OPC_EmitInteger, MVT::i1, 0, 
/*33820*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33823*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33826*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33843*/         /*SwitchType*/ 42, MVT::v2f32,// ->33887
/*33845*/           OPC_EmitMergeInputChains1_0,
/*33846*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33849*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33852*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33855*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33858*/           OPC_EmitInteger, MVT::i1, 0, 
/*33861*/           OPC_EmitInteger, MVT::i1, 0, 
/*33864*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33867*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33870*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33887*/         /*SwitchType*/ 42, MVT::v4f32,// ->33931
/*33889*/           OPC_EmitMergeInputChains1_0,
/*33890*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33893*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33896*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33899*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33902*/           OPC_EmitInteger, MVT::i1, 0, 
/*33905*/           OPC_EmitInteger, MVT::i1, 0, 
/*33908*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33911*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33914*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33931*/         0, // EndSwitchType
/*33932*/       0, /*End of Scope*/
/*33933*/     /*Scope*/ 23|128,6/*791*/, /*->34726*/
/*33935*/       OPC_CheckChild1Integer, 106|128,3/*490*/, 
/*33938*/       OPC_RecordChild2, // #1 = $addr
/*33939*/       OPC_Scope, 27|128,1/*155*/, /*->34097*/ // 5 children in Scope
/*33942*/         OPC_CheckChild2Type, MVT::f32,
/*33944*/         OPC_RecordChild3, // #2 = $rsrc
/*33945*/         OPC_CheckChild3Type, MVT::v8i32,
/*33947*/         OPC_RecordChild4, // #3 = $sampler
/*33948*/         OPC_RecordChild5, // #4 = $dmask
/*33949*/         OPC_RecordChild6, // #5 = $unorm
/*33950*/         OPC_RecordChild7, // #6 = $glc
/*33951*/         OPC_MoveChild, 8,
/*33953*/         OPC_RecordNode, // #7 = $slc
/*33954*/         OPC_MoveParent,
/*33955*/         OPC_MoveChild, 9,
/*33957*/         OPC_RecordNode, // #8 = $lwe
/*33958*/         OPC_MoveParent,
/*33959*/         OPC_MoveChild, 10,
/*33961*/         OPC_RecordNode, // #9 = $da
/*33962*/         OPC_MoveParent,
/*33963*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34008
/*33966*/           OPC_EmitMergeInputChains1_0,
/*33967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33979*/           OPC_EmitInteger, MVT::i1, 0, 
/*33982*/           OPC_EmitInteger, MVT::i1, 0, 
/*33985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34008*/         /*SwitchType*/ 42, MVT::v2f32,// ->34052
/*34010*/           OPC_EmitMergeInputChains1_0,
/*34011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34023*/           OPC_EmitInteger, MVT::i1, 0, 
/*34026*/           OPC_EmitInteger, MVT::i1, 0, 
/*34029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34052*/         /*SwitchType*/ 42, MVT::v4f32,// ->34096
/*34054*/           OPC_EmitMergeInputChains1_0,
/*34055*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34058*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34061*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34064*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34067*/           OPC_EmitInteger, MVT::i1, 0, 
/*34070*/           OPC_EmitInteger, MVT::i1, 0, 
/*34073*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34076*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34096*/         0, // EndSwitchType
/*34097*/       /*Scope*/ 27|128,1/*155*/, /*->34254*/
/*34099*/         OPC_CheckChild2Type, MVT::v2f32,
/*34101*/         OPC_RecordChild3, // #2 = $rsrc
/*34102*/         OPC_CheckChild3Type, MVT::v8i32,
/*34104*/         OPC_RecordChild4, // #3 = $sampler
/*34105*/         OPC_RecordChild5, // #4 = $dmask
/*34106*/         OPC_RecordChild6, // #5 = $unorm
/*34107*/         OPC_RecordChild7, // #6 = $glc
/*34108*/         OPC_MoveChild, 8,
/*34110*/         OPC_RecordNode, // #7 = $slc
/*34111*/         OPC_MoveParent,
/*34112*/         OPC_MoveChild, 9,
/*34114*/         OPC_RecordNode, // #8 = $lwe
/*34115*/         OPC_MoveParent,
/*34116*/         OPC_MoveChild, 10,
/*34118*/         OPC_RecordNode, // #9 = $da
/*34119*/         OPC_MoveParent,
/*34120*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34165
/*34123*/           OPC_EmitMergeInputChains1_0,
/*34124*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34127*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34130*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34133*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34136*/           OPC_EmitInteger, MVT::i1, 0, 
/*34139*/           OPC_EmitInteger, MVT::i1, 0, 
/*34142*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34145*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34165*/         /*SwitchType*/ 42, MVT::v2f32,// ->34209
/*34167*/           OPC_EmitMergeInputChains1_0,
/*34168*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34171*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34174*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34177*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34180*/           OPC_EmitInteger, MVT::i1, 0, 
/*34183*/           OPC_EmitInteger, MVT::i1, 0, 
/*34186*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34189*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34209*/         /*SwitchType*/ 42, MVT::v4f32,// ->34253
/*34211*/           OPC_EmitMergeInputChains1_0,
/*34212*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34215*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34218*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34221*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34224*/           OPC_EmitInteger, MVT::i1, 0, 
/*34227*/           OPC_EmitInteger, MVT::i1, 0, 
/*34230*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34233*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34253*/         0, // EndSwitchType
/*34254*/       /*Scope*/ 27|128,1/*155*/, /*->34411*/
/*34256*/         OPC_CheckChild2Type, MVT::v4f32,
/*34258*/         OPC_RecordChild3, // #2 = $rsrc
/*34259*/         OPC_CheckChild3Type, MVT::v8i32,
/*34261*/         OPC_RecordChild4, // #3 = $sampler
/*34262*/         OPC_RecordChild5, // #4 = $dmask
/*34263*/         OPC_RecordChild6, // #5 = $unorm
/*34264*/         OPC_RecordChild7, // #6 = $glc
/*34265*/         OPC_MoveChild, 8,
/*34267*/         OPC_RecordNode, // #7 = $slc
/*34268*/         OPC_MoveParent,
/*34269*/         OPC_MoveChild, 9,
/*34271*/         OPC_RecordNode, // #8 = $lwe
/*34272*/         OPC_MoveParent,
/*34273*/         OPC_MoveChild, 10,
/*34275*/         OPC_RecordNode, // #9 = $da
/*34276*/         OPC_MoveParent,
/*34277*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34322
/*34280*/           OPC_EmitMergeInputChains1_0,
/*34281*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34284*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34287*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34290*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34293*/           OPC_EmitInteger, MVT::i1, 0, 
/*34296*/           OPC_EmitInteger, MVT::i1, 0, 
/*34299*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34302*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34322*/         /*SwitchType*/ 42, MVT::v2f32,// ->34366
/*34324*/           OPC_EmitMergeInputChains1_0,
/*34325*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34328*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34331*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34334*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34337*/           OPC_EmitInteger, MVT::i1, 0, 
/*34340*/           OPC_EmitInteger, MVT::i1, 0, 
/*34343*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34346*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34349*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34366*/         /*SwitchType*/ 42, MVT::v4f32,// ->34410
/*34368*/           OPC_EmitMergeInputChains1_0,
/*34369*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34372*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34375*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34378*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34381*/           OPC_EmitInteger, MVT::i1, 0, 
/*34384*/           OPC_EmitInteger, MVT::i1, 0, 
/*34387*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34390*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34393*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34410*/         0, // EndSwitchType
/*34411*/       /*Scope*/ 27|128,1/*155*/, /*->34568*/
/*34413*/         OPC_CheckChild2Type, MVT::v8f32,
/*34415*/         OPC_RecordChild3, // #2 = $rsrc
/*34416*/         OPC_CheckChild3Type, MVT::v8i32,
/*34418*/         OPC_RecordChild4, // #3 = $sampler
/*34419*/         OPC_RecordChild5, // #4 = $dmask
/*34420*/         OPC_RecordChild6, // #5 = $unorm
/*34421*/         OPC_RecordChild7, // #6 = $glc
/*34422*/         OPC_MoveChild, 8,
/*34424*/         OPC_RecordNode, // #7 = $slc
/*34425*/         OPC_MoveParent,
/*34426*/         OPC_MoveChild, 9,
/*34428*/         OPC_RecordNode, // #8 = $lwe
/*34429*/         OPC_MoveParent,
/*34430*/         OPC_MoveChild, 10,
/*34432*/         OPC_RecordNode, // #9 = $da
/*34433*/         OPC_MoveParent,
/*34434*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34479
/*34437*/           OPC_EmitMergeInputChains1_0,
/*34438*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34441*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34444*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34447*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34450*/           OPC_EmitInteger, MVT::i1, 0, 
/*34453*/           OPC_EmitInteger, MVT::i1, 0, 
/*34456*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34459*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34462*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34479*/         /*SwitchType*/ 42, MVT::v2f32,// ->34523
/*34481*/           OPC_EmitMergeInputChains1_0,
/*34482*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34485*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34488*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34491*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34494*/           OPC_EmitInteger, MVT::i1, 0, 
/*34497*/           OPC_EmitInteger, MVT::i1, 0, 
/*34500*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34503*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34506*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34523*/         /*SwitchType*/ 42, MVT::v4f32,// ->34567
/*34525*/           OPC_EmitMergeInputChains1_0,
/*34526*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34529*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34532*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34535*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34538*/           OPC_EmitInteger, MVT::i1, 0, 
/*34541*/           OPC_EmitInteger, MVT::i1, 0, 
/*34544*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34547*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34567*/         0, // EndSwitchType
/*34568*/       /*Scope*/ 27|128,1/*155*/, /*->34725*/
/*34570*/         OPC_CheckChild2Type, MVT::v16f32,
/*34572*/         OPC_RecordChild3, // #2 = $rsrc
/*34573*/         OPC_CheckChild3Type, MVT::v8i32,
/*34575*/         OPC_RecordChild4, // #3 = $sampler
/*34576*/         OPC_RecordChild5, // #4 = $dmask
/*34577*/         OPC_RecordChild6, // #5 = $unorm
/*34578*/         OPC_RecordChild7, // #6 = $glc
/*34579*/         OPC_MoveChild, 8,
/*34581*/         OPC_RecordNode, // #7 = $slc
/*34582*/         OPC_MoveParent,
/*34583*/         OPC_MoveChild, 9,
/*34585*/         OPC_RecordNode, // #8 = $lwe
/*34586*/         OPC_MoveParent,
/*34587*/         OPC_MoveChild, 10,
/*34589*/         OPC_RecordNode, // #9 = $da
/*34590*/         OPC_MoveParent,
/*34591*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34636
/*34594*/           OPC_EmitMergeInputChains1_0,
/*34595*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34598*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34601*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34604*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34607*/           OPC_EmitInteger, MVT::i1, 0, 
/*34610*/           OPC_EmitInteger, MVT::i1, 0, 
/*34613*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34616*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34636*/         /*SwitchType*/ 42, MVT::v2f32,// ->34680
/*34638*/           OPC_EmitMergeInputChains1_0,
/*34639*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34642*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34645*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34648*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34651*/           OPC_EmitInteger, MVT::i1, 0, 
/*34654*/           OPC_EmitInteger, MVT::i1, 0, 
/*34657*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34660*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34663*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34680*/         /*SwitchType*/ 42, MVT::v4f32,// ->34724
/*34682*/           OPC_EmitMergeInputChains1_0,
/*34683*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34686*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34689*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34692*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34695*/           OPC_EmitInteger, MVT::i1, 0, 
/*34698*/           OPC_EmitInteger, MVT::i1, 0, 
/*34701*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34704*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34707*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34724*/         0, // EndSwitchType
/*34725*/       0, /*End of Scope*/
/*34726*/     /*Scope*/ 23|128,6/*791*/, /*->35519*/
/*34728*/       OPC_CheckChild1Integer, 72|128,3/*456*/, 
/*34731*/       OPC_RecordChild2, // #1 = $addr
/*34732*/       OPC_Scope, 27|128,1/*155*/, /*->34890*/ // 5 children in Scope
/*34735*/         OPC_CheckChild2Type, MVT::f32,
/*34737*/         OPC_RecordChild3, // #2 = $rsrc
/*34738*/         OPC_CheckChild3Type, MVT::v8i32,
/*34740*/         OPC_RecordChild4, // #3 = $sampler
/*34741*/         OPC_RecordChild5, // #4 = $dmask
/*34742*/         OPC_RecordChild6, // #5 = $unorm
/*34743*/         OPC_RecordChild7, // #6 = $glc
/*34744*/         OPC_MoveChild, 8,
/*34746*/         OPC_RecordNode, // #7 = $slc
/*34747*/         OPC_MoveParent,
/*34748*/         OPC_MoveChild, 9,
/*34750*/         OPC_RecordNode, // #8 = $lwe
/*34751*/         OPC_MoveParent,
/*34752*/         OPC_MoveChild, 10,
/*34754*/         OPC_RecordNode, // #9 = $da
/*34755*/         OPC_MoveParent,
/*34756*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34801
/*34759*/           OPC_EmitMergeInputChains1_0,
/*34760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34772*/           OPC_EmitInteger, MVT::i1, 0, 
/*34775*/           OPC_EmitInteger, MVT::i1, 0, 
/*34778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34801*/         /*SwitchType*/ 42, MVT::v2f32,// ->34845
/*34803*/           OPC_EmitMergeInputChains1_0,
/*34804*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34807*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34810*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34813*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34816*/           OPC_EmitInteger, MVT::i1, 0, 
/*34819*/           OPC_EmitInteger, MVT::i1, 0, 
/*34822*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34825*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34845*/         /*SwitchType*/ 42, MVT::v4f32,// ->34889
/*34847*/           OPC_EmitMergeInputChains1_0,
/*34848*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34857*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34860*/           OPC_EmitInteger, MVT::i1, 0, 
/*34863*/           OPC_EmitInteger, MVT::i1, 0, 
/*34866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34869*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34872*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34889*/         0, // EndSwitchType
/*34890*/       /*Scope*/ 27|128,1/*155*/, /*->35047*/
/*34892*/         OPC_CheckChild2Type, MVT::v2f32,
/*34894*/         OPC_RecordChild3, // #2 = $rsrc
/*34895*/         OPC_CheckChild3Type, MVT::v8i32,
/*34897*/         OPC_RecordChild4, // #3 = $sampler
/*34898*/         OPC_RecordChild5, // #4 = $dmask
/*34899*/         OPC_RecordChild6, // #5 = $unorm
/*34900*/         OPC_RecordChild7, // #6 = $glc
/*34901*/         OPC_MoveChild, 8,
/*34903*/         OPC_RecordNode, // #7 = $slc
/*34904*/         OPC_MoveParent,
/*34905*/         OPC_MoveChild, 9,
/*34907*/         OPC_RecordNode, // #8 = $lwe
/*34908*/         OPC_MoveParent,
/*34909*/         OPC_MoveChild, 10,
/*34911*/         OPC_RecordNode, // #9 = $da
/*34912*/         OPC_MoveParent,
/*34913*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34958
/*34916*/           OPC_EmitMergeInputChains1_0,
/*34917*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34920*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34923*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34926*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34929*/           OPC_EmitInteger, MVT::i1, 0, 
/*34932*/           OPC_EmitInteger, MVT::i1, 0, 
/*34935*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34938*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34941*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34958*/         /*SwitchType*/ 42, MVT::v2f32,// ->35002
/*34960*/           OPC_EmitMergeInputChains1_0,
/*34961*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34964*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34967*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34970*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34973*/           OPC_EmitInteger, MVT::i1, 0, 
/*34976*/           OPC_EmitInteger, MVT::i1, 0, 
/*34979*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34982*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34985*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35002*/         /*SwitchType*/ 42, MVT::v4f32,// ->35046
/*35004*/           OPC_EmitMergeInputChains1_0,
/*35005*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35008*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35011*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35014*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35017*/           OPC_EmitInteger, MVT::i1, 0, 
/*35020*/           OPC_EmitInteger, MVT::i1, 0, 
/*35023*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35026*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35046*/         0, // EndSwitchType
/*35047*/       /*Scope*/ 27|128,1/*155*/, /*->35204*/
/*35049*/         OPC_CheckChild2Type, MVT::v4f32,
/*35051*/         OPC_RecordChild3, // #2 = $rsrc
/*35052*/         OPC_CheckChild3Type, MVT::v8i32,
/*35054*/         OPC_RecordChild4, // #3 = $sampler
/*35055*/         OPC_RecordChild5, // #4 = $dmask
/*35056*/         OPC_RecordChild6, // #5 = $unorm
/*35057*/         OPC_RecordChild7, // #6 = $glc
/*35058*/         OPC_MoveChild, 8,
/*35060*/         OPC_RecordNode, // #7 = $slc
/*35061*/         OPC_MoveParent,
/*35062*/         OPC_MoveChild, 9,
/*35064*/         OPC_RecordNode, // #8 = $lwe
/*35065*/         OPC_MoveParent,
/*35066*/         OPC_MoveChild, 10,
/*35068*/         OPC_RecordNode, // #9 = $da
/*35069*/         OPC_MoveParent,
/*35070*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35115
/*35073*/           OPC_EmitMergeInputChains1_0,
/*35074*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35077*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35080*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35083*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35086*/           OPC_EmitInteger, MVT::i1, 0, 
/*35089*/           OPC_EmitInteger, MVT::i1, 0, 
/*35092*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35095*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35115*/         /*SwitchType*/ 42, MVT::v2f32,// ->35159
/*35117*/           OPC_EmitMergeInputChains1_0,
/*35118*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35121*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35124*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35127*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35130*/           OPC_EmitInteger, MVT::i1, 0, 
/*35133*/           OPC_EmitInteger, MVT::i1, 0, 
/*35136*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35139*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35142*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35159*/         /*SwitchType*/ 42, MVT::v4f32,// ->35203
/*35161*/           OPC_EmitMergeInputChains1_0,
/*35162*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35165*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35168*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35171*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35174*/           OPC_EmitInteger, MVT::i1, 0, 
/*35177*/           OPC_EmitInteger, MVT::i1, 0, 
/*35180*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35183*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35186*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35203*/         0, // EndSwitchType
/*35204*/       /*Scope*/ 27|128,1/*155*/, /*->35361*/
/*35206*/         OPC_CheckChild2Type, MVT::v8f32,
/*35208*/         OPC_RecordChild3, // #2 = $rsrc
/*35209*/         OPC_CheckChild3Type, MVT::v8i32,
/*35211*/         OPC_RecordChild4, // #3 = $sampler
/*35212*/         OPC_RecordChild5, // #4 = $dmask
/*35213*/         OPC_RecordChild6, // #5 = $unorm
/*35214*/         OPC_RecordChild7, // #6 = $glc
/*35215*/         OPC_MoveChild, 8,
/*35217*/         OPC_RecordNode, // #7 = $slc
/*35218*/         OPC_MoveParent,
/*35219*/         OPC_MoveChild, 9,
/*35221*/         OPC_RecordNode, // #8 = $lwe
/*35222*/         OPC_MoveParent,
/*35223*/         OPC_MoveChild, 10,
/*35225*/         OPC_RecordNode, // #9 = $da
/*35226*/         OPC_MoveParent,
/*35227*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35272
/*35230*/           OPC_EmitMergeInputChains1_0,
/*35231*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35234*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35237*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35240*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35243*/           OPC_EmitInteger, MVT::i1, 0, 
/*35246*/           OPC_EmitInteger, MVT::i1, 0, 
/*35249*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35252*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35255*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35272*/         /*SwitchType*/ 42, MVT::v2f32,// ->35316
/*35274*/           OPC_EmitMergeInputChains1_0,
/*35275*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35278*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35281*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35284*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35287*/           OPC_EmitInteger, MVT::i1, 0, 
/*35290*/           OPC_EmitInteger, MVT::i1, 0, 
/*35293*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35296*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35299*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35316*/         /*SwitchType*/ 42, MVT::v4f32,// ->35360
/*35318*/           OPC_EmitMergeInputChains1_0,
/*35319*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35322*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35325*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35328*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35331*/           OPC_EmitInteger, MVT::i1, 0, 
/*35334*/           OPC_EmitInteger, MVT::i1, 0, 
/*35337*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35340*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35343*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35360*/         0, // EndSwitchType
/*35361*/       /*Scope*/ 27|128,1/*155*/, /*->35518*/
/*35363*/         OPC_CheckChild2Type, MVT::v16f32,
/*35365*/         OPC_RecordChild3, // #2 = $rsrc
/*35366*/         OPC_CheckChild3Type, MVT::v8i32,
/*35368*/         OPC_RecordChild4, // #3 = $sampler
/*35369*/         OPC_RecordChild5, // #4 = $dmask
/*35370*/         OPC_RecordChild6, // #5 = $unorm
/*35371*/         OPC_RecordChild7, // #6 = $glc
/*35372*/         OPC_MoveChild, 8,
/*35374*/         OPC_RecordNode, // #7 = $slc
/*35375*/         OPC_MoveParent,
/*35376*/         OPC_MoveChild, 9,
/*35378*/         OPC_RecordNode, // #8 = $lwe
/*35379*/         OPC_MoveParent,
/*35380*/         OPC_MoveChild, 10,
/*35382*/         OPC_RecordNode, // #9 = $da
/*35383*/         OPC_MoveParent,
/*35384*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35429
/*35387*/           OPC_EmitMergeInputChains1_0,
/*35388*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35391*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35394*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35397*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35400*/           OPC_EmitInteger, MVT::i1, 0, 
/*35403*/           OPC_EmitInteger, MVT::i1, 0, 
/*35406*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35409*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35412*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35429*/         /*SwitchType*/ 42, MVT::v2f32,// ->35473
/*35431*/           OPC_EmitMergeInputChains1_0,
/*35432*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35435*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35438*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35441*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35444*/           OPC_EmitInteger, MVT::i1, 0, 
/*35447*/           OPC_EmitInteger, MVT::i1, 0, 
/*35450*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35453*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35456*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35473*/         /*SwitchType*/ 42, MVT::v4f32,// ->35517
/*35475*/           OPC_EmitMergeInputChains1_0,
/*35476*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35479*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35482*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35485*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35488*/           OPC_EmitInteger, MVT::i1, 0, 
/*35491*/           OPC_EmitInteger, MVT::i1, 0, 
/*35494*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35497*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35500*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35517*/         0, // EndSwitchType
/*35518*/       0, /*End of Scope*/
/*35519*/     /*Scope*/ 23|128,6/*791*/, /*->36312*/
/*35521*/       OPC_CheckChild1Integer, 73|128,3/*457*/, 
/*35524*/       OPC_RecordChild2, // #1 = $addr
/*35525*/       OPC_Scope, 27|128,1/*155*/, /*->35683*/ // 5 children in Scope
/*35528*/         OPC_CheckChild2Type, MVT::f32,
/*35530*/         OPC_RecordChild3, // #2 = $rsrc
/*35531*/         OPC_CheckChild3Type, MVT::v8i32,
/*35533*/         OPC_RecordChild4, // #3 = $sampler
/*35534*/         OPC_RecordChild5, // #4 = $dmask
/*35535*/         OPC_RecordChild6, // #5 = $unorm
/*35536*/         OPC_RecordChild7, // #6 = $glc
/*35537*/         OPC_MoveChild, 8,
/*35539*/         OPC_RecordNode, // #7 = $slc
/*35540*/         OPC_MoveParent,
/*35541*/         OPC_MoveChild, 9,
/*35543*/         OPC_RecordNode, // #8 = $lwe
/*35544*/         OPC_MoveParent,
/*35545*/         OPC_MoveChild, 10,
/*35547*/         OPC_RecordNode, // #9 = $da
/*35548*/         OPC_MoveParent,
/*35549*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35594
/*35552*/           OPC_EmitMergeInputChains1_0,
/*35553*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35556*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35559*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35562*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35565*/           OPC_EmitInteger, MVT::i1, 0, 
/*35568*/           OPC_EmitInteger, MVT::i1, 0, 
/*35571*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35574*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35594*/         /*SwitchType*/ 42, MVT::v2f32,// ->35638
/*35596*/           OPC_EmitMergeInputChains1_0,
/*35597*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35600*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35603*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35606*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35609*/           OPC_EmitInteger, MVT::i1, 0, 
/*35612*/           OPC_EmitInteger, MVT::i1, 0, 
/*35615*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35618*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35638*/         /*SwitchType*/ 42, MVT::v4f32,// ->35682
/*35640*/           OPC_EmitMergeInputChains1_0,
/*35641*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35644*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35647*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35650*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35653*/           OPC_EmitInteger, MVT::i1, 0, 
/*35656*/           OPC_EmitInteger, MVT::i1, 0, 
/*35659*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35662*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35665*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35682*/         0, // EndSwitchType
/*35683*/       /*Scope*/ 27|128,1/*155*/, /*->35840*/
/*35685*/         OPC_CheckChild2Type, MVT::v2f32,
/*35687*/         OPC_RecordChild3, // #2 = $rsrc
/*35688*/         OPC_CheckChild3Type, MVT::v8i32,
/*35690*/         OPC_RecordChild4, // #3 = $sampler
/*35691*/         OPC_RecordChild5, // #4 = $dmask
/*35692*/         OPC_RecordChild6, // #5 = $unorm
/*35693*/         OPC_RecordChild7, // #6 = $glc
/*35694*/         OPC_MoveChild, 8,
/*35696*/         OPC_RecordNode, // #7 = $slc
/*35697*/         OPC_MoveParent,
/*35698*/         OPC_MoveChild, 9,
/*35700*/         OPC_RecordNode, // #8 = $lwe
/*35701*/         OPC_MoveParent,
/*35702*/         OPC_MoveChild, 10,
/*35704*/         OPC_RecordNode, // #9 = $da
/*35705*/         OPC_MoveParent,
/*35706*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35751
/*35709*/           OPC_EmitMergeInputChains1_0,
/*35710*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35713*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35716*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35719*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35722*/           OPC_EmitInteger, MVT::i1, 0, 
/*35725*/           OPC_EmitInteger, MVT::i1, 0, 
/*35728*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35731*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35734*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35751*/         /*SwitchType*/ 42, MVT::v2f32,// ->35795
/*35753*/           OPC_EmitMergeInputChains1_0,
/*35754*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35757*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35760*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35763*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35766*/           OPC_EmitInteger, MVT::i1, 0, 
/*35769*/           OPC_EmitInteger, MVT::i1, 0, 
/*35772*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35775*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35795*/         /*SwitchType*/ 42, MVT::v4f32,// ->35839
/*35797*/           OPC_EmitMergeInputChains1_0,
/*35798*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35801*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35804*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35807*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35810*/           OPC_EmitInteger, MVT::i1, 0, 
/*35813*/           OPC_EmitInteger, MVT::i1, 0, 
/*35816*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35819*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35839*/         0, // EndSwitchType
/*35840*/       /*Scope*/ 27|128,1/*155*/, /*->35997*/
/*35842*/         OPC_CheckChild2Type, MVT::v4f32,
/*35844*/         OPC_RecordChild3, // #2 = $rsrc
/*35845*/         OPC_CheckChild3Type, MVT::v8i32,
/*35847*/         OPC_RecordChild4, // #3 = $sampler
/*35848*/         OPC_RecordChild5, // #4 = $dmask
/*35849*/         OPC_RecordChild6, // #5 = $unorm
/*35850*/         OPC_RecordChild7, // #6 = $glc
/*35851*/         OPC_MoveChild, 8,
/*35853*/         OPC_RecordNode, // #7 = $slc
/*35854*/         OPC_MoveParent,
/*35855*/         OPC_MoveChild, 9,
/*35857*/         OPC_RecordNode, // #8 = $lwe
/*35858*/         OPC_MoveParent,
/*35859*/         OPC_MoveChild, 10,
/*35861*/         OPC_RecordNode, // #9 = $da
/*35862*/         OPC_MoveParent,
/*35863*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35908
/*35866*/           OPC_EmitMergeInputChains1_0,
/*35867*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35870*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35873*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35876*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35879*/           OPC_EmitInteger, MVT::i1, 0, 
/*35882*/           OPC_EmitInteger, MVT::i1, 0, 
/*35885*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35888*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35891*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35908*/         /*SwitchType*/ 42, MVT::v2f32,// ->35952
/*35910*/           OPC_EmitMergeInputChains1_0,
/*35911*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35914*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35917*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35920*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35923*/           OPC_EmitInteger, MVT::i1, 0, 
/*35926*/           OPC_EmitInteger, MVT::i1, 0, 
/*35929*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35932*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35935*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35952*/         /*SwitchType*/ 42, MVT::v4f32,// ->35996
/*35954*/           OPC_EmitMergeInputChains1_0,
/*35955*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35958*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35961*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35964*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35967*/           OPC_EmitInteger, MVT::i1, 0, 
/*35970*/           OPC_EmitInteger, MVT::i1, 0, 
/*35973*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35976*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35979*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35996*/         0, // EndSwitchType
/*35997*/       /*Scope*/ 27|128,1/*155*/, /*->36154*/
/*35999*/         OPC_CheckChild2Type, MVT::v8f32,
/*36001*/         OPC_RecordChild3, // #2 = $rsrc
/*36002*/         OPC_CheckChild3Type, MVT::v8i32,
/*36004*/         OPC_RecordChild4, // #3 = $sampler
/*36005*/         OPC_RecordChild5, // #4 = $dmask
/*36006*/         OPC_RecordChild6, // #5 = $unorm
/*36007*/         OPC_RecordChild7, // #6 = $glc
/*36008*/         OPC_MoveChild, 8,
/*36010*/         OPC_RecordNode, // #7 = $slc
/*36011*/         OPC_MoveParent,
/*36012*/         OPC_MoveChild, 9,
/*36014*/         OPC_RecordNode, // #8 = $lwe
/*36015*/         OPC_MoveParent,
/*36016*/         OPC_MoveChild, 10,
/*36018*/         OPC_RecordNode, // #9 = $da
/*36019*/         OPC_MoveParent,
/*36020*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36065
/*36023*/           OPC_EmitMergeInputChains1_0,
/*36024*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36027*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36030*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36033*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36036*/           OPC_EmitInteger, MVT::i1, 0, 
/*36039*/           OPC_EmitInteger, MVT::i1, 0, 
/*36042*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36045*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36048*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36065*/         /*SwitchType*/ 42, MVT::v2f32,// ->36109
/*36067*/           OPC_EmitMergeInputChains1_0,
/*36068*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36071*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36074*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36077*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36080*/           OPC_EmitInteger, MVT::i1, 0, 
/*36083*/           OPC_EmitInteger, MVT::i1, 0, 
/*36086*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36089*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36092*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36109*/         /*SwitchType*/ 42, MVT::v4f32,// ->36153
/*36111*/           OPC_EmitMergeInputChains1_0,
/*36112*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36115*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36118*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36121*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36124*/           OPC_EmitInteger, MVT::i1, 0, 
/*36127*/           OPC_EmitInteger, MVT::i1, 0, 
/*36130*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36133*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36136*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36153*/         0, // EndSwitchType
/*36154*/       /*Scope*/ 27|128,1/*155*/, /*->36311*/
/*36156*/         OPC_CheckChild2Type, MVT::v16f32,
/*36158*/         OPC_RecordChild3, // #2 = $rsrc
/*36159*/         OPC_CheckChild3Type, MVT::v8i32,
/*36161*/         OPC_RecordChild4, // #3 = $sampler
/*36162*/         OPC_RecordChild5, // #4 = $dmask
/*36163*/         OPC_RecordChild6, // #5 = $unorm
/*36164*/         OPC_RecordChild7, // #6 = $glc
/*36165*/         OPC_MoveChild, 8,
/*36167*/         OPC_RecordNode, // #7 = $slc
/*36168*/         OPC_MoveParent,
/*36169*/         OPC_MoveChild, 9,
/*36171*/         OPC_RecordNode, // #8 = $lwe
/*36172*/         OPC_MoveParent,
/*36173*/         OPC_MoveChild, 10,
/*36175*/         OPC_RecordNode, // #9 = $da
/*36176*/         OPC_MoveParent,
/*36177*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36222
/*36180*/           OPC_EmitMergeInputChains1_0,
/*36181*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36184*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36187*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36190*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36193*/           OPC_EmitInteger, MVT::i1, 0, 
/*36196*/           OPC_EmitInteger, MVT::i1, 0, 
/*36199*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36202*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36222*/         /*SwitchType*/ 42, MVT::v2f32,// ->36266
/*36224*/           OPC_EmitMergeInputChains1_0,
/*36225*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36228*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36231*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36234*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36237*/           OPC_EmitInteger, MVT::i1, 0, 
/*36240*/           OPC_EmitInteger, MVT::i1, 0, 
/*36243*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36246*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36249*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36266*/         /*SwitchType*/ 42, MVT::v4f32,// ->36310
/*36268*/           OPC_EmitMergeInputChains1_0,
/*36269*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36272*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36275*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36278*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36281*/           OPC_EmitInteger, MVT::i1, 0, 
/*36284*/           OPC_EmitInteger, MVT::i1, 0, 
/*36287*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36290*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36293*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36310*/         0, // EndSwitchType
/*36311*/       0, /*End of Scope*/
/*36312*/     /*Scope*/ 23|128,6/*791*/, /*->37105*/
/*36314*/       OPC_CheckChild1Integer, 108|128,3/*492*/, 
/*36317*/       OPC_RecordChild2, // #1 = $addr
/*36318*/       OPC_Scope, 27|128,1/*155*/, /*->36476*/ // 5 children in Scope
/*36321*/         OPC_CheckChild2Type, MVT::f32,
/*36323*/         OPC_RecordChild3, // #2 = $rsrc
/*36324*/         OPC_CheckChild3Type, MVT::v8i32,
/*36326*/         OPC_RecordChild4, // #3 = $sampler
/*36327*/         OPC_RecordChild5, // #4 = $dmask
/*36328*/         OPC_RecordChild6, // #5 = $unorm
/*36329*/         OPC_RecordChild7, // #6 = $glc
/*36330*/         OPC_MoveChild, 8,
/*36332*/         OPC_RecordNode, // #7 = $slc
/*36333*/         OPC_MoveParent,
/*36334*/         OPC_MoveChild, 9,
/*36336*/         OPC_RecordNode, // #8 = $lwe
/*36337*/         OPC_MoveParent,
/*36338*/         OPC_MoveChild, 10,
/*36340*/         OPC_RecordNode, // #9 = $da
/*36341*/         OPC_MoveParent,
/*36342*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36387
/*36345*/           OPC_EmitMergeInputChains1_0,
/*36346*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36349*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36352*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36355*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36358*/           OPC_EmitInteger, MVT::i1, 0, 
/*36361*/           OPC_EmitInteger, MVT::i1, 0, 
/*36364*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36367*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36387*/         /*SwitchType*/ 42, MVT::v2f32,// ->36431
/*36389*/           OPC_EmitMergeInputChains1_0,
/*36390*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36396*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36399*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36402*/           OPC_EmitInteger, MVT::i1, 0, 
/*36405*/           OPC_EmitInteger, MVT::i1, 0, 
/*36408*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36411*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36431*/         /*SwitchType*/ 42, MVT::v4f32,// ->36475
/*36433*/           OPC_EmitMergeInputChains1_0,
/*36434*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36437*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36440*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36443*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36446*/           OPC_EmitInteger, MVT::i1, 0, 
/*36449*/           OPC_EmitInteger, MVT::i1, 0, 
/*36452*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36455*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36475*/         0, // EndSwitchType
/*36476*/       /*Scope*/ 27|128,1/*155*/, /*->36633*/
/*36478*/         OPC_CheckChild2Type, MVT::v2f32,
/*36480*/         OPC_RecordChild3, // #2 = $rsrc
/*36481*/         OPC_CheckChild3Type, MVT::v8i32,
/*36483*/         OPC_RecordChild4, // #3 = $sampler
/*36484*/         OPC_RecordChild5, // #4 = $dmask
/*36485*/         OPC_RecordChild6, // #5 = $unorm
/*36486*/         OPC_RecordChild7, // #6 = $glc
/*36487*/         OPC_MoveChild, 8,
/*36489*/         OPC_RecordNode, // #7 = $slc
/*36490*/         OPC_MoveParent,
/*36491*/         OPC_MoveChild, 9,
/*36493*/         OPC_RecordNode, // #8 = $lwe
/*36494*/         OPC_MoveParent,
/*36495*/         OPC_MoveChild, 10,
/*36497*/         OPC_RecordNode, // #9 = $da
/*36498*/         OPC_MoveParent,
/*36499*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36544
/*36502*/           OPC_EmitMergeInputChains1_0,
/*36503*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36506*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36509*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36512*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36515*/           OPC_EmitInteger, MVT::i1, 0, 
/*36518*/           OPC_EmitInteger, MVT::i1, 0, 
/*36521*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36524*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36527*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36544*/         /*SwitchType*/ 42, MVT::v2f32,// ->36588
/*36546*/           OPC_EmitMergeInputChains1_0,
/*36547*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36550*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36553*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36556*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36559*/           OPC_EmitInteger, MVT::i1, 0, 
/*36562*/           OPC_EmitInteger, MVT::i1, 0, 
/*36565*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36568*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36571*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36588*/         /*SwitchType*/ 42, MVT::v4f32,// ->36632
/*36590*/           OPC_EmitMergeInputChains1_0,
/*36591*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36594*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36597*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36600*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36603*/           OPC_EmitInteger, MVT::i1, 0, 
/*36606*/           OPC_EmitInteger, MVT::i1, 0, 
/*36609*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36612*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36615*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36632*/         0, // EndSwitchType
/*36633*/       /*Scope*/ 27|128,1/*155*/, /*->36790*/
/*36635*/         OPC_CheckChild2Type, MVT::v4f32,
/*36637*/         OPC_RecordChild3, // #2 = $rsrc
/*36638*/         OPC_CheckChild3Type, MVT::v8i32,
/*36640*/         OPC_RecordChild4, // #3 = $sampler
/*36641*/         OPC_RecordChild5, // #4 = $dmask
/*36642*/         OPC_RecordChild6, // #5 = $unorm
/*36643*/         OPC_RecordChild7, // #6 = $glc
/*36644*/         OPC_MoveChild, 8,
/*36646*/         OPC_RecordNode, // #7 = $slc
/*36647*/         OPC_MoveParent,
/*36648*/         OPC_MoveChild, 9,
/*36650*/         OPC_RecordNode, // #8 = $lwe
/*36651*/         OPC_MoveParent,
/*36652*/         OPC_MoveChild, 10,
/*36654*/         OPC_RecordNode, // #9 = $da
/*36655*/         OPC_MoveParent,
/*36656*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36701
/*36659*/           OPC_EmitMergeInputChains1_0,
/*36660*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36663*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36666*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36669*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36672*/           OPC_EmitInteger, MVT::i1, 0, 
/*36675*/           OPC_EmitInteger, MVT::i1, 0, 
/*36678*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36681*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36684*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36701*/         /*SwitchType*/ 42, MVT::v2f32,// ->36745
/*36703*/           OPC_EmitMergeInputChains1_0,
/*36704*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36707*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36710*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36713*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36716*/           OPC_EmitInteger, MVT::i1, 0, 
/*36719*/           OPC_EmitInteger, MVT::i1, 0, 
/*36722*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36725*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36728*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36745*/         /*SwitchType*/ 42, MVT::v4f32,// ->36789
/*36747*/           OPC_EmitMergeInputChains1_0,
/*36748*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36751*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36754*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36757*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36760*/           OPC_EmitInteger, MVT::i1, 0, 
/*36763*/           OPC_EmitInteger, MVT::i1, 0, 
/*36766*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36769*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36772*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36789*/         0, // EndSwitchType
/*36790*/       /*Scope*/ 27|128,1/*155*/, /*->36947*/
/*36792*/         OPC_CheckChild2Type, MVT::v8f32,
/*36794*/         OPC_RecordChild3, // #2 = $rsrc
/*36795*/         OPC_CheckChild3Type, MVT::v8i32,
/*36797*/         OPC_RecordChild4, // #3 = $sampler
/*36798*/         OPC_RecordChild5, // #4 = $dmask
/*36799*/         OPC_RecordChild6, // #5 = $unorm
/*36800*/         OPC_RecordChild7, // #6 = $glc
/*36801*/         OPC_MoveChild, 8,
/*36803*/         OPC_RecordNode, // #7 = $slc
/*36804*/         OPC_MoveParent,
/*36805*/         OPC_MoveChild, 9,
/*36807*/         OPC_RecordNode, // #8 = $lwe
/*36808*/         OPC_MoveParent,
/*36809*/         OPC_MoveChild, 10,
/*36811*/         OPC_RecordNode, // #9 = $da
/*36812*/         OPC_MoveParent,
/*36813*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36858
/*36816*/           OPC_EmitMergeInputChains1_0,
/*36817*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36820*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36823*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36826*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36829*/           OPC_EmitInteger, MVT::i1, 0, 
/*36832*/           OPC_EmitInteger, MVT::i1, 0, 
/*36835*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36838*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36841*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36858*/         /*SwitchType*/ 42, MVT::v2f32,// ->36902
/*36860*/           OPC_EmitMergeInputChains1_0,
/*36861*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36864*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36867*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36870*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36873*/           OPC_EmitInteger, MVT::i1, 0, 
/*36876*/           OPC_EmitInteger, MVT::i1, 0, 
/*36879*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36882*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36885*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36902*/         /*SwitchType*/ 42, MVT::v4f32,// ->36946
/*36904*/           OPC_EmitMergeInputChains1_0,
/*36905*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36908*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36911*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36914*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36917*/           OPC_EmitInteger, MVT::i1, 0, 
/*36920*/           OPC_EmitInteger, MVT::i1, 0, 
/*36923*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36926*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36929*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36946*/         0, // EndSwitchType
/*36947*/       /*Scope*/ 27|128,1/*155*/, /*->37104*/
/*36949*/         OPC_CheckChild2Type, MVT::v16f32,
/*36951*/         OPC_RecordChild3, // #2 = $rsrc
/*36952*/         OPC_CheckChild3Type, MVT::v8i32,
/*36954*/         OPC_RecordChild4, // #3 = $sampler
/*36955*/         OPC_RecordChild5, // #4 = $dmask
/*36956*/         OPC_RecordChild6, // #5 = $unorm
/*36957*/         OPC_RecordChild7, // #6 = $glc
/*36958*/         OPC_MoveChild, 8,
/*36960*/         OPC_RecordNode, // #7 = $slc
/*36961*/         OPC_MoveParent,
/*36962*/         OPC_MoveChild, 9,
/*36964*/         OPC_RecordNode, // #8 = $lwe
/*36965*/         OPC_MoveParent,
/*36966*/         OPC_MoveChild, 10,
/*36968*/         OPC_RecordNode, // #9 = $da
/*36969*/         OPC_MoveParent,
/*36970*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37015
/*36973*/           OPC_EmitMergeInputChains1_0,
/*36974*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36977*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36980*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36983*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36986*/           OPC_EmitInteger, MVT::i1, 0, 
/*36989*/           OPC_EmitInteger, MVT::i1, 0, 
/*36992*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36995*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36998*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37015*/         /*SwitchType*/ 42, MVT::v2f32,// ->37059
/*37017*/           OPC_EmitMergeInputChains1_0,
/*37018*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37021*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37024*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37027*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37030*/           OPC_EmitInteger, MVT::i1, 0, 
/*37033*/           OPC_EmitInteger, MVT::i1, 0, 
/*37036*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37039*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37042*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37059*/         /*SwitchType*/ 42, MVT::v4f32,// ->37103
/*37061*/           OPC_EmitMergeInputChains1_0,
/*37062*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37065*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37068*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37071*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37074*/           OPC_EmitInteger, MVT::i1, 0, 
/*37077*/           OPC_EmitInteger, MVT::i1, 0, 
/*37080*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37083*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37086*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37103*/         0, // EndSwitchType
/*37104*/       0, /*End of Scope*/
/*37105*/     /*Scope*/ 23|128,6/*791*/, /*->37898*/
/*37107*/       OPC_CheckChild1Integer, 96|128,3/*480*/, 
/*37110*/       OPC_RecordChild2, // #1 = $addr
/*37111*/       OPC_Scope, 27|128,1/*155*/, /*->37269*/ // 5 children in Scope
/*37114*/         OPC_CheckChild2Type, MVT::f32,
/*37116*/         OPC_RecordChild3, // #2 = $rsrc
/*37117*/         OPC_CheckChild3Type, MVT::v8i32,
/*37119*/         OPC_RecordChild4, // #3 = $sampler
/*37120*/         OPC_RecordChild5, // #4 = $dmask
/*37121*/         OPC_RecordChild6, // #5 = $unorm
/*37122*/         OPC_RecordChild7, // #6 = $glc
/*37123*/         OPC_MoveChild, 8,
/*37125*/         OPC_RecordNode, // #7 = $slc
/*37126*/         OPC_MoveParent,
/*37127*/         OPC_MoveChild, 9,
/*37129*/         OPC_RecordNode, // #8 = $lwe
/*37130*/         OPC_MoveParent,
/*37131*/         OPC_MoveChild, 10,
/*37133*/         OPC_RecordNode, // #9 = $da
/*37134*/         OPC_MoveParent,
/*37135*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37180
/*37138*/           OPC_EmitMergeInputChains1_0,
/*37139*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37142*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37151*/           OPC_EmitInteger, MVT::i1, 0, 
/*37154*/           OPC_EmitInteger, MVT::i1, 0, 
/*37157*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37160*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37180*/         /*SwitchType*/ 42, MVT::v2f32,// ->37224
/*37182*/           OPC_EmitMergeInputChains1_0,
/*37183*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37192*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37195*/           OPC_EmitInteger, MVT::i1, 0, 
/*37198*/           OPC_EmitInteger, MVT::i1, 0, 
/*37201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37204*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37207*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37224*/         /*SwitchType*/ 42, MVT::v4f32,// ->37268
/*37226*/           OPC_EmitMergeInputChains1_0,
/*37227*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37230*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37233*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37236*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37239*/           OPC_EmitInteger, MVT::i1, 0, 
/*37242*/           OPC_EmitInteger, MVT::i1, 0, 
/*37245*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37248*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37268*/         0, // EndSwitchType
/*37269*/       /*Scope*/ 27|128,1/*155*/, /*->37426*/
/*37271*/         OPC_CheckChild2Type, MVT::v2f32,
/*37273*/         OPC_RecordChild3, // #2 = $rsrc
/*37274*/         OPC_CheckChild3Type, MVT::v8i32,
/*37276*/         OPC_RecordChild4, // #3 = $sampler
/*37277*/         OPC_RecordChild5, // #4 = $dmask
/*37278*/         OPC_RecordChild6, // #5 = $unorm
/*37279*/         OPC_RecordChild7, // #6 = $glc
/*37280*/         OPC_MoveChild, 8,
/*37282*/         OPC_RecordNode, // #7 = $slc
/*37283*/         OPC_MoveParent,
/*37284*/         OPC_MoveChild, 9,
/*37286*/         OPC_RecordNode, // #8 = $lwe
/*37287*/         OPC_MoveParent,
/*37288*/         OPC_MoveChild, 10,
/*37290*/         OPC_RecordNode, // #9 = $da
/*37291*/         OPC_MoveParent,
/*37292*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37337
/*37295*/           OPC_EmitMergeInputChains1_0,
/*37296*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37299*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37302*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37305*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37308*/           OPC_EmitInteger, MVT::i1, 0, 
/*37311*/           OPC_EmitInteger, MVT::i1, 0, 
/*37314*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37317*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37320*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37337*/         /*SwitchType*/ 42, MVT::v2f32,// ->37381
/*37339*/           OPC_EmitMergeInputChains1_0,
/*37340*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37343*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37346*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37349*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37352*/           OPC_EmitInteger, MVT::i1, 0, 
/*37355*/           OPC_EmitInteger, MVT::i1, 0, 
/*37358*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37361*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37364*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37381*/         /*SwitchType*/ 42, MVT::v4f32,// ->37425
/*37383*/           OPC_EmitMergeInputChains1_0,
/*37384*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37387*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37390*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37393*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37396*/           OPC_EmitInteger, MVT::i1, 0, 
/*37399*/           OPC_EmitInteger, MVT::i1, 0, 
/*37402*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37405*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37425*/         0, // EndSwitchType
/*37426*/       /*Scope*/ 27|128,1/*155*/, /*->37583*/
/*37428*/         OPC_CheckChild2Type, MVT::v4f32,
/*37430*/         OPC_RecordChild3, // #2 = $rsrc
/*37431*/         OPC_CheckChild3Type, MVT::v8i32,
/*37433*/         OPC_RecordChild4, // #3 = $sampler
/*37434*/         OPC_RecordChild5, // #4 = $dmask
/*37435*/         OPC_RecordChild6, // #5 = $unorm
/*37436*/         OPC_RecordChild7, // #6 = $glc
/*37437*/         OPC_MoveChild, 8,
/*37439*/         OPC_RecordNode, // #7 = $slc
/*37440*/         OPC_MoveParent,
/*37441*/         OPC_MoveChild, 9,
/*37443*/         OPC_RecordNode, // #8 = $lwe
/*37444*/         OPC_MoveParent,
/*37445*/         OPC_MoveChild, 10,
/*37447*/         OPC_RecordNode, // #9 = $da
/*37448*/         OPC_MoveParent,
/*37449*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37494
/*37452*/           OPC_EmitMergeInputChains1_0,
/*37453*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37456*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37459*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37462*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37465*/           OPC_EmitInteger, MVT::i1, 0, 
/*37468*/           OPC_EmitInteger, MVT::i1, 0, 
/*37471*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37474*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37477*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37494*/         /*SwitchType*/ 42, MVT::v2f32,// ->37538
/*37496*/           OPC_EmitMergeInputChains1_0,
/*37497*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37500*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37503*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37506*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37509*/           OPC_EmitInteger, MVT::i1, 0, 
/*37512*/           OPC_EmitInteger, MVT::i1, 0, 
/*37515*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37518*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37521*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37538*/         /*SwitchType*/ 42, MVT::v4f32,// ->37582
/*37540*/           OPC_EmitMergeInputChains1_0,
/*37541*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37544*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37547*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37550*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37553*/           OPC_EmitInteger, MVT::i1, 0, 
/*37556*/           OPC_EmitInteger, MVT::i1, 0, 
/*37559*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37562*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37565*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37582*/         0, // EndSwitchType
/*37583*/       /*Scope*/ 27|128,1/*155*/, /*->37740*/
/*37585*/         OPC_CheckChild2Type, MVT::v8f32,
/*37587*/         OPC_RecordChild3, // #2 = $rsrc
/*37588*/         OPC_CheckChild3Type, MVT::v8i32,
/*37590*/         OPC_RecordChild4, // #3 = $sampler
/*37591*/         OPC_RecordChild5, // #4 = $dmask
/*37592*/         OPC_RecordChild6, // #5 = $unorm
/*37593*/         OPC_RecordChild7, // #6 = $glc
/*37594*/         OPC_MoveChild, 8,
/*37596*/         OPC_RecordNode, // #7 = $slc
/*37597*/         OPC_MoveParent,
/*37598*/         OPC_MoveChild, 9,
/*37600*/         OPC_RecordNode, // #8 = $lwe
/*37601*/         OPC_MoveParent,
/*37602*/         OPC_MoveChild, 10,
/*37604*/         OPC_RecordNode, // #9 = $da
/*37605*/         OPC_MoveParent,
/*37606*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37651
/*37609*/           OPC_EmitMergeInputChains1_0,
/*37610*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37613*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37616*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37619*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37622*/           OPC_EmitInteger, MVT::i1, 0, 
/*37625*/           OPC_EmitInteger, MVT::i1, 0, 
/*37628*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37631*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37634*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37651*/         /*SwitchType*/ 42, MVT::v2f32,// ->37695
/*37653*/           OPC_EmitMergeInputChains1_0,
/*37654*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37657*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37660*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37663*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37666*/           OPC_EmitInteger, MVT::i1, 0, 
/*37669*/           OPC_EmitInteger, MVT::i1, 0, 
/*37672*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37675*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37678*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37695*/         /*SwitchType*/ 42, MVT::v4f32,// ->37739
/*37697*/           OPC_EmitMergeInputChains1_0,
/*37698*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37701*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37704*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37707*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37710*/           OPC_EmitInteger, MVT::i1, 0, 
/*37713*/           OPC_EmitInteger, MVT::i1, 0, 
/*37716*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37719*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37722*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37739*/         0, // EndSwitchType
/*37740*/       /*Scope*/ 27|128,1/*155*/, /*->37897*/
/*37742*/         OPC_CheckChild2Type, MVT::v16f32,
/*37744*/         OPC_RecordChild3, // #2 = $rsrc
/*37745*/         OPC_CheckChild3Type, MVT::v8i32,
/*37747*/         OPC_RecordChild4, // #3 = $sampler
/*37748*/         OPC_RecordChild5, // #4 = $dmask
/*37749*/         OPC_RecordChild6, // #5 = $unorm
/*37750*/         OPC_RecordChild7, // #6 = $glc
/*37751*/         OPC_MoveChild, 8,
/*37753*/         OPC_RecordNode, // #7 = $slc
/*37754*/         OPC_MoveParent,
/*37755*/         OPC_MoveChild, 9,
/*37757*/         OPC_RecordNode, // #8 = $lwe
/*37758*/         OPC_MoveParent,
/*37759*/         OPC_MoveChild, 10,
/*37761*/         OPC_RecordNode, // #9 = $da
/*37762*/         OPC_MoveParent,
/*37763*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37808
/*37766*/           OPC_EmitMergeInputChains1_0,
/*37767*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37770*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37773*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37776*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37779*/           OPC_EmitInteger, MVT::i1, 0, 
/*37782*/           OPC_EmitInteger, MVT::i1, 0, 
/*37785*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37788*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37791*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37808*/         /*SwitchType*/ 42, MVT::v2f32,// ->37852
/*37810*/           OPC_EmitMergeInputChains1_0,
/*37811*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37814*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37817*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37820*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37823*/           OPC_EmitInteger, MVT::i1, 0, 
/*37826*/           OPC_EmitInteger, MVT::i1, 0, 
/*37829*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37832*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37835*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37852*/         /*SwitchType*/ 42, MVT::v4f32,// ->37896
/*37854*/           OPC_EmitMergeInputChains1_0,
/*37855*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37858*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37861*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37864*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37867*/           OPC_EmitInteger, MVT::i1, 0, 
/*37870*/           OPC_EmitInteger, MVT::i1, 0, 
/*37873*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37876*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37879*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37896*/         0, // EndSwitchType
/*37897*/       0, /*End of Scope*/
/*37898*/     /*Scope*/ 23|128,6/*791*/, /*->38691*/
/*37900*/       OPC_CheckChild1Integer, 97|128,3/*481*/, 
/*37903*/       OPC_RecordChild2, // #1 = $addr
/*37904*/       OPC_Scope, 27|128,1/*155*/, /*->38062*/ // 5 children in Scope
/*37907*/         OPC_CheckChild2Type, MVT::f32,
/*37909*/         OPC_RecordChild3, // #2 = $rsrc
/*37910*/         OPC_CheckChild3Type, MVT::v8i32,
/*37912*/         OPC_RecordChild4, // #3 = $sampler
/*37913*/         OPC_RecordChild5, // #4 = $dmask
/*37914*/         OPC_RecordChild6, // #5 = $unorm
/*37915*/         OPC_RecordChild7, // #6 = $glc
/*37916*/         OPC_MoveChild, 8,
/*37918*/         OPC_RecordNode, // #7 = $slc
/*37919*/         OPC_MoveParent,
/*37920*/         OPC_MoveChild, 9,
/*37922*/         OPC_RecordNode, // #8 = $lwe
/*37923*/         OPC_MoveParent,
/*37924*/         OPC_MoveChild, 10,
/*37926*/         OPC_RecordNode, // #9 = $da
/*37927*/         OPC_MoveParent,
/*37928*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37973
/*37931*/           OPC_EmitMergeInputChains1_0,
/*37932*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37935*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37938*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37941*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37944*/           OPC_EmitInteger, MVT::i1, 0, 
/*37947*/           OPC_EmitInteger, MVT::i1, 0, 
/*37950*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37953*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37973*/         /*SwitchType*/ 42, MVT::v2f32,// ->38017
/*37975*/           OPC_EmitMergeInputChains1_0,
/*37976*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37979*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37982*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37985*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37988*/           OPC_EmitInteger, MVT::i1, 0, 
/*37991*/           OPC_EmitInteger, MVT::i1, 0, 
/*37994*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37997*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38017*/         /*SwitchType*/ 42, MVT::v4f32,// ->38061
/*38019*/           OPC_EmitMergeInputChains1_0,
/*38020*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38023*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38026*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38029*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38032*/           OPC_EmitInteger, MVT::i1, 0, 
/*38035*/           OPC_EmitInteger, MVT::i1, 0, 
/*38038*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38041*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38061*/         0, // EndSwitchType
/*38062*/       /*Scope*/ 27|128,1/*155*/, /*->38219*/
/*38064*/         OPC_CheckChild2Type, MVT::v2f32,
/*38066*/         OPC_RecordChild3, // #2 = $rsrc
/*38067*/         OPC_CheckChild3Type, MVT::v8i32,
/*38069*/         OPC_RecordChild4, // #3 = $sampler
/*38070*/         OPC_RecordChild5, // #4 = $dmask
/*38071*/         OPC_RecordChild6, // #5 = $unorm
/*38072*/         OPC_RecordChild7, // #6 = $glc
/*38073*/         OPC_MoveChild, 8,
/*38075*/         OPC_RecordNode, // #7 = $slc
/*38076*/         OPC_MoveParent,
/*38077*/         OPC_MoveChild, 9,
/*38079*/         OPC_RecordNode, // #8 = $lwe
/*38080*/         OPC_MoveParent,
/*38081*/         OPC_MoveChild, 10,
/*38083*/         OPC_RecordNode, // #9 = $da
/*38084*/         OPC_MoveParent,
/*38085*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38130
/*38088*/           OPC_EmitMergeInputChains1_0,
/*38089*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38092*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38095*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38098*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38101*/           OPC_EmitInteger, MVT::i1, 0, 
/*38104*/           OPC_EmitInteger, MVT::i1, 0, 
/*38107*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38110*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38113*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38130*/         /*SwitchType*/ 42, MVT::v2f32,// ->38174
/*38132*/           OPC_EmitMergeInputChains1_0,
/*38133*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38136*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38139*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38142*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38145*/           OPC_EmitInteger, MVT::i1, 0, 
/*38148*/           OPC_EmitInteger, MVT::i1, 0, 
/*38151*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38154*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38174*/         /*SwitchType*/ 42, MVT::v4f32,// ->38218
/*38176*/           OPC_EmitMergeInputChains1_0,
/*38177*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38180*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38183*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38186*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38189*/           OPC_EmitInteger, MVT::i1, 0, 
/*38192*/           OPC_EmitInteger, MVT::i1, 0, 
/*38195*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38198*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38201*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38218*/         0, // EndSwitchType
/*38219*/       /*Scope*/ 27|128,1/*155*/, /*->38376*/
/*38221*/         OPC_CheckChild2Type, MVT::v4f32,
/*38223*/         OPC_RecordChild3, // #2 = $rsrc
/*38224*/         OPC_CheckChild3Type, MVT::v8i32,
/*38226*/         OPC_RecordChild4, // #3 = $sampler
/*38227*/         OPC_RecordChild5, // #4 = $dmask
/*38228*/         OPC_RecordChild6, // #5 = $unorm
/*38229*/         OPC_RecordChild7, // #6 = $glc
/*38230*/         OPC_MoveChild, 8,
/*38232*/         OPC_RecordNode, // #7 = $slc
/*38233*/         OPC_MoveParent,
/*38234*/         OPC_MoveChild, 9,
/*38236*/         OPC_RecordNode, // #8 = $lwe
/*38237*/         OPC_MoveParent,
/*38238*/         OPC_MoveChild, 10,
/*38240*/         OPC_RecordNode, // #9 = $da
/*38241*/         OPC_MoveParent,
/*38242*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38287
/*38245*/           OPC_EmitMergeInputChains1_0,
/*38246*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38249*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38252*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38255*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38258*/           OPC_EmitInteger, MVT::i1, 0, 
/*38261*/           OPC_EmitInteger, MVT::i1, 0, 
/*38264*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38267*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38270*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38287*/         /*SwitchType*/ 42, MVT::v2f32,// ->38331
/*38289*/           OPC_EmitMergeInputChains1_0,
/*38290*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38293*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38296*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38299*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38302*/           OPC_EmitInteger, MVT::i1, 0, 
/*38305*/           OPC_EmitInteger, MVT::i1, 0, 
/*38308*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38311*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38314*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38331*/         /*SwitchType*/ 42, MVT::v4f32,// ->38375
/*38333*/           OPC_EmitMergeInputChains1_0,
/*38334*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38337*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38340*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38343*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38346*/           OPC_EmitInteger, MVT::i1, 0, 
/*38349*/           OPC_EmitInteger, MVT::i1, 0, 
/*38352*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38355*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38358*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38375*/         0, // EndSwitchType
/*38376*/       /*Scope*/ 27|128,1/*155*/, /*->38533*/
/*38378*/         OPC_CheckChild2Type, MVT::v8f32,
/*38380*/         OPC_RecordChild3, // #2 = $rsrc
/*38381*/         OPC_CheckChild3Type, MVT::v8i32,
/*38383*/         OPC_RecordChild4, // #3 = $sampler
/*38384*/         OPC_RecordChild5, // #4 = $dmask
/*38385*/         OPC_RecordChild6, // #5 = $unorm
/*38386*/         OPC_RecordChild7, // #6 = $glc
/*38387*/         OPC_MoveChild, 8,
/*38389*/         OPC_RecordNode, // #7 = $slc
/*38390*/         OPC_MoveParent,
/*38391*/         OPC_MoveChild, 9,
/*38393*/         OPC_RecordNode, // #8 = $lwe
/*38394*/         OPC_MoveParent,
/*38395*/         OPC_MoveChild, 10,
/*38397*/         OPC_RecordNode, // #9 = $da
/*38398*/         OPC_MoveParent,
/*38399*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38444
/*38402*/           OPC_EmitMergeInputChains1_0,
/*38403*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38406*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38409*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38412*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38415*/           OPC_EmitInteger, MVT::i1, 0, 
/*38418*/           OPC_EmitInteger, MVT::i1, 0, 
/*38421*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38424*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38427*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38444*/         /*SwitchType*/ 42, MVT::v2f32,// ->38488
/*38446*/           OPC_EmitMergeInputChains1_0,
/*38447*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38450*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38453*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38456*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38459*/           OPC_EmitInteger, MVT::i1, 0, 
/*38462*/           OPC_EmitInteger, MVT::i1, 0, 
/*38465*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38468*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38471*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38488*/         /*SwitchType*/ 42, MVT::v4f32,// ->38532
/*38490*/           OPC_EmitMergeInputChains1_0,
/*38491*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38494*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38497*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38500*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38503*/           OPC_EmitInteger, MVT::i1, 0, 
/*38506*/           OPC_EmitInteger, MVT::i1, 0, 
/*38509*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38512*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38515*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38532*/         0, // EndSwitchType
/*38533*/       /*Scope*/ 27|128,1/*155*/, /*->38690*/
/*38535*/         OPC_CheckChild2Type, MVT::v16f32,
/*38537*/         OPC_RecordChild3, // #2 = $rsrc
/*38538*/         OPC_CheckChild3Type, MVT::v8i32,
/*38540*/         OPC_RecordChild4, // #3 = $sampler
/*38541*/         OPC_RecordChild5, // #4 = $dmask
/*38542*/         OPC_RecordChild6, // #5 = $unorm
/*38543*/         OPC_RecordChild7, // #6 = $glc
/*38544*/         OPC_MoveChild, 8,
/*38546*/         OPC_RecordNode, // #7 = $slc
/*38547*/         OPC_MoveParent,
/*38548*/         OPC_MoveChild, 9,
/*38550*/         OPC_RecordNode, // #8 = $lwe
/*38551*/         OPC_MoveParent,
/*38552*/         OPC_MoveChild, 10,
/*38554*/         OPC_RecordNode, // #9 = $da
/*38555*/         OPC_MoveParent,
/*38556*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38601
/*38559*/           OPC_EmitMergeInputChains1_0,
/*38560*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38563*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38566*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38569*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38572*/           OPC_EmitInteger, MVT::i1, 0, 
/*38575*/           OPC_EmitInteger, MVT::i1, 0, 
/*38578*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38581*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38584*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38601*/         /*SwitchType*/ 42, MVT::v2f32,// ->38645
/*38603*/           OPC_EmitMergeInputChains1_0,
/*38604*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38607*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38610*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38613*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38616*/           OPC_EmitInteger, MVT::i1, 0, 
/*38619*/           OPC_EmitInteger, MVT::i1, 0, 
/*38622*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38625*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38628*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38645*/         /*SwitchType*/ 42, MVT::v4f32,// ->38689
/*38647*/           OPC_EmitMergeInputChains1_0,
/*38648*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38651*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38654*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38657*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38660*/           OPC_EmitInteger, MVT::i1, 0, 
/*38663*/           OPC_EmitInteger, MVT::i1, 0, 
/*38666*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38669*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38672*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38689*/         0, // EndSwitchType
/*38690*/       0, /*End of Scope*/
/*38691*/     /*Scope*/ 23|128,6/*791*/, /*->39484*/
/*38693*/       OPC_CheckChild1Integer, 76|128,3/*460*/, 
/*38696*/       OPC_RecordChild2, // #1 = $addr
/*38697*/       OPC_Scope, 27|128,1/*155*/, /*->38855*/ // 5 children in Scope
/*38700*/         OPC_CheckChild2Type, MVT::f32,
/*38702*/         OPC_RecordChild3, // #2 = $rsrc
/*38703*/         OPC_CheckChild3Type, MVT::v8i32,
/*38705*/         OPC_RecordChild4, // #3 = $sampler
/*38706*/         OPC_RecordChild5, // #4 = $dmask
/*38707*/         OPC_RecordChild6, // #5 = $unorm
/*38708*/         OPC_RecordChild7, // #6 = $glc
/*38709*/         OPC_MoveChild, 8,
/*38711*/         OPC_RecordNode, // #7 = $slc
/*38712*/         OPC_MoveParent,
/*38713*/         OPC_MoveChild, 9,
/*38715*/         OPC_RecordNode, // #8 = $lwe
/*38716*/         OPC_MoveParent,
/*38717*/         OPC_MoveChild, 10,
/*38719*/         OPC_RecordNode, // #9 = $da
/*38720*/         OPC_MoveParent,
/*38721*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38766
/*38724*/           OPC_EmitMergeInputChains1_0,
/*38725*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38728*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38731*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38734*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38737*/           OPC_EmitInteger, MVT::i1, 0, 
/*38740*/           OPC_EmitInteger, MVT::i1, 0, 
/*38743*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38746*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38749*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38766*/         /*SwitchType*/ 42, MVT::v2f32,// ->38810
/*38768*/           OPC_EmitMergeInputChains1_0,
/*38769*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38772*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38775*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38778*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38781*/           OPC_EmitInteger, MVT::i1, 0, 
/*38784*/           OPC_EmitInteger, MVT::i1, 0, 
/*38787*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38790*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38793*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38810*/         /*SwitchType*/ 42, MVT::v4f32,// ->38854
/*38812*/           OPC_EmitMergeInputChains1_0,
/*38813*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38816*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38819*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38822*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38825*/           OPC_EmitInteger, MVT::i1, 0, 
/*38828*/           OPC_EmitInteger, MVT::i1, 0, 
/*38831*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38834*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38837*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38854*/         0, // EndSwitchType
/*38855*/       /*Scope*/ 27|128,1/*155*/, /*->39012*/
/*38857*/         OPC_CheckChild2Type, MVT::v2f32,
/*38859*/         OPC_RecordChild3, // #2 = $rsrc
/*38860*/         OPC_CheckChild3Type, MVT::v8i32,
/*38862*/         OPC_RecordChild4, // #3 = $sampler
/*38863*/         OPC_RecordChild5, // #4 = $dmask
/*38864*/         OPC_RecordChild6, // #5 = $unorm
/*38865*/         OPC_RecordChild7, // #6 = $glc
/*38866*/         OPC_MoveChild, 8,
/*38868*/         OPC_RecordNode, // #7 = $slc
/*38869*/         OPC_MoveParent,
/*38870*/         OPC_MoveChild, 9,
/*38872*/         OPC_RecordNode, // #8 = $lwe
/*38873*/         OPC_MoveParent,
/*38874*/         OPC_MoveChild, 10,
/*38876*/         OPC_RecordNode, // #9 = $da
/*38877*/         OPC_MoveParent,
/*38878*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38923
/*38881*/           OPC_EmitMergeInputChains1_0,
/*38882*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38885*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38888*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38891*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38894*/           OPC_EmitInteger, MVT::i1, 0, 
/*38897*/           OPC_EmitInteger, MVT::i1, 0, 
/*38900*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38903*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38906*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38923*/         /*SwitchType*/ 42, MVT::v2f32,// ->38967
/*38925*/           OPC_EmitMergeInputChains1_0,
/*38926*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38929*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38932*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38935*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38938*/           OPC_EmitInteger, MVT::i1, 0, 
/*38941*/           OPC_EmitInteger, MVT::i1, 0, 
/*38944*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38947*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38967*/         /*SwitchType*/ 42, MVT::v4f32,// ->39011
/*38969*/           OPC_EmitMergeInputChains1_0,
/*38970*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38973*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38976*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38979*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38982*/           OPC_EmitInteger, MVT::i1, 0, 
/*38985*/           OPC_EmitInteger, MVT::i1, 0, 
/*38988*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38991*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39011*/         0, // EndSwitchType
/*39012*/       /*Scope*/ 27|128,1/*155*/, /*->39169*/
/*39014*/         OPC_CheckChild2Type, MVT::v4f32,
/*39016*/         OPC_RecordChild3, // #2 = $rsrc
/*39017*/         OPC_CheckChild3Type, MVT::v8i32,
/*39019*/         OPC_RecordChild4, // #3 = $sampler
/*39020*/         OPC_RecordChild5, // #4 = $dmask
/*39021*/         OPC_RecordChild6, // #5 = $unorm
/*39022*/         OPC_RecordChild7, // #6 = $glc
/*39023*/         OPC_MoveChild, 8,
/*39025*/         OPC_RecordNode, // #7 = $slc
/*39026*/         OPC_MoveParent,
/*39027*/         OPC_MoveChild, 9,
/*39029*/         OPC_RecordNode, // #8 = $lwe
/*39030*/         OPC_MoveParent,
/*39031*/         OPC_MoveChild, 10,
/*39033*/         OPC_RecordNode, // #9 = $da
/*39034*/         OPC_MoveParent,
/*39035*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39080
/*39038*/           OPC_EmitMergeInputChains1_0,
/*39039*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39042*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39045*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39048*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39051*/           OPC_EmitInteger, MVT::i1, 0, 
/*39054*/           OPC_EmitInteger, MVT::i1, 0, 
/*39057*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39060*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39063*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39080*/         /*SwitchType*/ 42, MVT::v2f32,// ->39124
/*39082*/           OPC_EmitMergeInputChains1_0,
/*39083*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39086*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39089*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39092*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39095*/           OPC_EmitInteger, MVT::i1, 0, 
/*39098*/           OPC_EmitInteger, MVT::i1, 0, 
/*39101*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39104*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39107*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39124*/         /*SwitchType*/ 42, MVT::v4f32,// ->39168
/*39126*/           OPC_EmitMergeInputChains1_0,
/*39127*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39130*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39133*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39136*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39139*/           OPC_EmitInteger, MVT::i1, 0, 
/*39142*/           OPC_EmitInteger, MVT::i1, 0, 
/*39145*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39148*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39151*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39168*/         0, // EndSwitchType
/*39169*/       /*Scope*/ 27|128,1/*155*/, /*->39326*/
/*39171*/         OPC_CheckChild2Type, MVT::v8f32,
/*39173*/         OPC_RecordChild3, // #2 = $rsrc
/*39174*/         OPC_CheckChild3Type, MVT::v8i32,
/*39176*/         OPC_RecordChild4, // #3 = $sampler
/*39177*/         OPC_RecordChild5, // #4 = $dmask
/*39178*/         OPC_RecordChild6, // #5 = $unorm
/*39179*/         OPC_RecordChild7, // #6 = $glc
/*39180*/         OPC_MoveChild, 8,
/*39182*/         OPC_RecordNode, // #7 = $slc
/*39183*/         OPC_MoveParent,
/*39184*/         OPC_MoveChild, 9,
/*39186*/         OPC_RecordNode, // #8 = $lwe
/*39187*/         OPC_MoveParent,
/*39188*/         OPC_MoveChild, 10,
/*39190*/         OPC_RecordNode, // #9 = $da
/*39191*/         OPC_MoveParent,
/*39192*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39237
/*39195*/           OPC_EmitMergeInputChains1_0,
/*39196*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39199*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39202*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39205*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39208*/           OPC_EmitInteger, MVT::i1, 0, 
/*39211*/           OPC_EmitInteger, MVT::i1, 0, 
/*39214*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39217*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39220*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39237*/         /*SwitchType*/ 42, MVT::v2f32,// ->39281
/*39239*/           OPC_EmitMergeInputChains1_0,
/*39240*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39243*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39246*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39249*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39252*/           OPC_EmitInteger, MVT::i1, 0, 
/*39255*/           OPC_EmitInteger, MVT::i1, 0, 
/*39258*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39261*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39264*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39281*/         /*SwitchType*/ 42, MVT::v4f32,// ->39325
/*39283*/           OPC_EmitMergeInputChains1_0,
/*39284*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39287*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39290*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39293*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39296*/           OPC_EmitInteger, MVT::i1, 0, 
/*39299*/           OPC_EmitInteger, MVT::i1, 0, 
/*39302*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39305*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39308*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39325*/         0, // EndSwitchType
/*39326*/       /*Scope*/ 27|128,1/*155*/, /*->39483*/
/*39328*/         OPC_CheckChild2Type, MVT::v16f32,
/*39330*/         OPC_RecordChild3, // #2 = $rsrc
/*39331*/         OPC_CheckChild3Type, MVT::v8i32,
/*39333*/         OPC_RecordChild4, // #3 = $sampler
/*39334*/         OPC_RecordChild5, // #4 = $dmask
/*39335*/         OPC_RecordChild6, // #5 = $unorm
/*39336*/         OPC_RecordChild7, // #6 = $glc
/*39337*/         OPC_MoveChild, 8,
/*39339*/         OPC_RecordNode, // #7 = $slc
/*39340*/         OPC_MoveParent,
/*39341*/         OPC_MoveChild, 9,
/*39343*/         OPC_RecordNode, // #8 = $lwe
/*39344*/         OPC_MoveParent,
/*39345*/         OPC_MoveChild, 10,
/*39347*/         OPC_RecordNode, // #9 = $da
/*39348*/         OPC_MoveParent,
/*39349*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39394
/*39352*/           OPC_EmitMergeInputChains1_0,
/*39353*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39356*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39359*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39362*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39365*/           OPC_EmitInteger, MVT::i1, 0, 
/*39368*/           OPC_EmitInteger, MVT::i1, 0, 
/*39371*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39374*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39377*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39394*/         /*SwitchType*/ 42, MVT::v2f32,// ->39438
/*39396*/           OPC_EmitMergeInputChains1_0,
/*39397*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39400*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39403*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39406*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39409*/           OPC_EmitInteger, MVT::i1, 0, 
/*39412*/           OPC_EmitInteger, MVT::i1, 0, 
/*39415*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39418*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39421*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39438*/         /*SwitchType*/ 42, MVT::v4f32,// ->39482
/*39440*/           OPC_EmitMergeInputChains1_0,
/*39441*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39444*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39447*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39450*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39453*/           OPC_EmitInteger, MVT::i1, 0, 
/*39456*/           OPC_EmitInteger, MVT::i1, 0, 
/*39459*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39462*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39465*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39482*/         0, // EndSwitchType
/*39483*/       0, /*End of Scope*/
/*39484*/     /*Scope*/ 23|128,6/*791*/, /*->40277*/
/*39486*/       OPC_CheckChild1Integer, 85|128,3/*469*/, 
/*39489*/       OPC_RecordChild2, // #1 = $addr
/*39490*/       OPC_Scope, 27|128,1/*155*/, /*->39648*/ // 5 children in Scope
/*39493*/         OPC_CheckChild2Type, MVT::f32,
/*39495*/         OPC_RecordChild3, // #2 = $rsrc
/*39496*/         OPC_CheckChild3Type, MVT::v8i32,
/*39498*/         OPC_RecordChild4, // #3 = $sampler
/*39499*/         OPC_RecordChild5, // #4 = $dmask
/*39500*/         OPC_RecordChild6, // #5 = $unorm
/*39501*/         OPC_RecordChild7, // #6 = $glc
/*39502*/         OPC_MoveChild, 8,
/*39504*/         OPC_RecordNode, // #7 = $slc
/*39505*/         OPC_MoveParent,
/*39506*/         OPC_MoveChild, 9,
/*39508*/         OPC_RecordNode, // #8 = $lwe
/*39509*/         OPC_MoveParent,
/*39510*/         OPC_MoveChild, 10,
/*39512*/         OPC_RecordNode, // #9 = $da
/*39513*/         OPC_MoveParent,
/*39514*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39559
/*39517*/           OPC_EmitMergeInputChains1_0,
/*39518*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39521*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39524*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39527*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39530*/           OPC_EmitInteger, MVT::i1, 0, 
/*39533*/           OPC_EmitInteger, MVT::i1, 0, 
/*39536*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39539*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39542*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39559*/         /*SwitchType*/ 42, MVT::v2f32,// ->39603
/*39561*/           OPC_EmitMergeInputChains1_0,
/*39562*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39565*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39568*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39571*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39574*/           OPC_EmitInteger, MVT::i1, 0, 
/*39577*/           OPC_EmitInteger, MVT::i1, 0, 
/*39580*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39583*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39586*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39603*/         /*SwitchType*/ 42, MVT::v4f32,// ->39647
/*39605*/           OPC_EmitMergeInputChains1_0,
/*39606*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39609*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39612*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39615*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39618*/           OPC_EmitInteger, MVT::i1, 0, 
/*39621*/           OPC_EmitInteger, MVT::i1, 0, 
/*39624*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39627*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39647*/         0, // EndSwitchType
/*39648*/       /*Scope*/ 27|128,1/*155*/, /*->39805*/
/*39650*/         OPC_CheckChild2Type, MVT::v2f32,
/*39652*/         OPC_RecordChild3, // #2 = $rsrc
/*39653*/         OPC_CheckChild3Type, MVT::v8i32,
/*39655*/         OPC_RecordChild4, // #3 = $sampler
/*39656*/         OPC_RecordChild5, // #4 = $dmask
/*39657*/         OPC_RecordChild6, // #5 = $unorm
/*39658*/         OPC_RecordChild7, // #6 = $glc
/*39659*/         OPC_MoveChild, 8,
/*39661*/         OPC_RecordNode, // #7 = $slc
/*39662*/         OPC_MoveParent,
/*39663*/         OPC_MoveChild, 9,
/*39665*/         OPC_RecordNode, // #8 = $lwe
/*39666*/         OPC_MoveParent,
/*39667*/         OPC_MoveChild, 10,
/*39669*/         OPC_RecordNode, // #9 = $da
/*39670*/         OPC_MoveParent,
/*39671*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39716
/*39674*/           OPC_EmitMergeInputChains1_0,
/*39675*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39678*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39681*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39684*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39687*/           OPC_EmitInteger, MVT::i1, 0, 
/*39690*/           OPC_EmitInteger, MVT::i1, 0, 
/*39693*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39696*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39699*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39716*/         /*SwitchType*/ 42, MVT::v2f32,// ->39760
/*39718*/           OPC_EmitMergeInputChains1_0,
/*39719*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39722*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39725*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39728*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39731*/           OPC_EmitInteger, MVT::i1, 0, 
/*39734*/           OPC_EmitInteger, MVT::i1, 0, 
/*39737*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39740*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39760*/         /*SwitchType*/ 42, MVT::v4f32,// ->39804
/*39762*/           OPC_EmitMergeInputChains1_0,
/*39763*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39766*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39769*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39772*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39775*/           OPC_EmitInteger, MVT::i1, 0, 
/*39778*/           OPC_EmitInteger, MVT::i1, 0, 
/*39781*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39784*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39804*/         0, // EndSwitchType
/*39805*/       /*Scope*/ 27|128,1/*155*/, /*->39962*/
/*39807*/         OPC_CheckChild2Type, MVT::v4f32,
/*39809*/         OPC_RecordChild3, // #2 = $rsrc
/*39810*/         OPC_CheckChild3Type, MVT::v8i32,
/*39812*/         OPC_RecordChild4, // #3 = $sampler
/*39813*/         OPC_RecordChild5, // #4 = $dmask
/*39814*/         OPC_RecordChild6, // #5 = $unorm
/*39815*/         OPC_RecordChild7, // #6 = $glc
/*39816*/         OPC_MoveChild, 8,
/*39818*/         OPC_RecordNode, // #7 = $slc
/*39819*/         OPC_MoveParent,
/*39820*/         OPC_MoveChild, 9,
/*39822*/         OPC_RecordNode, // #8 = $lwe
/*39823*/         OPC_MoveParent,
/*39824*/         OPC_MoveChild, 10,
/*39826*/         OPC_RecordNode, // #9 = $da
/*39827*/         OPC_MoveParent,
/*39828*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39873
/*39831*/           OPC_EmitMergeInputChains1_0,
/*39832*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39835*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39838*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39841*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39844*/           OPC_EmitInteger, MVT::i1, 0, 
/*39847*/           OPC_EmitInteger, MVT::i1, 0, 
/*39850*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39853*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39856*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39873*/         /*SwitchType*/ 42, MVT::v2f32,// ->39917
/*39875*/           OPC_EmitMergeInputChains1_0,
/*39876*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39879*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39882*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39885*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39888*/           OPC_EmitInteger, MVT::i1, 0, 
/*39891*/           OPC_EmitInteger, MVT::i1, 0, 
/*39894*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39897*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39900*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39917*/         /*SwitchType*/ 42, MVT::v4f32,// ->39961
/*39919*/           OPC_EmitMergeInputChains1_0,
/*39920*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39923*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39926*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39929*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39932*/           OPC_EmitInteger, MVT::i1, 0, 
/*39935*/           OPC_EmitInteger, MVT::i1, 0, 
/*39938*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39941*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39944*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39961*/         0, // EndSwitchType
/*39962*/       /*Scope*/ 27|128,1/*155*/, /*->40119*/
/*39964*/         OPC_CheckChild2Type, MVT::v8f32,
/*39966*/         OPC_RecordChild3, // #2 = $rsrc
/*39967*/         OPC_CheckChild3Type, MVT::v8i32,
/*39969*/         OPC_RecordChild4, // #3 = $sampler
/*39970*/         OPC_RecordChild5, // #4 = $dmask
/*39971*/         OPC_RecordChild6, // #5 = $unorm
/*39972*/         OPC_RecordChild7, // #6 = $glc
/*39973*/         OPC_MoveChild, 8,
/*39975*/         OPC_RecordNode, // #7 = $slc
/*39976*/         OPC_MoveParent,
/*39977*/         OPC_MoveChild, 9,
/*39979*/         OPC_RecordNode, // #8 = $lwe
/*39980*/         OPC_MoveParent,
/*39981*/         OPC_MoveChild, 10,
/*39983*/         OPC_RecordNode, // #9 = $da
/*39984*/         OPC_MoveParent,
/*39985*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40030
/*39988*/           OPC_EmitMergeInputChains1_0,
/*39989*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39992*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39995*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39998*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40001*/           OPC_EmitInteger, MVT::i1, 0, 
/*40004*/           OPC_EmitInteger, MVT::i1, 0, 
/*40007*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40010*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40013*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40030*/         /*SwitchType*/ 42, MVT::v2f32,// ->40074
/*40032*/           OPC_EmitMergeInputChains1_0,
/*40033*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40036*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40039*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40042*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40045*/           OPC_EmitInteger, MVT::i1, 0, 
/*40048*/           OPC_EmitInteger, MVT::i1, 0, 
/*40051*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40054*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40057*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40074*/         /*SwitchType*/ 42, MVT::v4f32,// ->40118
/*40076*/           OPC_EmitMergeInputChains1_0,
/*40077*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40080*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40083*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40086*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40089*/           OPC_EmitInteger, MVT::i1, 0, 
/*40092*/           OPC_EmitInteger, MVT::i1, 0, 
/*40095*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40098*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40101*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40118*/         0, // EndSwitchType
/*40119*/       /*Scope*/ 27|128,1/*155*/, /*->40276*/
/*40121*/         OPC_CheckChild2Type, MVT::v16f32,
/*40123*/         OPC_RecordChild3, // #2 = $rsrc
/*40124*/         OPC_CheckChild3Type, MVT::v8i32,
/*40126*/         OPC_RecordChild4, // #3 = $sampler
/*40127*/         OPC_RecordChild5, // #4 = $dmask
/*40128*/         OPC_RecordChild6, // #5 = $unorm
/*40129*/         OPC_RecordChild7, // #6 = $glc
/*40130*/         OPC_MoveChild, 8,
/*40132*/         OPC_RecordNode, // #7 = $slc
/*40133*/         OPC_MoveParent,
/*40134*/         OPC_MoveChild, 9,
/*40136*/         OPC_RecordNode, // #8 = $lwe
/*40137*/         OPC_MoveParent,
/*40138*/         OPC_MoveChild, 10,
/*40140*/         OPC_RecordNode, // #9 = $da
/*40141*/         OPC_MoveParent,
/*40142*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40187
/*40145*/           OPC_EmitMergeInputChains1_0,
/*40146*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40149*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40152*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40155*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40158*/           OPC_EmitInteger, MVT::i1, 0, 
/*40161*/           OPC_EmitInteger, MVT::i1, 0, 
/*40164*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40167*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40187*/         /*SwitchType*/ 42, MVT::v2f32,// ->40231
/*40189*/           OPC_EmitMergeInputChains1_0,
/*40190*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40193*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40196*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40199*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40202*/           OPC_EmitInteger, MVT::i1, 0, 
/*40205*/           OPC_EmitInteger, MVT::i1, 0, 
/*40208*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40211*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40214*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40231*/         /*SwitchType*/ 42, MVT::v4f32,// ->40275
/*40233*/           OPC_EmitMergeInputChains1_0,
/*40234*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40237*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40240*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40243*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40246*/           OPC_EmitInteger, MVT::i1, 0, 
/*40249*/           OPC_EmitInteger, MVT::i1, 0, 
/*40252*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40255*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40275*/         0, // EndSwitchType
/*40276*/       0, /*End of Scope*/
/*40277*/     /*Scope*/ 23|128,6/*791*/, /*->41070*/
/*40279*/       OPC_CheckChild1Integer, 87|128,3/*471*/, 
/*40282*/       OPC_RecordChild2, // #1 = $addr
/*40283*/       OPC_Scope, 27|128,1/*155*/, /*->40441*/ // 5 children in Scope
/*40286*/         OPC_CheckChild2Type, MVT::f32,
/*40288*/         OPC_RecordChild3, // #2 = $rsrc
/*40289*/         OPC_CheckChild3Type, MVT::v8i32,
/*40291*/         OPC_RecordChild4, // #3 = $sampler
/*40292*/         OPC_RecordChild5, // #4 = $dmask
/*40293*/         OPC_RecordChild6, // #5 = $unorm
/*40294*/         OPC_RecordChild7, // #6 = $glc
/*40295*/         OPC_MoveChild, 8,
/*40297*/         OPC_RecordNode, // #7 = $slc
/*40298*/         OPC_MoveParent,
/*40299*/         OPC_MoveChild, 9,
/*40301*/         OPC_RecordNode, // #8 = $lwe
/*40302*/         OPC_MoveParent,
/*40303*/         OPC_MoveChild, 10,
/*40305*/         OPC_RecordNode, // #9 = $da
/*40306*/         OPC_MoveParent,
/*40307*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40352
/*40310*/           OPC_EmitMergeInputChains1_0,
/*40311*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40314*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40317*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40320*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40323*/           OPC_EmitInteger, MVT::i1, 0, 
/*40326*/           OPC_EmitInteger, MVT::i1, 0, 
/*40329*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40332*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40335*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40352*/         /*SwitchType*/ 42, MVT::v2f32,// ->40396
/*40354*/           OPC_EmitMergeInputChains1_0,
/*40355*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40358*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40361*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40364*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40367*/           OPC_EmitInteger, MVT::i1, 0, 
/*40370*/           OPC_EmitInteger, MVT::i1, 0, 
/*40373*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40376*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40396*/         /*SwitchType*/ 42, MVT::v4f32,// ->40440
/*40398*/           OPC_EmitMergeInputChains1_0,
/*40399*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40408*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40411*/           OPC_EmitInteger, MVT::i1, 0, 
/*40414*/           OPC_EmitInteger, MVT::i1, 0, 
/*40417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40420*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40440*/         0, // EndSwitchType
/*40441*/       /*Scope*/ 27|128,1/*155*/, /*->40598*/
/*40443*/         OPC_CheckChild2Type, MVT::v2f32,
/*40445*/         OPC_RecordChild3, // #2 = $rsrc
/*40446*/         OPC_CheckChild3Type, MVT::v8i32,
/*40448*/         OPC_RecordChild4, // #3 = $sampler
/*40449*/         OPC_RecordChild5, // #4 = $dmask
/*40450*/         OPC_RecordChild6, // #5 = $unorm
/*40451*/         OPC_RecordChild7, // #6 = $glc
/*40452*/         OPC_MoveChild, 8,
/*40454*/         OPC_RecordNode, // #7 = $slc
/*40455*/         OPC_MoveParent,
/*40456*/         OPC_MoveChild, 9,
/*40458*/         OPC_RecordNode, // #8 = $lwe
/*40459*/         OPC_MoveParent,
/*40460*/         OPC_MoveChild, 10,
/*40462*/         OPC_RecordNode, // #9 = $da
/*40463*/         OPC_MoveParent,
/*40464*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40509
/*40467*/           OPC_EmitMergeInputChains1_0,
/*40468*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40471*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40474*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40477*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40480*/           OPC_EmitInteger, MVT::i1, 0, 
/*40483*/           OPC_EmitInteger, MVT::i1, 0, 
/*40486*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40489*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40492*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40509*/         /*SwitchType*/ 42, MVT::v2f32,// ->40553
/*40511*/           OPC_EmitMergeInputChains1_0,
/*40512*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40515*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40518*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40521*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40524*/           OPC_EmitInteger, MVT::i1, 0, 
/*40527*/           OPC_EmitInteger, MVT::i1, 0, 
/*40530*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40533*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40536*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40553*/         /*SwitchType*/ 42, MVT::v4f32,// ->40597
/*40555*/           OPC_EmitMergeInputChains1_0,
/*40556*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40559*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40562*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40565*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40568*/           OPC_EmitInteger, MVT::i1, 0, 
/*40571*/           OPC_EmitInteger, MVT::i1, 0, 
/*40574*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40577*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40597*/         0, // EndSwitchType
/*40598*/       /*Scope*/ 27|128,1/*155*/, /*->40755*/
/*40600*/         OPC_CheckChild2Type, MVT::v4f32,
/*40602*/         OPC_RecordChild3, // #2 = $rsrc
/*40603*/         OPC_CheckChild3Type, MVT::v8i32,
/*40605*/         OPC_RecordChild4, // #3 = $sampler
/*40606*/         OPC_RecordChild5, // #4 = $dmask
/*40607*/         OPC_RecordChild6, // #5 = $unorm
/*40608*/         OPC_RecordChild7, // #6 = $glc
/*40609*/         OPC_MoveChild, 8,
/*40611*/         OPC_RecordNode, // #7 = $slc
/*40612*/         OPC_MoveParent,
/*40613*/         OPC_MoveChild, 9,
/*40615*/         OPC_RecordNode, // #8 = $lwe
/*40616*/         OPC_MoveParent,
/*40617*/         OPC_MoveChild, 10,
/*40619*/         OPC_RecordNode, // #9 = $da
/*40620*/         OPC_MoveParent,
/*40621*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40666
/*40624*/           OPC_EmitMergeInputChains1_0,
/*40625*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40628*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40631*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40634*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40637*/           OPC_EmitInteger, MVT::i1, 0, 
/*40640*/           OPC_EmitInteger, MVT::i1, 0, 
/*40643*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40646*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40649*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40666*/         /*SwitchType*/ 42, MVT::v2f32,// ->40710
/*40668*/           OPC_EmitMergeInputChains1_0,
/*40669*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40672*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40675*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40678*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40681*/           OPC_EmitInteger, MVT::i1, 0, 
/*40684*/           OPC_EmitInteger, MVT::i1, 0, 
/*40687*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40690*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40693*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40710*/         /*SwitchType*/ 42, MVT::v4f32,// ->40754
/*40712*/           OPC_EmitMergeInputChains1_0,
/*40713*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40716*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40719*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40722*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40725*/           OPC_EmitInteger, MVT::i1, 0, 
/*40728*/           OPC_EmitInteger, MVT::i1, 0, 
/*40731*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40734*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40737*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40754*/         0, // EndSwitchType
/*40755*/       /*Scope*/ 27|128,1/*155*/, /*->40912*/
/*40757*/         OPC_CheckChild2Type, MVT::v8f32,
/*40759*/         OPC_RecordChild3, // #2 = $rsrc
/*40760*/         OPC_CheckChild3Type, MVT::v8i32,
/*40762*/         OPC_RecordChild4, // #3 = $sampler
/*40763*/         OPC_RecordChild5, // #4 = $dmask
/*40764*/         OPC_RecordChild6, // #5 = $unorm
/*40765*/         OPC_RecordChild7, // #6 = $glc
/*40766*/         OPC_MoveChild, 8,
/*40768*/         OPC_RecordNode, // #7 = $slc
/*40769*/         OPC_MoveParent,
/*40770*/         OPC_MoveChild, 9,
/*40772*/         OPC_RecordNode, // #8 = $lwe
/*40773*/         OPC_MoveParent,
/*40774*/         OPC_MoveChild, 10,
/*40776*/         OPC_RecordNode, // #9 = $da
/*40777*/         OPC_MoveParent,
/*40778*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40823
/*40781*/           OPC_EmitMergeInputChains1_0,
/*40782*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40785*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40788*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40791*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40794*/           OPC_EmitInteger, MVT::i1, 0, 
/*40797*/           OPC_EmitInteger, MVT::i1, 0, 
/*40800*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40803*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40823*/         /*SwitchType*/ 42, MVT::v2f32,// ->40867
/*40825*/           OPC_EmitMergeInputChains1_0,
/*40826*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40829*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40832*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40835*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40838*/           OPC_EmitInteger, MVT::i1, 0, 
/*40841*/           OPC_EmitInteger, MVT::i1, 0, 
/*40844*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40847*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40867*/         /*SwitchType*/ 42, MVT::v4f32,// ->40911
/*40869*/           OPC_EmitMergeInputChains1_0,
/*40870*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40873*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40876*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40879*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40882*/           OPC_EmitInteger, MVT::i1, 0, 
/*40885*/           OPC_EmitInteger, MVT::i1, 0, 
/*40888*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40891*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40894*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40911*/         0, // EndSwitchType
/*40912*/       /*Scope*/ 27|128,1/*155*/, /*->41069*/
/*40914*/         OPC_CheckChild2Type, MVT::v16f32,
/*40916*/         OPC_RecordChild3, // #2 = $rsrc
/*40917*/         OPC_CheckChild3Type, MVT::v8i32,
/*40919*/         OPC_RecordChild4, // #3 = $sampler
/*40920*/         OPC_RecordChild5, // #4 = $dmask
/*40921*/         OPC_RecordChild6, // #5 = $unorm
/*40922*/         OPC_RecordChild7, // #6 = $glc
/*40923*/         OPC_MoveChild, 8,
/*40925*/         OPC_RecordNode, // #7 = $slc
/*40926*/         OPC_MoveParent,
/*40927*/         OPC_MoveChild, 9,
/*40929*/         OPC_RecordNode, // #8 = $lwe
/*40930*/         OPC_MoveParent,
/*40931*/         OPC_MoveChild, 10,
/*40933*/         OPC_RecordNode, // #9 = $da
/*40934*/         OPC_MoveParent,
/*40935*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40980
/*40938*/           OPC_EmitMergeInputChains1_0,
/*40939*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40942*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40945*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40948*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40951*/           OPC_EmitInteger, MVT::i1, 0, 
/*40954*/           OPC_EmitInteger, MVT::i1, 0, 
/*40957*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40960*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40980*/         /*SwitchType*/ 42, MVT::v2f32,// ->41024
/*40982*/           OPC_EmitMergeInputChains1_0,
/*40983*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40986*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40989*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40992*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40995*/           OPC_EmitInteger, MVT::i1, 0, 
/*40998*/           OPC_EmitInteger, MVT::i1, 0, 
/*41001*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41004*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41007*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41024*/         /*SwitchType*/ 42, MVT::v4f32,// ->41068
/*41026*/           OPC_EmitMergeInputChains1_0,
/*41027*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41030*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41033*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41036*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41039*/           OPC_EmitInteger, MVT::i1, 0, 
/*41042*/           OPC_EmitInteger, MVT::i1, 0, 
/*41045*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41048*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41051*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41068*/         0, // EndSwitchType
/*41069*/       0, /*End of Scope*/
/*41070*/     /*Scope*/ 23|128,6/*791*/, /*->41863*/
/*41072*/       OPC_CheckChild1Integer, 88|128,3/*472*/, 
/*41075*/       OPC_RecordChild2, // #1 = $addr
/*41076*/       OPC_Scope, 27|128,1/*155*/, /*->41234*/ // 5 children in Scope
/*41079*/         OPC_CheckChild2Type, MVT::f32,
/*41081*/         OPC_RecordChild3, // #2 = $rsrc
/*41082*/         OPC_CheckChild3Type, MVT::v8i32,
/*41084*/         OPC_RecordChild4, // #3 = $sampler
/*41085*/         OPC_RecordChild5, // #4 = $dmask
/*41086*/         OPC_RecordChild6, // #5 = $unorm
/*41087*/         OPC_RecordChild7, // #6 = $glc
/*41088*/         OPC_MoveChild, 8,
/*41090*/         OPC_RecordNode, // #7 = $slc
/*41091*/         OPC_MoveParent,
/*41092*/         OPC_MoveChild, 9,
/*41094*/         OPC_RecordNode, // #8 = $lwe
/*41095*/         OPC_MoveParent,
/*41096*/         OPC_MoveChild, 10,
/*41098*/         OPC_RecordNode, // #9 = $da
/*41099*/         OPC_MoveParent,
/*41100*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41145
/*41103*/           OPC_EmitMergeInputChains1_0,
/*41104*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41107*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41110*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41113*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41116*/           OPC_EmitInteger, MVT::i1, 0, 
/*41119*/           OPC_EmitInteger, MVT::i1, 0, 
/*41122*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41125*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41128*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41145*/         /*SwitchType*/ 42, MVT::v2f32,// ->41189
/*41147*/           OPC_EmitMergeInputChains1_0,
/*41148*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41151*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41154*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41157*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41160*/           OPC_EmitInteger, MVT::i1, 0, 
/*41163*/           OPC_EmitInteger, MVT::i1, 0, 
/*41166*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41169*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41172*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41189*/         /*SwitchType*/ 42, MVT::v4f32,// ->41233
/*41191*/           OPC_EmitMergeInputChains1_0,
/*41192*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41195*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41198*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41201*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41204*/           OPC_EmitInteger, MVT::i1, 0, 
/*41207*/           OPC_EmitInteger, MVT::i1, 0, 
/*41210*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41213*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41216*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41233*/         0, // EndSwitchType
/*41234*/       /*Scope*/ 27|128,1/*155*/, /*->41391*/
/*41236*/         OPC_CheckChild2Type, MVT::v2f32,
/*41238*/         OPC_RecordChild3, // #2 = $rsrc
/*41239*/         OPC_CheckChild3Type, MVT::v8i32,
/*41241*/         OPC_RecordChild4, // #3 = $sampler
/*41242*/         OPC_RecordChild5, // #4 = $dmask
/*41243*/         OPC_RecordChild6, // #5 = $unorm
/*41244*/         OPC_RecordChild7, // #6 = $glc
/*41245*/         OPC_MoveChild, 8,
/*41247*/         OPC_RecordNode, // #7 = $slc
/*41248*/         OPC_MoveParent,
/*41249*/         OPC_MoveChild, 9,
/*41251*/         OPC_RecordNode, // #8 = $lwe
/*41252*/         OPC_MoveParent,
/*41253*/         OPC_MoveChild, 10,
/*41255*/         OPC_RecordNode, // #9 = $da
/*41256*/         OPC_MoveParent,
/*41257*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41302
/*41260*/           OPC_EmitMergeInputChains1_0,
/*41261*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41264*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41267*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41270*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41273*/           OPC_EmitInteger, MVT::i1, 0, 
/*41276*/           OPC_EmitInteger, MVT::i1, 0, 
/*41279*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41282*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41302*/         /*SwitchType*/ 42, MVT::v2f32,// ->41346
/*41304*/           OPC_EmitMergeInputChains1_0,
/*41305*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41308*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41311*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41314*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41317*/           OPC_EmitInteger, MVT::i1, 0, 
/*41320*/           OPC_EmitInteger, MVT::i1, 0, 
/*41323*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41326*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41346*/         /*SwitchType*/ 42, MVT::v4f32,// ->41390
/*41348*/           OPC_EmitMergeInputChains1_0,
/*41349*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41352*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41361*/           OPC_EmitInteger, MVT::i1, 0, 
/*41364*/           OPC_EmitInteger, MVT::i1, 0, 
/*41367*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41370*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41373*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41390*/         0, // EndSwitchType
/*41391*/       /*Scope*/ 27|128,1/*155*/, /*->41548*/
/*41393*/         OPC_CheckChild2Type, MVT::v4f32,
/*41395*/         OPC_RecordChild3, // #2 = $rsrc
/*41396*/         OPC_CheckChild3Type, MVT::v8i32,
/*41398*/         OPC_RecordChild4, // #3 = $sampler
/*41399*/         OPC_RecordChild5, // #4 = $dmask
/*41400*/         OPC_RecordChild6, // #5 = $unorm
/*41401*/         OPC_RecordChild7, // #6 = $glc
/*41402*/         OPC_MoveChild, 8,
/*41404*/         OPC_RecordNode, // #7 = $slc
/*41405*/         OPC_MoveParent,
/*41406*/         OPC_MoveChild, 9,
/*41408*/         OPC_RecordNode, // #8 = $lwe
/*41409*/         OPC_MoveParent,
/*41410*/         OPC_MoveChild, 10,
/*41412*/         OPC_RecordNode, // #9 = $da
/*41413*/         OPC_MoveParent,
/*41414*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41459
/*41417*/           OPC_EmitMergeInputChains1_0,
/*41418*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41421*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41424*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41427*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41430*/           OPC_EmitInteger, MVT::i1, 0, 
/*41433*/           OPC_EmitInteger, MVT::i1, 0, 
/*41436*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41439*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41442*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41459*/         /*SwitchType*/ 42, MVT::v2f32,// ->41503
/*41461*/           OPC_EmitMergeInputChains1_0,
/*41462*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41465*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41468*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41471*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41474*/           OPC_EmitInteger, MVT::i1, 0, 
/*41477*/           OPC_EmitInteger, MVT::i1, 0, 
/*41480*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41483*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41503*/         /*SwitchType*/ 42, MVT::v4f32,// ->41547
/*41505*/           OPC_EmitMergeInputChains1_0,
/*41506*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41509*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41512*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41515*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41518*/           OPC_EmitInteger, MVT::i1, 0, 
/*41521*/           OPC_EmitInteger, MVT::i1, 0, 
/*41524*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41527*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41530*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41547*/         0, // EndSwitchType
/*41548*/       /*Scope*/ 27|128,1/*155*/, /*->41705*/
/*41550*/         OPC_CheckChild2Type, MVT::v8f32,
/*41552*/         OPC_RecordChild3, // #2 = $rsrc
/*41553*/         OPC_CheckChild3Type, MVT::v8i32,
/*41555*/         OPC_RecordChild4, // #3 = $sampler
/*41556*/         OPC_RecordChild5, // #4 = $dmask
/*41557*/         OPC_RecordChild6, // #5 = $unorm
/*41558*/         OPC_RecordChild7, // #6 = $glc
/*41559*/         OPC_MoveChild, 8,
/*41561*/         OPC_RecordNode, // #7 = $slc
/*41562*/         OPC_MoveParent,
/*41563*/         OPC_MoveChild, 9,
/*41565*/         OPC_RecordNode, // #8 = $lwe
/*41566*/         OPC_MoveParent,
/*41567*/         OPC_MoveChild, 10,
/*41569*/         OPC_RecordNode, // #9 = $da
/*41570*/         OPC_MoveParent,
/*41571*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41616
/*41574*/           OPC_EmitMergeInputChains1_0,
/*41575*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41578*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41581*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41584*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41587*/           OPC_EmitInteger, MVT::i1, 0, 
/*41590*/           OPC_EmitInteger, MVT::i1, 0, 
/*41593*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41596*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41599*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41616*/         /*SwitchType*/ 42, MVT::v2f32,// ->41660
/*41618*/           OPC_EmitMergeInputChains1_0,
/*41619*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41622*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41625*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41628*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41631*/           OPC_EmitInteger, MVT::i1, 0, 
/*41634*/           OPC_EmitInteger, MVT::i1, 0, 
/*41637*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41640*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41643*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41660*/         /*SwitchType*/ 42, MVT::v4f32,// ->41704
/*41662*/           OPC_EmitMergeInputChains1_0,
/*41663*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41666*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41669*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41672*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41675*/           OPC_EmitInteger, MVT::i1, 0, 
/*41678*/           OPC_EmitInteger, MVT::i1, 0, 
/*41681*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41684*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41687*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41704*/         0, // EndSwitchType
/*41705*/       /*Scope*/ 27|128,1/*155*/, /*->41862*/
/*41707*/         OPC_CheckChild2Type, MVT::v16f32,
/*41709*/         OPC_RecordChild3, // #2 = $rsrc
/*41710*/         OPC_CheckChild3Type, MVT::v8i32,
/*41712*/         OPC_RecordChild4, // #3 = $sampler
/*41713*/         OPC_RecordChild5, // #4 = $dmask
/*41714*/         OPC_RecordChild6, // #5 = $unorm
/*41715*/         OPC_RecordChild7, // #6 = $glc
/*41716*/         OPC_MoveChild, 8,
/*41718*/         OPC_RecordNode, // #7 = $slc
/*41719*/         OPC_MoveParent,
/*41720*/         OPC_MoveChild, 9,
/*41722*/         OPC_RecordNode, // #8 = $lwe
/*41723*/         OPC_MoveParent,
/*41724*/         OPC_MoveChild, 10,
/*41726*/         OPC_RecordNode, // #9 = $da
/*41727*/         OPC_MoveParent,
/*41728*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41773
/*41731*/           OPC_EmitMergeInputChains1_0,
/*41732*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41735*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41738*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41741*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41744*/           OPC_EmitInteger, MVT::i1, 0, 
/*41747*/           OPC_EmitInteger, MVT::i1, 0, 
/*41750*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41753*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41756*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41773*/         /*SwitchType*/ 42, MVT::v2f32,// ->41817
/*41775*/           OPC_EmitMergeInputChains1_0,
/*41776*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41779*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41782*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41785*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41788*/           OPC_EmitInteger, MVT::i1, 0, 
/*41791*/           OPC_EmitInteger, MVT::i1, 0, 
/*41794*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41797*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41800*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41817*/         /*SwitchType*/ 42, MVT::v4f32,// ->41861
/*41819*/           OPC_EmitMergeInputChains1_0,
/*41820*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41823*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41826*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41829*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41832*/           OPC_EmitInteger, MVT::i1, 0, 
/*41835*/           OPC_EmitInteger, MVT::i1, 0, 
/*41838*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41841*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41844*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41861*/         0, // EndSwitchType
/*41862*/       0, /*End of Scope*/
/*41863*/     /*Scope*/ 23|128,6/*791*/, /*->42656*/
/*41865*/       OPC_CheckChild1Integer, 91|128,3/*475*/, 
/*41868*/       OPC_RecordChild2, // #1 = $addr
/*41869*/       OPC_Scope, 27|128,1/*155*/, /*->42027*/ // 5 children in Scope
/*41872*/         OPC_CheckChild2Type, MVT::f32,
/*41874*/         OPC_RecordChild3, // #2 = $rsrc
/*41875*/         OPC_CheckChild3Type, MVT::v8i32,
/*41877*/         OPC_RecordChild4, // #3 = $sampler
/*41878*/         OPC_RecordChild5, // #4 = $dmask
/*41879*/         OPC_RecordChild6, // #5 = $unorm
/*41880*/         OPC_RecordChild7, // #6 = $glc
/*41881*/         OPC_MoveChild, 8,
/*41883*/         OPC_RecordNode, // #7 = $slc
/*41884*/         OPC_MoveParent,
/*41885*/         OPC_MoveChild, 9,
/*41887*/         OPC_RecordNode, // #8 = $lwe
/*41888*/         OPC_MoveParent,
/*41889*/         OPC_MoveChild, 10,
/*41891*/         OPC_RecordNode, // #9 = $da
/*41892*/         OPC_MoveParent,
/*41893*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41938
/*41896*/           OPC_EmitMergeInputChains1_0,
/*41897*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41903*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41906*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41909*/           OPC_EmitInteger, MVT::i1, 0, 
/*41912*/           OPC_EmitInteger, MVT::i1, 0, 
/*41915*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41918*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41921*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41938*/         /*SwitchType*/ 42, MVT::v2f32,// ->41982
/*41940*/           OPC_EmitMergeInputChains1_0,
/*41941*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41944*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41947*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41950*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41953*/           OPC_EmitInteger, MVT::i1, 0, 
/*41956*/           OPC_EmitInteger, MVT::i1, 0, 
/*41959*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41962*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41982*/         /*SwitchType*/ 42, MVT::v4f32,// ->42026
/*41984*/           OPC_EmitMergeInputChains1_0,
/*41985*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41988*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41991*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41994*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41997*/           OPC_EmitInteger, MVT::i1, 0, 
/*42000*/           OPC_EmitInteger, MVT::i1, 0, 
/*42003*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42006*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42009*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42026*/         0, // EndSwitchType
/*42027*/       /*Scope*/ 27|128,1/*155*/, /*->42184*/
/*42029*/         OPC_CheckChild2Type, MVT::v2f32,
/*42031*/         OPC_RecordChild3, // #2 = $rsrc
/*42032*/         OPC_CheckChild3Type, MVT::v8i32,
/*42034*/         OPC_RecordChild4, // #3 = $sampler
/*42035*/         OPC_RecordChild5, // #4 = $dmask
/*42036*/         OPC_RecordChild6, // #5 = $unorm
/*42037*/         OPC_RecordChild7, // #6 = $glc
/*42038*/         OPC_MoveChild, 8,
/*42040*/         OPC_RecordNode, // #7 = $slc
/*42041*/         OPC_MoveParent,
/*42042*/         OPC_MoveChild, 9,
/*42044*/         OPC_RecordNode, // #8 = $lwe
/*42045*/         OPC_MoveParent,
/*42046*/         OPC_MoveChild, 10,
/*42048*/         OPC_RecordNode, // #9 = $da
/*42049*/         OPC_MoveParent,
/*42050*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42095
/*42053*/           OPC_EmitMergeInputChains1_0,
/*42054*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42057*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42060*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42063*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42066*/           OPC_EmitInteger, MVT::i1, 0, 
/*42069*/           OPC_EmitInteger, MVT::i1, 0, 
/*42072*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42075*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42078*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42095*/         /*SwitchType*/ 42, MVT::v2f32,// ->42139
/*42097*/           OPC_EmitMergeInputChains1_0,
/*42098*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42101*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42104*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42107*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42110*/           OPC_EmitInteger, MVT::i1, 0, 
/*42113*/           OPC_EmitInteger, MVT::i1, 0, 
/*42116*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42119*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42139*/         /*SwitchType*/ 42, MVT::v4f32,// ->42183
/*42141*/           OPC_EmitMergeInputChains1_0,
/*42142*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42145*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42148*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42151*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42154*/           OPC_EmitInteger, MVT::i1, 0, 
/*42157*/           OPC_EmitInteger, MVT::i1, 0, 
/*42160*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42163*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42183*/         0, // EndSwitchType
/*42184*/       /*Scope*/ 27|128,1/*155*/, /*->42341*/
/*42186*/         OPC_CheckChild2Type, MVT::v4f32,
/*42188*/         OPC_RecordChild3, // #2 = $rsrc
/*42189*/         OPC_CheckChild3Type, MVT::v8i32,
/*42191*/         OPC_RecordChild4, // #3 = $sampler
/*42192*/         OPC_RecordChild5, // #4 = $dmask
/*42193*/         OPC_RecordChild6, // #5 = $unorm
/*42194*/         OPC_RecordChild7, // #6 = $glc
/*42195*/         OPC_MoveChild, 8,
/*42197*/         OPC_RecordNode, // #7 = $slc
/*42198*/         OPC_MoveParent,
/*42199*/         OPC_MoveChild, 9,
/*42201*/         OPC_RecordNode, // #8 = $lwe
/*42202*/         OPC_MoveParent,
/*42203*/         OPC_MoveChild, 10,
/*42205*/         OPC_RecordNode, // #9 = $da
/*42206*/         OPC_MoveParent,
/*42207*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42252
/*42210*/           OPC_EmitMergeInputChains1_0,
/*42211*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42214*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42217*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42220*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42223*/           OPC_EmitInteger, MVT::i1, 0, 
/*42226*/           OPC_EmitInteger, MVT::i1, 0, 
/*42229*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42232*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42235*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42252*/         /*SwitchType*/ 42, MVT::v2f32,// ->42296
/*42254*/           OPC_EmitMergeInputChains1_0,
/*42255*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42258*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42261*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42264*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42267*/           OPC_EmitInteger, MVT::i1, 0, 
/*42270*/           OPC_EmitInteger, MVT::i1, 0, 
/*42273*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42276*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42279*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42296*/         /*SwitchType*/ 42, MVT::v4f32,// ->42340
/*42298*/           OPC_EmitMergeInputChains1_0,
/*42299*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42302*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42305*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42308*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42311*/           OPC_EmitInteger, MVT::i1, 0, 
/*42314*/           OPC_EmitInteger, MVT::i1, 0, 
/*42317*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42320*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42323*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42340*/         0, // EndSwitchType
/*42341*/       /*Scope*/ 27|128,1/*155*/, /*->42498*/
/*42343*/         OPC_CheckChild2Type, MVT::v8f32,
/*42345*/         OPC_RecordChild3, // #2 = $rsrc
/*42346*/         OPC_CheckChild3Type, MVT::v8i32,
/*42348*/         OPC_RecordChild4, // #3 = $sampler
/*42349*/         OPC_RecordChild5, // #4 = $dmask
/*42350*/         OPC_RecordChild6, // #5 = $unorm
/*42351*/         OPC_RecordChild7, // #6 = $glc
/*42352*/         OPC_MoveChild, 8,
/*42354*/         OPC_RecordNode, // #7 = $slc
/*42355*/         OPC_MoveParent,
/*42356*/         OPC_MoveChild, 9,
/*42358*/         OPC_RecordNode, // #8 = $lwe
/*42359*/         OPC_MoveParent,
/*42360*/         OPC_MoveChild, 10,
/*42362*/         OPC_RecordNode, // #9 = $da
/*42363*/         OPC_MoveParent,
/*42364*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42409
/*42367*/           OPC_EmitMergeInputChains1_0,
/*42368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42380*/           OPC_EmitInteger, MVT::i1, 0, 
/*42383*/           OPC_EmitInteger, MVT::i1, 0, 
/*42386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42409*/         /*SwitchType*/ 42, MVT::v2f32,// ->42453
/*42411*/           OPC_EmitMergeInputChains1_0,
/*42412*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42415*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42418*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42421*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42424*/           OPC_EmitInteger, MVT::i1, 0, 
/*42427*/           OPC_EmitInteger, MVT::i1, 0, 
/*42430*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42433*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42453*/         /*SwitchType*/ 42, MVT::v4f32,// ->42497
/*42455*/           OPC_EmitMergeInputChains1_0,
/*42456*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42459*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42462*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42465*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42468*/           OPC_EmitInteger, MVT::i1, 0, 
/*42471*/           OPC_EmitInteger, MVT::i1, 0, 
/*42474*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42477*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42480*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42497*/         0, // EndSwitchType
/*42498*/       /*Scope*/ 27|128,1/*155*/, /*->42655*/
/*42500*/         OPC_CheckChild2Type, MVT::v16f32,
/*42502*/         OPC_RecordChild3, // #2 = $rsrc
/*42503*/         OPC_CheckChild3Type, MVT::v8i32,
/*42505*/         OPC_RecordChild4, // #3 = $sampler
/*42506*/         OPC_RecordChild5, // #4 = $dmask
/*42507*/         OPC_RecordChild6, // #5 = $unorm
/*42508*/         OPC_RecordChild7, // #6 = $glc
/*42509*/         OPC_MoveChild, 8,
/*42511*/         OPC_RecordNode, // #7 = $slc
/*42512*/         OPC_MoveParent,
/*42513*/         OPC_MoveChild, 9,
/*42515*/         OPC_RecordNode, // #8 = $lwe
/*42516*/         OPC_MoveParent,
/*42517*/         OPC_MoveChild, 10,
/*42519*/         OPC_RecordNode, // #9 = $da
/*42520*/         OPC_MoveParent,
/*42521*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42566
/*42524*/           OPC_EmitMergeInputChains1_0,
/*42525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42537*/           OPC_EmitInteger, MVT::i1, 0, 
/*42540*/           OPC_EmitInteger, MVT::i1, 0, 
/*42543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42566*/         /*SwitchType*/ 42, MVT::v2f32,// ->42610
/*42568*/           OPC_EmitMergeInputChains1_0,
/*42569*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42578*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42581*/           OPC_EmitInteger, MVT::i1, 0, 
/*42584*/           OPC_EmitInteger, MVT::i1, 0, 
/*42587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42590*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42610*/         /*SwitchType*/ 42, MVT::v4f32,// ->42654
/*42612*/           OPC_EmitMergeInputChains1_0,
/*42613*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42616*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42619*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42622*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42625*/           OPC_EmitInteger, MVT::i1, 0, 
/*42628*/           OPC_EmitInteger, MVT::i1, 0, 
/*42631*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42634*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42637*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42654*/         0, // EndSwitchType
/*42655*/       0, /*End of Scope*/
/*42656*/     /*Scope*/ 23|128,6/*791*/, /*->43449*/
/*42658*/       OPC_CheckChild1Integer, 77|128,3/*461*/, 
/*42661*/       OPC_RecordChild2, // #1 = $addr
/*42662*/       OPC_Scope, 27|128,1/*155*/, /*->42820*/ // 5 children in Scope
/*42665*/         OPC_CheckChild2Type, MVT::f32,
/*42667*/         OPC_RecordChild3, // #2 = $rsrc
/*42668*/         OPC_CheckChild3Type, MVT::v8i32,
/*42670*/         OPC_RecordChild4, // #3 = $sampler
/*42671*/         OPC_RecordChild5, // #4 = $dmask
/*42672*/         OPC_RecordChild6, // #5 = $unorm
/*42673*/         OPC_RecordChild7, // #6 = $glc
/*42674*/         OPC_MoveChild, 8,
/*42676*/         OPC_RecordNode, // #7 = $slc
/*42677*/         OPC_MoveParent,
/*42678*/         OPC_MoveChild, 9,
/*42680*/         OPC_RecordNode, // #8 = $lwe
/*42681*/         OPC_MoveParent,
/*42682*/         OPC_MoveChild, 10,
/*42684*/         OPC_RecordNode, // #9 = $da
/*42685*/         OPC_MoveParent,
/*42686*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42731
/*42689*/           OPC_EmitMergeInputChains1_0,
/*42690*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42693*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42696*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42699*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42702*/           OPC_EmitInteger, MVT::i1, 0, 
/*42705*/           OPC_EmitInteger, MVT::i1, 0, 
/*42708*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42711*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42731*/         /*SwitchType*/ 42, MVT::v2f32,// ->42775
/*42733*/           OPC_EmitMergeInputChains1_0,
/*42734*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42737*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42740*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42743*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42746*/           OPC_EmitInteger, MVT::i1, 0, 
/*42749*/           OPC_EmitInteger, MVT::i1, 0, 
/*42752*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42755*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42758*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42775*/         /*SwitchType*/ 42, MVT::v4f32,// ->42819
/*42777*/           OPC_EmitMergeInputChains1_0,
/*42778*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42787*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42790*/           OPC_EmitInteger, MVT::i1, 0, 
/*42793*/           OPC_EmitInteger, MVT::i1, 0, 
/*42796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42799*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42819*/         0, // EndSwitchType
/*42820*/       /*Scope*/ 27|128,1/*155*/, /*->42977*/
/*42822*/         OPC_CheckChild2Type, MVT::v2f32,
/*42824*/         OPC_RecordChild3, // #2 = $rsrc
/*42825*/         OPC_CheckChild3Type, MVT::v8i32,
/*42827*/         OPC_RecordChild4, // #3 = $sampler
/*42828*/         OPC_RecordChild5, // #4 = $dmask
/*42829*/         OPC_RecordChild6, // #5 = $unorm
/*42830*/         OPC_RecordChild7, // #6 = $glc
/*42831*/         OPC_MoveChild, 8,
/*42833*/         OPC_RecordNode, // #7 = $slc
/*42834*/         OPC_MoveParent,
/*42835*/         OPC_MoveChild, 9,
/*42837*/         OPC_RecordNode, // #8 = $lwe
/*42838*/         OPC_MoveParent,
/*42839*/         OPC_MoveChild, 10,
/*42841*/         OPC_RecordNode, // #9 = $da
/*42842*/         OPC_MoveParent,
/*42843*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42888
/*42846*/           OPC_EmitMergeInputChains1_0,
/*42847*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42850*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42853*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42856*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42859*/           OPC_EmitInteger, MVT::i1, 0, 
/*42862*/           OPC_EmitInteger, MVT::i1, 0, 
/*42865*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42868*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42888*/         /*SwitchType*/ 42, MVT::v2f32,// ->42932
/*42890*/           OPC_EmitMergeInputChains1_0,
/*42891*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42894*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42897*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42900*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42903*/           OPC_EmitInteger, MVT::i1, 0, 
/*42906*/           OPC_EmitInteger, MVT::i1, 0, 
/*42909*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42912*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42932*/         /*SwitchType*/ 42, MVT::v4f32,// ->42976
/*42934*/           OPC_EmitMergeInputChains1_0,
/*42935*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42941*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42944*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42947*/           OPC_EmitInteger, MVT::i1, 0, 
/*42950*/           OPC_EmitInteger, MVT::i1, 0, 
/*42953*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42956*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42976*/         0, // EndSwitchType
/*42977*/       /*Scope*/ 27|128,1/*155*/, /*->43134*/
/*42979*/         OPC_CheckChild2Type, MVT::v4f32,
/*42981*/         OPC_RecordChild3, // #2 = $rsrc
/*42982*/         OPC_CheckChild3Type, MVT::v8i32,
/*42984*/         OPC_RecordChild4, // #3 = $sampler
/*42985*/         OPC_RecordChild5, // #4 = $dmask
/*42986*/         OPC_RecordChild6, // #5 = $unorm
/*42987*/         OPC_RecordChild7, // #6 = $glc
/*42988*/         OPC_MoveChild, 8,
/*42990*/         OPC_RecordNode, // #7 = $slc
/*42991*/         OPC_MoveParent,
/*42992*/         OPC_MoveChild, 9,
/*42994*/         OPC_RecordNode, // #8 = $lwe
/*42995*/         OPC_MoveParent,
/*42996*/         OPC_MoveChild, 10,
/*42998*/         OPC_RecordNode, // #9 = $da
/*42999*/         OPC_MoveParent,
/*43000*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43045
/*43003*/           OPC_EmitMergeInputChains1_0,
/*43004*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43007*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43010*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43013*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43016*/           OPC_EmitInteger, MVT::i1, 0, 
/*43019*/           OPC_EmitInteger, MVT::i1, 0, 
/*43022*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43025*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43028*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43045*/         /*SwitchType*/ 42, MVT::v2f32,// ->43089
/*43047*/           OPC_EmitMergeInputChains1_0,
/*43048*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43051*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43054*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43057*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43060*/           OPC_EmitInteger, MVT::i1, 0, 
/*43063*/           OPC_EmitInteger, MVT::i1, 0, 
/*43066*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43069*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43072*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43089*/         /*SwitchType*/ 42, MVT::v4f32,// ->43133
/*43091*/           OPC_EmitMergeInputChains1_0,
/*43092*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43095*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43098*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43101*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43104*/           OPC_EmitInteger, MVT::i1, 0, 
/*43107*/           OPC_EmitInteger, MVT::i1, 0, 
/*43110*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43113*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43116*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43133*/         0, // EndSwitchType
/*43134*/       /*Scope*/ 27|128,1/*155*/, /*->43291*/
/*43136*/         OPC_CheckChild2Type, MVT::v8f32,
/*43138*/         OPC_RecordChild3, // #2 = $rsrc
/*43139*/         OPC_CheckChild3Type, MVT::v8i32,
/*43141*/         OPC_RecordChild4, // #3 = $sampler
/*43142*/         OPC_RecordChild5, // #4 = $dmask
/*43143*/         OPC_RecordChild6, // #5 = $unorm
/*43144*/         OPC_RecordChild7, // #6 = $glc
/*43145*/         OPC_MoveChild, 8,
/*43147*/         OPC_RecordNode, // #7 = $slc
/*43148*/         OPC_MoveParent,
/*43149*/         OPC_MoveChild, 9,
/*43151*/         OPC_RecordNode, // #8 = $lwe
/*43152*/         OPC_MoveParent,
/*43153*/         OPC_MoveChild, 10,
/*43155*/         OPC_RecordNode, // #9 = $da
/*43156*/         OPC_MoveParent,
/*43157*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43202
/*43160*/           OPC_EmitMergeInputChains1_0,
/*43161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43173*/           OPC_EmitInteger, MVT::i1, 0, 
/*43176*/           OPC_EmitInteger, MVT::i1, 0, 
/*43179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43202*/         /*SwitchType*/ 42, MVT::v2f32,// ->43246
/*43204*/           OPC_EmitMergeInputChains1_0,
/*43205*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43208*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43211*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43214*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43217*/           OPC_EmitInteger, MVT::i1, 0, 
/*43220*/           OPC_EmitInteger, MVT::i1, 0, 
/*43223*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43226*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43229*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43246*/         /*SwitchType*/ 42, MVT::v4f32,// ->43290
/*43248*/           OPC_EmitMergeInputChains1_0,
/*43249*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43252*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43255*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43258*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43261*/           OPC_EmitInteger, MVT::i1, 0, 
/*43264*/           OPC_EmitInteger, MVT::i1, 0, 
/*43267*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43270*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43273*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43290*/         0, // EndSwitchType
/*43291*/       /*Scope*/ 27|128,1/*155*/, /*->43448*/
/*43293*/         OPC_CheckChild2Type, MVT::v16f32,
/*43295*/         OPC_RecordChild3, // #2 = $rsrc
/*43296*/         OPC_CheckChild3Type, MVT::v8i32,
/*43298*/         OPC_RecordChild4, // #3 = $sampler
/*43299*/         OPC_RecordChild5, // #4 = $dmask
/*43300*/         OPC_RecordChild6, // #5 = $unorm
/*43301*/         OPC_RecordChild7, // #6 = $glc
/*43302*/         OPC_MoveChild, 8,
/*43304*/         OPC_RecordNode, // #7 = $slc
/*43305*/         OPC_MoveParent,
/*43306*/         OPC_MoveChild, 9,
/*43308*/         OPC_RecordNode, // #8 = $lwe
/*43309*/         OPC_MoveParent,
/*43310*/         OPC_MoveChild, 10,
/*43312*/         OPC_RecordNode, // #9 = $da
/*43313*/         OPC_MoveParent,
/*43314*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43359
/*43317*/           OPC_EmitMergeInputChains1_0,
/*43318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43330*/           OPC_EmitInteger, MVT::i1, 0, 
/*43333*/           OPC_EmitInteger, MVT::i1, 0, 
/*43336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43359*/         /*SwitchType*/ 42, MVT::v2f32,// ->43403
/*43361*/           OPC_EmitMergeInputChains1_0,
/*43362*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43365*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43368*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43371*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43374*/           OPC_EmitInteger, MVT::i1, 0, 
/*43377*/           OPC_EmitInteger, MVT::i1, 0, 
/*43380*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43383*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43386*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43403*/         /*SwitchType*/ 42, MVT::v4f32,// ->43447
/*43405*/           OPC_EmitMergeInputChains1_0,
/*43406*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43409*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43412*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43415*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43418*/           OPC_EmitInteger, MVT::i1, 0, 
/*43421*/           OPC_EmitInteger, MVT::i1, 0, 
/*43424*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43427*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43447*/         0, // EndSwitchType
/*43448*/       0, /*End of Scope*/
/*43449*/     /*Scope*/ 23|128,6/*791*/, /*->44242*/
/*43451*/       OPC_CheckChild1Integer, 78|128,3/*462*/, 
/*43454*/       OPC_RecordChild2, // #1 = $addr
/*43455*/       OPC_Scope, 27|128,1/*155*/, /*->43613*/ // 5 children in Scope
/*43458*/         OPC_CheckChild2Type, MVT::f32,
/*43460*/         OPC_RecordChild3, // #2 = $rsrc
/*43461*/         OPC_CheckChild3Type, MVT::v8i32,
/*43463*/         OPC_RecordChild4, // #3 = $sampler
/*43464*/         OPC_RecordChild5, // #4 = $dmask
/*43465*/         OPC_RecordChild6, // #5 = $unorm
/*43466*/         OPC_RecordChild7, // #6 = $glc
/*43467*/         OPC_MoveChild, 8,
/*43469*/         OPC_RecordNode, // #7 = $slc
/*43470*/         OPC_MoveParent,
/*43471*/         OPC_MoveChild, 9,
/*43473*/         OPC_RecordNode, // #8 = $lwe
/*43474*/         OPC_MoveParent,
/*43475*/         OPC_MoveChild, 10,
/*43477*/         OPC_RecordNode, // #9 = $da
/*43478*/         OPC_MoveParent,
/*43479*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43524
/*43482*/           OPC_EmitMergeInputChains1_0,
/*43483*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43486*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43489*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43492*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43495*/           OPC_EmitInteger, MVT::i1, 0, 
/*43498*/           OPC_EmitInteger, MVT::i1, 0, 
/*43501*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43504*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43507*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43524*/         /*SwitchType*/ 42, MVT::v2f32,// ->43568
/*43526*/           OPC_EmitMergeInputChains1_0,
/*43527*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43530*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43533*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43536*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43539*/           OPC_EmitInteger, MVT::i1, 0, 
/*43542*/           OPC_EmitInteger, MVT::i1, 0, 
/*43545*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43548*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43568*/         /*SwitchType*/ 42, MVT::v4f32,// ->43612
/*43570*/           OPC_EmitMergeInputChains1_0,
/*43571*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43574*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43577*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43580*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43583*/           OPC_EmitInteger, MVT::i1, 0, 
/*43586*/           OPC_EmitInteger, MVT::i1, 0, 
/*43589*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43592*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43612*/         0, // EndSwitchType
/*43613*/       /*Scope*/ 27|128,1/*155*/, /*->43770*/
/*43615*/         OPC_CheckChild2Type, MVT::v2f32,
/*43617*/         OPC_RecordChild3, // #2 = $rsrc
/*43618*/         OPC_CheckChild3Type, MVT::v8i32,
/*43620*/         OPC_RecordChild4, // #3 = $sampler
/*43621*/         OPC_RecordChild5, // #4 = $dmask
/*43622*/         OPC_RecordChild6, // #5 = $unorm
/*43623*/         OPC_RecordChild7, // #6 = $glc
/*43624*/         OPC_MoveChild, 8,
/*43626*/         OPC_RecordNode, // #7 = $slc
/*43627*/         OPC_MoveParent,
/*43628*/         OPC_MoveChild, 9,
/*43630*/         OPC_RecordNode, // #8 = $lwe
/*43631*/         OPC_MoveParent,
/*43632*/         OPC_MoveChild, 10,
/*43634*/         OPC_RecordNode, // #9 = $da
/*43635*/         OPC_MoveParent,
/*43636*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43681
/*43639*/           OPC_EmitMergeInputChains1_0,
/*43640*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43643*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43646*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43649*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43652*/           OPC_EmitInteger, MVT::i1, 0, 
/*43655*/           OPC_EmitInteger, MVT::i1, 0, 
/*43658*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43661*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43664*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43681*/         /*SwitchType*/ 42, MVT::v2f32,// ->43725
/*43683*/           OPC_EmitMergeInputChains1_0,
/*43684*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43687*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43690*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43693*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43696*/           OPC_EmitInteger, MVT::i1, 0, 
/*43699*/           OPC_EmitInteger, MVT::i1, 0, 
/*43702*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43705*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43708*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43725*/         /*SwitchType*/ 42, MVT::v4f32,// ->43769
/*43727*/           OPC_EmitMergeInputChains1_0,
/*43728*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43731*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43734*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43737*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43740*/           OPC_EmitInteger, MVT::i1, 0, 
/*43743*/           OPC_EmitInteger, MVT::i1, 0, 
/*43746*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43749*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43769*/         0, // EndSwitchType
/*43770*/       /*Scope*/ 27|128,1/*155*/, /*->43927*/
/*43772*/         OPC_CheckChild2Type, MVT::v4f32,
/*43774*/         OPC_RecordChild3, // #2 = $rsrc
/*43775*/         OPC_CheckChild3Type, MVT::v8i32,
/*43777*/         OPC_RecordChild4, // #3 = $sampler
/*43778*/         OPC_RecordChild5, // #4 = $dmask
/*43779*/         OPC_RecordChild6, // #5 = $unorm
/*43780*/         OPC_RecordChild7, // #6 = $glc
/*43781*/         OPC_MoveChild, 8,
/*43783*/         OPC_RecordNode, // #7 = $slc
/*43784*/         OPC_MoveParent,
/*43785*/         OPC_MoveChild, 9,
/*43787*/         OPC_RecordNode, // #8 = $lwe
/*43788*/         OPC_MoveParent,
/*43789*/         OPC_MoveChild, 10,
/*43791*/         OPC_RecordNode, // #9 = $da
/*43792*/         OPC_MoveParent,
/*43793*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43838
/*43796*/           OPC_EmitMergeInputChains1_0,
/*43797*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43800*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43803*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43806*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43809*/           OPC_EmitInteger, MVT::i1, 0, 
/*43812*/           OPC_EmitInteger, MVT::i1, 0, 
/*43815*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43818*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43821*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43838*/         /*SwitchType*/ 42, MVT::v2f32,// ->43882
/*43840*/           OPC_EmitMergeInputChains1_0,
/*43841*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43844*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43847*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43850*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43853*/           OPC_EmitInteger, MVT::i1, 0, 
/*43856*/           OPC_EmitInteger, MVT::i1, 0, 
/*43859*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43862*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43865*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43882*/         /*SwitchType*/ 42, MVT::v4f32,// ->43926
/*43884*/           OPC_EmitMergeInputChains1_0,
/*43885*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43888*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43891*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43894*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43897*/           OPC_EmitInteger, MVT::i1, 0, 
/*43900*/           OPC_EmitInteger, MVT::i1, 0, 
/*43903*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43906*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43909*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43926*/         0, // EndSwitchType
/*43927*/       /*Scope*/ 27|128,1/*155*/, /*->44084*/
/*43929*/         OPC_CheckChild2Type, MVT::v8f32,
/*43931*/         OPC_RecordChild3, // #2 = $rsrc
/*43932*/         OPC_CheckChild3Type, MVT::v8i32,
/*43934*/         OPC_RecordChild4, // #3 = $sampler
/*43935*/         OPC_RecordChild5, // #4 = $dmask
/*43936*/         OPC_RecordChild6, // #5 = $unorm
/*43937*/         OPC_RecordChild7, // #6 = $glc
/*43938*/         OPC_MoveChild, 8,
/*43940*/         OPC_RecordNode, // #7 = $slc
/*43941*/         OPC_MoveParent,
/*43942*/         OPC_MoveChild, 9,
/*43944*/         OPC_RecordNode, // #8 = $lwe
/*43945*/         OPC_MoveParent,
/*43946*/         OPC_MoveChild, 10,
/*43948*/         OPC_RecordNode, // #9 = $da
/*43949*/         OPC_MoveParent,
/*43950*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43995
/*43953*/           OPC_EmitMergeInputChains1_0,
/*43954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43966*/           OPC_EmitInteger, MVT::i1, 0, 
/*43969*/           OPC_EmitInteger, MVT::i1, 0, 
/*43972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43995*/         /*SwitchType*/ 42, MVT::v2f32,// ->44039
/*43997*/           OPC_EmitMergeInputChains1_0,
/*43998*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44001*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44004*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44007*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44010*/           OPC_EmitInteger, MVT::i1, 0, 
/*44013*/           OPC_EmitInteger, MVT::i1, 0, 
/*44016*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44019*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44039*/         /*SwitchType*/ 42, MVT::v4f32,// ->44083
/*44041*/           OPC_EmitMergeInputChains1_0,
/*44042*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44045*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44048*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44051*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44054*/           OPC_EmitInteger, MVT::i1, 0, 
/*44057*/           OPC_EmitInteger, MVT::i1, 0, 
/*44060*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44063*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44083*/         0, // EndSwitchType
/*44084*/       /*Scope*/ 27|128,1/*155*/, /*->44241*/
/*44086*/         OPC_CheckChild2Type, MVT::v16f32,
/*44088*/         OPC_RecordChild3, // #2 = $rsrc
/*44089*/         OPC_CheckChild3Type, MVT::v8i32,
/*44091*/         OPC_RecordChild4, // #3 = $sampler
/*44092*/         OPC_RecordChild5, // #4 = $dmask
/*44093*/         OPC_RecordChild6, // #5 = $unorm
/*44094*/         OPC_RecordChild7, // #6 = $glc
/*44095*/         OPC_MoveChild, 8,
/*44097*/         OPC_RecordNode, // #7 = $slc
/*44098*/         OPC_MoveParent,
/*44099*/         OPC_MoveChild, 9,
/*44101*/         OPC_RecordNode, // #8 = $lwe
/*44102*/         OPC_MoveParent,
/*44103*/         OPC_MoveChild, 10,
/*44105*/         OPC_RecordNode, // #9 = $da
/*44106*/         OPC_MoveParent,
/*44107*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44152
/*44110*/           OPC_EmitMergeInputChains1_0,
/*44111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44123*/           OPC_EmitInteger, MVT::i1, 0, 
/*44126*/           OPC_EmitInteger, MVT::i1, 0, 
/*44129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44152*/         /*SwitchType*/ 42, MVT::v2f32,// ->44196
/*44154*/           OPC_EmitMergeInputChains1_0,
/*44155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44167*/           OPC_EmitInteger, MVT::i1, 0, 
/*44170*/           OPC_EmitInteger, MVT::i1, 0, 
/*44173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44196*/         /*SwitchType*/ 42, MVT::v4f32,// ->44240
/*44198*/           OPC_EmitMergeInputChains1_0,
/*44199*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44211*/           OPC_EmitInteger, MVT::i1, 0, 
/*44214*/           OPC_EmitInteger, MVT::i1, 0, 
/*44217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44220*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44240*/         0, // EndSwitchType
/*44241*/       0, /*End of Scope*/
/*44242*/     /*Scope*/ 23|128,6/*791*/, /*->45035*/
/*44244*/       OPC_CheckChild1Integer, 93|128,3/*477*/, 
/*44247*/       OPC_RecordChild2, // #1 = $addr
/*44248*/       OPC_Scope, 27|128,1/*155*/, /*->44406*/ // 5 children in Scope
/*44251*/         OPC_CheckChild2Type, MVT::f32,
/*44253*/         OPC_RecordChild3, // #2 = $rsrc
/*44254*/         OPC_CheckChild3Type, MVT::v8i32,
/*44256*/         OPC_RecordChild4, // #3 = $sampler
/*44257*/         OPC_RecordChild5, // #4 = $dmask
/*44258*/         OPC_RecordChild6, // #5 = $unorm
/*44259*/         OPC_RecordChild7, // #6 = $glc
/*44260*/         OPC_MoveChild, 8,
/*44262*/         OPC_RecordNode, // #7 = $slc
/*44263*/         OPC_MoveParent,
/*44264*/         OPC_MoveChild, 9,
/*44266*/         OPC_RecordNode, // #8 = $lwe
/*44267*/         OPC_MoveParent,
/*44268*/         OPC_MoveChild, 10,
/*44270*/         OPC_RecordNode, // #9 = $da
/*44271*/         OPC_MoveParent,
/*44272*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44317
/*44275*/           OPC_EmitMergeInputChains1_0,
/*44276*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44279*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44282*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44285*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44288*/           OPC_EmitInteger, MVT::i1, 0, 
/*44291*/           OPC_EmitInteger, MVT::i1, 0, 
/*44294*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44297*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44317*/         /*SwitchType*/ 42, MVT::v2f32,// ->44361
/*44319*/           OPC_EmitMergeInputChains1_0,
/*44320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44332*/           OPC_EmitInteger, MVT::i1, 0, 
/*44335*/           OPC_EmitInteger, MVT::i1, 0, 
/*44338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44361*/         /*SwitchType*/ 42, MVT::v4f32,// ->44405
/*44363*/           OPC_EmitMergeInputChains1_0,
/*44364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44376*/           OPC_EmitInteger, MVT::i1, 0, 
/*44379*/           OPC_EmitInteger, MVT::i1, 0, 
/*44382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44405*/         0, // EndSwitchType
/*44406*/       /*Scope*/ 27|128,1/*155*/, /*->44563*/
/*44408*/         OPC_CheckChild2Type, MVT::v2f32,
/*44410*/         OPC_RecordChild3, // #2 = $rsrc
/*44411*/         OPC_CheckChild3Type, MVT::v8i32,
/*44413*/         OPC_RecordChild4, // #3 = $sampler
/*44414*/         OPC_RecordChild5, // #4 = $dmask
/*44415*/         OPC_RecordChild6, // #5 = $unorm
/*44416*/         OPC_RecordChild7, // #6 = $glc
/*44417*/         OPC_MoveChild, 8,
/*44419*/         OPC_RecordNode, // #7 = $slc
/*44420*/         OPC_MoveParent,
/*44421*/         OPC_MoveChild, 9,
/*44423*/         OPC_RecordNode, // #8 = $lwe
/*44424*/         OPC_MoveParent,
/*44425*/         OPC_MoveChild, 10,
/*44427*/         OPC_RecordNode, // #9 = $da
/*44428*/         OPC_MoveParent,
/*44429*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44474
/*44432*/           OPC_EmitMergeInputChains1_0,
/*44433*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44436*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44439*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44442*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44445*/           OPC_EmitInteger, MVT::i1, 0, 
/*44448*/           OPC_EmitInteger, MVT::i1, 0, 
/*44451*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44454*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44474*/         /*SwitchType*/ 42, MVT::v2f32,// ->44518
/*44476*/           OPC_EmitMergeInputChains1_0,
/*44477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44489*/           OPC_EmitInteger, MVT::i1, 0, 
/*44492*/           OPC_EmitInteger, MVT::i1, 0, 
/*44495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44518*/         /*SwitchType*/ 42, MVT::v4f32,// ->44562
/*44520*/           OPC_EmitMergeInputChains1_0,
/*44521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44533*/           OPC_EmitInteger, MVT::i1, 0, 
/*44536*/           OPC_EmitInteger, MVT::i1, 0, 
/*44539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44562*/         0, // EndSwitchType
/*44563*/       /*Scope*/ 27|128,1/*155*/, /*->44720*/
/*44565*/         OPC_CheckChild2Type, MVT::v4f32,
/*44567*/         OPC_RecordChild3, // #2 = $rsrc
/*44568*/         OPC_CheckChild3Type, MVT::v8i32,
/*44570*/         OPC_RecordChild4, // #3 = $sampler
/*44571*/         OPC_RecordChild5, // #4 = $dmask
/*44572*/         OPC_RecordChild6, // #5 = $unorm
/*44573*/         OPC_RecordChild7, // #6 = $glc
/*44574*/         OPC_MoveChild, 8,
/*44576*/         OPC_RecordNode, // #7 = $slc
/*44577*/         OPC_MoveParent,
/*44578*/         OPC_MoveChild, 9,
/*44580*/         OPC_RecordNode, // #8 = $lwe
/*44581*/         OPC_MoveParent,
/*44582*/         OPC_MoveChild, 10,
/*44584*/         OPC_RecordNode, // #9 = $da
/*44585*/         OPC_MoveParent,
/*44586*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44631
/*44589*/           OPC_EmitMergeInputChains1_0,
/*44590*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44593*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44596*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44599*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44602*/           OPC_EmitInteger, MVT::i1, 0, 
/*44605*/           OPC_EmitInteger, MVT::i1, 0, 
/*44608*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44611*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44614*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44631*/         /*SwitchType*/ 42, MVT::v2f32,// ->44675
/*44633*/           OPC_EmitMergeInputChains1_0,
/*44634*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44637*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44640*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44643*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44646*/           OPC_EmitInteger, MVT::i1, 0, 
/*44649*/           OPC_EmitInteger, MVT::i1, 0, 
/*44652*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44655*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44658*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44675*/         /*SwitchType*/ 42, MVT::v4f32,// ->44719
/*44677*/           OPC_EmitMergeInputChains1_0,
/*44678*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44681*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44684*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44687*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44690*/           OPC_EmitInteger, MVT::i1, 0, 
/*44693*/           OPC_EmitInteger, MVT::i1, 0, 
/*44696*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44699*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44702*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44719*/         0, // EndSwitchType
/*44720*/       /*Scope*/ 27|128,1/*155*/, /*->44877*/
/*44722*/         OPC_CheckChild2Type, MVT::v8f32,
/*44724*/         OPC_RecordChild3, // #2 = $rsrc
/*44725*/         OPC_CheckChild3Type, MVT::v8i32,
/*44727*/         OPC_RecordChild4, // #3 = $sampler
/*44728*/         OPC_RecordChild5, // #4 = $dmask
/*44729*/         OPC_RecordChild6, // #5 = $unorm
/*44730*/         OPC_RecordChild7, // #6 = $glc
/*44731*/         OPC_MoveChild, 8,
/*44733*/         OPC_RecordNode, // #7 = $slc
/*44734*/         OPC_MoveParent,
/*44735*/         OPC_MoveChild, 9,
/*44737*/         OPC_RecordNode, // #8 = $lwe
/*44738*/         OPC_MoveParent,
/*44739*/         OPC_MoveChild, 10,
/*44741*/         OPC_RecordNode, // #9 = $da
/*44742*/         OPC_MoveParent,
/*44743*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44788
/*44746*/           OPC_EmitMergeInputChains1_0,
/*44747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44759*/           OPC_EmitInteger, MVT::i1, 0, 
/*44762*/           OPC_EmitInteger, MVT::i1, 0, 
/*44765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44788*/         /*SwitchType*/ 42, MVT::v2f32,// ->44832
/*44790*/           OPC_EmitMergeInputChains1_0,
/*44791*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44800*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44803*/           OPC_EmitInteger, MVT::i1, 0, 
/*44806*/           OPC_EmitInteger, MVT::i1, 0, 
/*44809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44812*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44815*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44832*/         /*SwitchType*/ 42, MVT::v4f32,// ->44876
/*44834*/           OPC_EmitMergeInputChains1_0,
/*44835*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44838*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44841*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44844*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44847*/           OPC_EmitInteger, MVT::i1, 0, 
/*44850*/           OPC_EmitInteger, MVT::i1, 0, 
/*44853*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44856*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44859*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44876*/         0, // EndSwitchType
/*44877*/       /*Scope*/ 27|128,1/*155*/, /*->45034*/
/*44879*/         OPC_CheckChild2Type, MVT::v16f32,
/*44881*/         OPC_RecordChild3, // #2 = $rsrc
/*44882*/         OPC_CheckChild3Type, MVT::v8i32,
/*44884*/         OPC_RecordChild4, // #3 = $sampler
/*44885*/         OPC_RecordChild5, // #4 = $dmask
/*44886*/         OPC_RecordChild6, // #5 = $unorm
/*44887*/         OPC_RecordChild7, // #6 = $glc
/*44888*/         OPC_MoveChild, 8,
/*44890*/         OPC_RecordNode, // #7 = $slc
/*44891*/         OPC_MoveParent,
/*44892*/         OPC_MoveChild, 9,
/*44894*/         OPC_RecordNode, // #8 = $lwe
/*44895*/         OPC_MoveParent,
/*44896*/         OPC_MoveChild, 10,
/*44898*/         OPC_RecordNode, // #9 = $da
/*44899*/         OPC_MoveParent,
/*44900*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44945
/*44903*/           OPC_EmitMergeInputChains1_0,
/*44904*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44907*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44910*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44913*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44916*/           OPC_EmitInteger, MVT::i1, 0, 
/*44919*/           OPC_EmitInteger, MVT::i1, 0, 
/*44922*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44925*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44945*/         /*SwitchType*/ 42, MVT::v2f32,// ->44989
/*44947*/           OPC_EmitMergeInputChains1_0,
/*44948*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44951*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44954*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44957*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44960*/           OPC_EmitInteger, MVT::i1, 0, 
/*44963*/           OPC_EmitInteger, MVT::i1, 0, 
/*44966*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44969*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44989*/         /*SwitchType*/ 42, MVT::v4f32,// ->45033
/*44991*/           OPC_EmitMergeInputChains1_0,
/*44992*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44995*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44998*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45001*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45004*/           OPC_EmitInteger, MVT::i1, 0, 
/*45007*/           OPC_EmitInteger, MVT::i1, 0, 
/*45010*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45013*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45016*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45033*/         0, // EndSwitchType
/*45034*/       0, /*End of Scope*/
/*45035*/     /*Scope*/ 23|128,6/*791*/, /*->45828*/
/*45037*/       OPC_CheckChild1Integer, 81|128,3/*465*/, 
/*45040*/       OPC_RecordChild2, // #1 = $addr
/*45041*/       OPC_Scope, 27|128,1/*155*/, /*->45199*/ // 5 children in Scope
/*45044*/         OPC_CheckChild2Type, MVT::f32,
/*45046*/         OPC_RecordChild3, // #2 = $rsrc
/*45047*/         OPC_CheckChild3Type, MVT::v8i32,
/*45049*/         OPC_RecordChild4, // #3 = $sampler
/*45050*/         OPC_RecordChild5, // #4 = $dmask
/*45051*/         OPC_RecordChild6, // #5 = $unorm
/*45052*/         OPC_RecordChild7, // #6 = $glc
/*45053*/         OPC_MoveChild, 8,
/*45055*/         OPC_RecordNode, // #7 = $slc
/*45056*/         OPC_MoveParent,
/*45057*/         OPC_MoveChild, 9,
/*45059*/         OPC_RecordNode, // #8 = $lwe
/*45060*/         OPC_MoveParent,
/*45061*/         OPC_MoveChild, 10,
/*45063*/         OPC_RecordNode, // #9 = $da
/*45064*/         OPC_MoveParent,
/*45065*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45110
/*45068*/           OPC_EmitMergeInputChains1_0,
/*45069*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45072*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45075*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45078*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45081*/           OPC_EmitInteger, MVT::i1, 0, 
/*45084*/           OPC_EmitInteger, MVT::i1, 0, 
/*45087*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45090*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45110*/         /*SwitchType*/ 42, MVT::v2f32,// ->45154
/*45112*/           OPC_EmitMergeInputChains1_0,
/*45113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45125*/           OPC_EmitInteger, MVT::i1, 0, 
/*45128*/           OPC_EmitInteger, MVT::i1, 0, 
/*45131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45154*/         /*SwitchType*/ 42, MVT::v4f32,// ->45198
/*45156*/           OPC_EmitMergeInputChains1_0,
/*45157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45169*/           OPC_EmitInteger, MVT::i1, 0, 
/*45172*/           OPC_EmitInteger, MVT::i1, 0, 
/*45175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45198*/         0, // EndSwitchType
/*45199*/       /*Scope*/ 27|128,1/*155*/, /*->45356*/
/*45201*/         OPC_CheckChild2Type, MVT::v2f32,
/*45203*/         OPC_RecordChild3, // #2 = $rsrc
/*45204*/         OPC_CheckChild3Type, MVT::v8i32,
/*45206*/         OPC_RecordChild4, // #3 = $sampler
/*45207*/         OPC_RecordChild5, // #4 = $dmask
/*45208*/         OPC_RecordChild6, // #5 = $unorm
/*45209*/         OPC_RecordChild7, // #6 = $glc
/*45210*/         OPC_MoveChild, 8,
/*45212*/         OPC_RecordNode, // #7 = $slc
/*45213*/         OPC_MoveParent,
/*45214*/         OPC_MoveChild, 9,
/*45216*/         OPC_RecordNode, // #8 = $lwe
/*45217*/         OPC_MoveParent,
/*45218*/         OPC_MoveChild, 10,
/*45220*/         OPC_RecordNode, // #9 = $da
/*45221*/         OPC_MoveParent,
/*45222*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45267
/*45225*/           OPC_EmitMergeInputChains1_0,
/*45226*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45229*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45232*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45235*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45238*/           OPC_EmitInteger, MVT::i1, 0, 
/*45241*/           OPC_EmitInteger, MVT::i1, 0, 
/*45244*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45247*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45250*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45267*/         /*SwitchType*/ 42, MVT::v2f32,// ->45311
/*45269*/           OPC_EmitMergeInputChains1_0,
/*45270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45282*/           OPC_EmitInteger, MVT::i1, 0, 
/*45285*/           OPC_EmitInteger, MVT::i1, 0, 
/*45288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45311*/         /*SwitchType*/ 42, MVT::v4f32,// ->45355
/*45313*/           OPC_EmitMergeInputChains1_0,
/*45314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45326*/           OPC_EmitInteger, MVT::i1, 0, 
/*45329*/           OPC_EmitInteger, MVT::i1, 0, 
/*45332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45355*/         0, // EndSwitchType
/*45356*/       /*Scope*/ 27|128,1/*155*/, /*->45513*/
/*45358*/         OPC_CheckChild2Type, MVT::v4f32,
/*45360*/         OPC_RecordChild3, // #2 = $rsrc
/*45361*/         OPC_CheckChild3Type, MVT::v8i32,
/*45363*/         OPC_RecordChild4, // #3 = $sampler
/*45364*/         OPC_RecordChild5, // #4 = $dmask
/*45365*/         OPC_RecordChild6, // #5 = $unorm
/*45366*/         OPC_RecordChild7, // #6 = $glc
/*45367*/         OPC_MoveChild, 8,
/*45369*/         OPC_RecordNode, // #7 = $slc
/*45370*/         OPC_MoveParent,
/*45371*/         OPC_MoveChild, 9,
/*45373*/         OPC_RecordNode, // #8 = $lwe
/*45374*/         OPC_MoveParent,
/*45375*/         OPC_MoveChild, 10,
/*45377*/         OPC_RecordNode, // #9 = $da
/*45378*/         OPC_MoveParent,
/*45379*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45424
/*45382*/           OPC_EmitMergeInputChains1_0,
/*45383*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45386*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45389*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45392*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45395*/           OPC_EmitInteger, MVT::i1, 0, 
/*45398*/           OPC_EmitInteger, MVT::i1, 0, 
/*45401*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45404*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45407*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45424*/         /*SwitchType*/ 42, MVT::v2f32,// ->45468
/*45426*/           OPC_EmitMergeInputChains1_0,
/*45427*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45430*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45433*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45436*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45439*/           OPC_EmitInteger, MVT::i1, 0, 
/*45442*/           OPC_EmitInteger, MVT::i1, 0, 
/*45445*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45448*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45451*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45468*/         /*SwitchType*/ 42, MVT::v4f32,// ->45512
/*45470*/           OPC_EmitMergeInputChains1_0,
/*45471*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45474*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45477*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45480*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45483*/           OPC_EmitInteger, MVT::i1, 0, 
/*45486*/           OPC_EmitInteger, MVT::i1, 0, 
/*45489*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45492*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45495*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45512*/         0, // EndSwitchType
/*45513*/       /*Scope*/ 27|128,1/*155*/, /*->45670*/
/*45515*/         OPC_CheckChild2Type, MVT::v8f32,
/*45517*/         OPC_RecordChild3, // #2 = $rsrc
/*45518*/         OPC_CheckChild3Type, MVT::v8i32,
/*45520*/         OPC_RecordChild4, // #3 = $sampler
/*45521*/         OPC_RecordChild5, // #4 = $dmask
/*45522*/         OPC_RecordChild6, // #5 = $unorm
/*45523*/         OPC_RecordChild7, // #6 = $glc
/*45524*/         OPC_MoveChild, 8,
/*45526*/         OPC_RecordNode, // #7 = $slc
/*45527*/         OPC_MoveParent,
/*45528*/         OPC_MoveChild, 9,
/*45530*/         OPC_RecordNode, // #8 = $lwe
/*45531*/         OPC_MoveParent,
/*45532*/         OPC_MoveChild, 10,
/*45534*/         OPC_RecordNode, // #9 = $da
/*45535*/         OPC_MoveParent,
/*45536*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45581
/*45539*/           OPC_EmitMergeInputChains1_0,
/*45540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45552*/           OPC_EmitInteger, MVT::i1, 0, 
/*45555*/           OPC_EmitInteger, MVT::i1, 0, 
/*45558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45581*/         /*SwitchType*/ 42, MVT::v2f32,// ->45625
/*45583*/           OPC_EmitMergeInputChains1_0,
/*45584*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45587*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45596*/           OPC_EmitInteger, MVT::i1, 0, 
/*45599*/           OPC_EmitInteger, MVT::i1, 0, 
/*45602*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45605*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45625*/         /*SwitchType*/ 42, MVT::v4f32,// ->45669
/*45627*/           OPC_EmitMergeInputChains1_0,
/*45628*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45631*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45634*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45637*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45640*/           OPC_EmitInteger, MVT::i1, 0, 
/*45643*/           OPC_EmitInteger, MVT::i1, 0, 
/*45646*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45649*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45652*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45669*/         0, // EndSwitchType
/*45670*/       /*Scope*/ 27|128,1/*155*/, /*->45827*/
/*45672*/         OPC_CheckChild2Type, MVT::v16f32,
/*45674*/         OPC_RecordChild3, // #2 = $rsrc
/*45675*/         OPC_CheckChild3Type, MVT::v8i32,
/*45677*/         OPC_RecordChild4, // #3 = $sampler
/*45678*/         OPC_RecordChild5, // #4 = $dmask
/*45679*/         OPC_RecordChild6, // #5 = $unorm
/*45680*/         OPC_RecordChild7, // #6 = $glc
/*45681*/         OPC_MoveChild, 8,
/*45683*/         OPC_RecordNode, // #7 = $slc
/*45684*/         OPC_MoveParent,
/*45685*/         OPC_MoveChild, 9,
/*45687*/         OPC_RecordNode, // #8 = $lwe
/*45688*/         OPC_MoveParent,
/*45689*/         OPC_MoveChild, 10,
/*45691*/         OPC_RecordNode, // #9 = $da
/*45692*/         OPC_MoveParent,
/*45693*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45738
/*45696*/           OPC_EmitMergeInputChains1_0,
/*45697*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45700*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45709*/           OPC_EmitInteger, MVT::i1, 0, 
/*45712*/           OPC_EmitInteger, MVT::i1, 0, 
/*45715*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45718*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45721*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45738*/         /*SwitchType*/ 42, MVT::v2f32,// ->45782
/*45740*/           OPC_EmitMergeInputChains1_0,
/*45741*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45744*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45747*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45750*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45753*/           OPC_EmitInteger, MVT::i1, 0, 
/*45756*/           OPC_EmitInteger, MVT::i1, 0, 
/*45759*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45762*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45765*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45782*/         /*SwitchType*/ 42, MVT::v4f32,// ->45826
/*45784*/           OPC_EmitMergeInputChains1_0,
/*45785*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45788*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45791*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45794*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45797*/           OPC_EmitInteger, MVT::i1, 0, 
/*45800*/           OPC_EmitInteger, MVT::i1, 0, 
/*45803*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45806*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45826*/         0, // EndSwitchType
/*45827*/       0, /*End of Scope*/
/*45828*/     /*Scope*/ 23|128,6/*791*/, /*->46621*/
/*45830*/       OPC_CheckChild1Integer, 82|128,3/*466*/, 
/*45833*/       OPC_RecordChild2, // #1 = $addr
/*45834*/       OPC_Scope, 27|128,1/*155*/, /*->45992*/ // 5 children in Scope
/*45837*/         OPC_CheckChild2Type, MVT::f32,
/*45839*/         OPC_RecordChild3, // #2 = $rsrc
/*45840*/         OPC_CheckChild3Type, MVT::v8i32,
/*45842*/         OPC_RecordChild4, // #3 = $sampler
/*45843*/         OPC_RecordChild5, // #4 = $dmask
/*45844*/         OPC_RecordChild6, // #5 = $unorm
/*45845*/         OPC_RecordChild7, // #6 = $glc
/*45846*/         OPC_MoveChild, 8,
/*45848*/         OPC_RecordNode, // #7 = $slc
/*45849*/         OPC_MoveParent,
/*45850*/         OPC_MoveChild, 9,
/*45852*/         OPC_RecordNode, // #8 = $lwe
/*45853*/         OPC_MoveParent,
/*45854*/         OPC_MoveChild, 10,
/*45856*/         OPC_RecordNode, // #9 = $da
/*45857*/         OPC_MoveParent,
/*45858*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45903
/*45861*/           OPC_EmitMergeInputChains1_0,
/*45862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45874*/           OPC_EmitInteger, MVT::i1, 0, 
/*45877*/           OPC_EmitInteger, MVT::i1, 0, 
/*45880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45903*/         /*SwitchType*/ 42, MVT::v2f32,// ->45947
/*45905*/           OPC_EmitMergeInputChains1_0,
/*45906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45918*/           OPC_EmitInteger, MVT::i1, 0, 
/*45921*/           OPC_EmitInteger, MVT::i1, 0, 
/*45924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45947*/         /*SwitchType*/ 42, MVT::v4f32,// ->45991
/*45949*/           OPC_EmitMergeInputChains1_0,
/*45950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45962*/           OPC_EmitInteger, MVT::i1, 0, 
/*45965*/           OPC_EmitInteger, MVT::i1, 0, 
/*45968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45991*/         0, // EndSwitchType
/*45992*/       /*Scope*/ 27|128,1/*155*/, /*->46149*/
/*45994*/         OPC_CheckChild2Type, MVT::v2f32,
/*45996*/         OPC_RecordChild3, // #2 = $rsrc
/*45997*/         OPC_CheckChild3Type, MVT::v8i32,
/*45999*/         OPC_RecordChild4, // #3 = $sampler
/*46000*/         OPC_RecordChild5, // #4 = $dmask
/*46001*/         OPC_RecordChild6, // #5 = $unorm
/*46002*/         OPC_RecordChild7, // #6 = $glc
/*46003*/         OPC_MoveChild, 8,
/*46005*/         OPC_RecordNode, // #7 = $slc
/*46006*/         OPC_MoveParent,
/*46007*/         OPC_MoveChild, 9,
/*46009*/         OPC_RecordNode, // #8 = $lwe
/*46010*/         OPC_MoveParent,
/*46011*/         OPC_MoveChild, 10,
/*46013*/         OPC_RecordNode, // #9 = $da
/*46014*/         OPC_MoveParent,
/*46015*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46060
/*46018*/           OPC_EmitMergeInputChains1_0,
/*46019*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46028*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46031*/           OPC_EmitInteger, MVT::i1, 0, 
/*46034*/           OPC_EmitInteger, MVT::i1, 0, 
/*46037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46040*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46060*/         /*SwitchType*/ 42, MVT::v2f32,// ->46104
/*46062*/           OPC_EmitMergeInputChains1_0,
/*46063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46075*/           OPC_EmitInteger, MVT::i1, 0, 
/*46078*/           OPC_EmitInteger, MVT::i1, 0, 
/*46081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46104*/         /*SwitchType*/ 42, MVT::v4f32,// ->46148
/*46106*/           OPC_EmitMergeInputChains1_0,
/*46107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46119*/           OPC_EmitInteger, MVT::i1, 0, 
/*46122*/           OPC_EmitInteger, MVT::i1, 0, 
/*46125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46148*/         0, // EndSwitchType
/*46149*/       /*Scope*/ 27|128,1/*155*/, /*->46306*/
/*46151*/         OPC_CheckChild2Type, MVT::v4f32,
/*46153*/         OPC_RecordChild3, // #2 = $rsrc
/*46154*/         OPC_CheckChild3Type, MVT::v8i32,
/*46156*/         OPC_RecordChild4, // #3 = $sampler
/*46157*/         OPC_RecordChild5, // #4 = $dmask
/*46158*/         OPC_RecordChild6, // #5 = $unorm
/*46159*/         OPC_RecordChild7, // #6 = $glc
/*46160*/         OPC_MoveChild, 8,
/*46162*/         OPC_RecordNode, // #7 = $slc
/*46163*/         OPC_MoveParent,
/*46164*/         OPC_MoveChild, 9,
/*46166*/         OPC_RecordNode, // #8 = $lwe
/*46167*/         OPC_MoveParent,
/*46168*/         OPC_MoveChild, 10,
/*46170*/         OPC_RecordNode, // #9 = $da
/*46171*/         OPC_MoveParent,
/*46172*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46217
/*46175*/           OPC_EmitMergeInputChains1_0,
/*46176*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46179*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46182*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46185*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46188*/           OPC_EmitInteger, MVT::i1, 0, 
/*46191*/           OPC_EmitInteger, MVT::i1, 0, 
/*46194*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46197*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46217*/         /*SwitchType*/ 42, MVT::v2f32,// ->46261
/*46219*/           OPC_EmitMergeInputChains1_0,
/*46220*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46223*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46226*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46229*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46232*/           OPC_EmitInteger, MVT::i1, 0, 
/*46235*/           OPC_EmitInteger, MVT::i1, 0, 
/*46238*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46241*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46244*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46261*/         /*SwitchType*/ 42, MVT::v4f32,// ->46305
/*46263*/           OPC_EmitMergeInputChains1_0,
/*46264*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46267*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46270*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46273*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46276*/           OPC_EmitInteger, MVT::i1, 0, 
/*46279*/           OPC_EmitInteger, MVT::i1, 0, 
/*46282*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46285*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46288*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46305*/         0, // EndSwitchType
/*46306*/       /*Scope*/ 27|128,1/*155*/, /*->46463*/
/*46308*/         OPC_CheckChild2Type, MVT::v8f32,
/*46310*/         OPC_RecordChild3, // #2 = $rsrc
/*46311*/         OPC_CheckChild3Type, MVT::v8i32,
/*46313*/         OPC_RecordChild4, // #3 = $sampler
/*46314*/         OPC_RecordChild5, // #4 = $dmask
/*46315*/         OPC_RecordChild6, // #5 = $unorm
/*46316*/         OPC_RecordChild7, // #6 = $glc
/*46317*/         OPC_MoveChild, 8,
/*46319*/         OPC_RecordNode, // #7 = $slc
/*46320*/         OPC_MoveParent,
/*46321*/         OPC_MoveChild, 9,
/*46323*/         OPC_RecordNode, // #8 = $lwe
/*46324*/         OPC_MoveParent,
/*46325*/         OPC_MoveChild, 10,
/*46327*/         OPC_RecordNode, // #9 = $da
/*46328*/         OPC_MoveParent,
/*46329*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46374
/*46332*/           OPC_EmitMergeInputChains1_0,
/*46333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46345*/           OPC_EmitInteger, MVT::i1, 0, 
/*46348*/           OPC_EmitInteger, MVT::i1, 0, 
/*46351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46374*/         /*SwitchType*/ 42, MVT::v2f32,// ->46418
/*46376*/           OPC_EmitMergeInputChains1_0,
/*46377*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46380*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46383*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46386*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46389*/           OPC_EmitInteger, MVT::i1, 0, 
/*46392*/           OPC_EmitInteger, MVT::i1, 0, 
/*46395*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46398*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46418*/         /*SwitchType*/ 42, MVT::v4f32,// ->46462
/*46420*/           OPC_EmitMergeInputChains1_0,
/*46421*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46424*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46427*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46430*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46433*/           OPC_EmitInteger, MVT::i1, 0, 
/*46436*/           OPC_EmitInteger, MVT::i1, 0, 
/*46439*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46442*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46462*/         0, // EndSwitchType
/*46463*/       /*Scope*/ 27|128,1/*155*/, /*->46620*/
/*46465*/         OPC_CheckChild2Type, MVT::v16f32,
/*46467*/         OPC_RecordChild3, // #2 = $rsrc
/*46468*/         OPC_CheckChild3Type, MVT::v8i32,
/*46470*/         OPC_RecordChild4, // #3 = $sampler
/*46471*/         OPC_RecordChild5, // #4 = $dmask
/*46472*/         OPC_RecordChild6, // #5 = $unorm
/*46473*/         OPC_RecordChild7, // #6 = $glc
/*46474*/         OPC_MoveChild, 8,
/*46476*/         OPC_RecordNode, // #7 = $slc
/*46477*/         OPC_MoveParent,
/*46478*/         OPC_MoveChild, 9,
/*46480*/         OPC_RecordNode, // #8 = $lwe
/*46481*/         OPC_MoveParent,
/*46482*/         OPC_MoveChild, 10,
/*46484*/         OPC_RecordNode, // #9 = $da
/*46485*/         OPC_MoveParent,
/*46486*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46531
/*46489*/           OPC_EmitMergeInputChains1_0,
/*46490*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46493*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46496*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46499*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46502*/           OPC_EmitInteger, MVT::i1, 0, 
/*46505*/           OPC_EmitInteger, MVT::i1, 0, 
/*46508*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46511*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46531*/         /*SwitchType*/ 42, MVT::v2f32,// ->46575
/*46533*/           OPC_EmitMergeInputChains1_0,
/*46534*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46537*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46540*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46543*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46546*/           OPC_EmitInteger, MVT::i1, 0, 
/*46549*/           OPC_EmitInteger, MVT::i1, 0, 
/*46552*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46555*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46575*/         /*SwitchType*/ 42, MVT::v4f32,// ->46619
/*46577*/           OPC_EmitMergeInputChains1_0,
/*46578*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46581*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46584*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46587*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46590*/           OPC_EmitInteger, MVT::i1, 0, 
/*46593*/           OPC_EmitInteger, MVT::i1, 0, 
/*46596*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46599*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46602*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46619*/         0, // EndSwitchType
/*46620*/       0, /*End of Scope*/
/*46621*/     /*Scope*/ 23|128,6/*791*/, /*->47414*/
/*46623*/       OPC_CheckChild1Integer, 110|128,3/*494*/, 
/*46626*/       OPC_RecordChild2, // #1 = $addr
/*46627*/       OPC_Scope, 27|128,1/*155*/, /*->46785*/ // 5 children in Scope
/*46630*/         OPC_CheckChild2Type, MVT::f32,
/*46632*/         OPC_RecordChild3, // #2 = $rsrc
/*46633*/         OPC_CheckChild3Type, MVT::v8i32,
/*46635*/         OPC_RecordChild4, // #3 = $sampler
/*46636*/         OPC_RecordChild5, // #4 = $dmask
/*46637*/         OPC_RecordChild6, // #5 = $unorm
/*46638*/         OPC_RecordChild7, // #6 = $glc
/*46639*/         OPC_MoveChild, 8,
/*46641*/         OPC_RecordNode, // #7 = $slc
/*46642*/         OPC_MoveParent,
/*46643*/         OPC_MoveChild, 9,
/*46645*/         OPC_RecordNode, // #8 = $lwe
/*46646*/         OPC_MoveParent,
/*46647*/         OPC_MoveChild, 10,
/*46649*/         OPC_RecordNode, // #9 = $da
/*46650*/         OPC_MoveParent,
/*46651*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46696
/*46654*/           OPC_EmitMergeInputChains1_0,
/*46655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46667*/           OPC_EmitInteger, MVT::i1, 0, 
/*46670*/           OPC_EmitInteger, MVT::i1, 0, 
/*46673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46696*/         /*SwitchType*/ 42, MVT::v2f32,// ->46740
/*46698*/           OPC_EmitMergeInputChains1_0,
/*46699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46711*/           OPC_EmitInteger, MVT::i1, 0, 
/*46714*/           OPC_EmitInteger, MVT::i1, 0, 
/*46717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46740*/         /*SwitchType*/ 42, MVT::v4f32,// ->46784
/*46742*/           OPC_EmitMergeInputChains1_0,
/*46743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46755*/           OPC_EmitInteger, MVT::i1, 0, 
/*46758*/           OPC_EmitInteger, MVT::i1, 0, 
/*46761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46784*/         0, // EndSwitchType
/*46785*/       /*Scope*/ 27|128,1/*155*/, /*->46942*/
/*46787*/         OPC_CheckChild2Type, MVT::v2f32,
/*46789*/         OPC_RecordChild3, // #2 = $rsrc
/*46790*/         OPC_CheckChild3Type, MVT::v8i32,
/*46792*/         OPC_RecordChild4, // #3 = $sampler
/*46793*/         OPC_RecordChild5, // #4 = $dmask
/*46794*/         OPC_RecordChild6, // #5 = $unorm
/*46795*/         OPC_RecordChild7, // #6 = $glc
/*46796*/         OPC_MoveChild, 8,
/*46798*/         OPC_RecordNode, // #7 = $slc
/*46799*/         OPC_MoveParent,
/*46800*/         OPC_MoveChild, 9,
/*46802*/         OPC_RecordNode, // #8 = $lwe
/*46803*/         OPC_MoveParent,
/*46804*/         OPC_MoveChild, 10,
/*46806*/         OPC_RecordNode, // #9 = $da
/*46807*/         OPC_MoveParent,
/*46808*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46853
/*46811*/           OPC_EmitMergeInputChains1_0,
/*46812*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46815*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46818*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46821*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46824*/           OPC_EmitInteger, MVT::i1, 0, 
/*46827*/           OPC_EmitInteger, MVT::i1, 0, 
/*46830*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46833*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46853*/         /*SwitchType*/ 42, MVT::v2f32,// ->46897
/*46855*/           OPC_EmitMergeInputChains1_0,
/*46856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46868*/           OPC_EmitInteger, MVT::i1, 0, 
/*46871*/           OPC_EmitInteger, MVT::i1, 0, 
/*46874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46897*/         /*SwitchType*/ 42, MVT::v4f32,// ->46941
/*46899*/           OPC_EmitMergeInputChains1_0,
/*46900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46912*/           OPC_EmitInteger, MVT::i1, 0, 
/*46915*/           OPC_EmitInteger, MVT::i1, 0, 
/*46918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46941*/         0, // EndSwitchType
/*46942*/       /*Scope*/ 27|128,1/*155*/, /*->47099*/
/*46944*/         OPC_CheckChild2Type, MVT::v4f32,
/*46946*/         OPC_RecordChild3, // #2 = $rsrc
/*46947*/         OPC_CheckChild3Type, MVT::v8i32,
/*46949*/         OPC_RecordChild4, // #3 = $sampler
/*46950*/         OPC_RecordChild5, // #4 = $dmask
/*46951*/         OPC_RecordChild6, // #5 = $unorm
/*46952*/         OPC_RecordChild7, // #6 = $glc
/*46953*/         OPC_MoveChild, 8,
/*46955*/         OPC_RecordNode, // #7 = $slc
/*46956*/         OPC_MoveParent,
/*46957*/         OPC_MoveChild, 9,
/*46959*/         OPC_RecordNode, // #8 = $lwe
/*46960*/         OPC_MoveParent,
/*46961*/         OPC_MoveChild, 10,
/*46963*/         OPC_RecordNode, // #9 = $da
/*46964*/         OPC_MoveParent,
/*46965*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47010
/*46968*/           OPC_EmitMergeInputChains1_0,
/*46969*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46972*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46975*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46978*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46981*/           OPC_EmitInteger, MVT::i1, 0, 
/*46984*/           OPC_EmitInteger, MVT::i1, 0, 
/*46987*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46990*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46993*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47010*/         /*SwitchType*/ 42, MVT::v2f32,// ->47054
/*47012*/           OPC_EmitMergeInputChains1_0,
/*47013*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47016*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47019*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47022*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47025*/           OPC_EmitInteger, MVT::i1, 0, 
/*47028*/           OPC_EmitInteger, MVT::i1, 0, 
/*47031*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47034*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47037*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47054*/         /*SwitchType*/ 42, MVT::v4f32,// ->47098
/*47056*/           OPC_EmitMergeInputChains1_0,
/*47057*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47060*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47069*/           OPC_EmitInteger, MVT::i1, 0, 
/*47072*/           OPC_EmitInteger, MVT::i1, 0, 
/*47075*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47078*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47098*/         0, // EndSwitchType
/*47099*/       /*Scope*/ 27|128,1/*155*/, /*->47256*/
/*47101*/         OPC_CheckChild2Type, MVT::v8f32,
/*47103*/         OPC_RecordChild3, // #2 = $rsrc
/*47104*/         OPC_CheckChild3Type, MVT::v8i32,
/*47106*/         OPC_RecordChild4, // #3 = $sampler
/*47107*/         OPC_RecordChild5, // #4 = $dmask
/*47108*/         OPC_RecordChild6, // #5 = $unorm
/*47109*/         OPC_RecordChild7, // #6 = $glc
/*47110*/         OPC_MoveChild, 8,
/*47112*/         OPC_RecordNode, // #7 = $slc
/*47113*/         OPC_MoveParent,
/*47114*/         OPC_MoveChild, 9,
/*47116*/         OPC_RecordNode, // #8 = $lwe
/*47117*/         OPC_MoveParent,
/*47118*/         OPC_MoveChild, 10,
/*47120*/         OPC_RecordNode, // #9 = $da
/*47121*/         OPC_MoveParent,
/*47122*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47167
/*47125*/           OPC_EmitMergeInputChains1_0,
/*47126*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47129*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47132*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47135*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47138*/           OPC_EmitInteger, MVT::i1, 0, 
/*47141*/           OPC_EmitInteger, MVT::i1, 0, 
/*47144*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47147*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47167*/         /*SwitchType*/ 42, MVT::v2f32,// ->47211
/*47169*/           OPC_EmitMergeInputChains1_0,
/*47170*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47176*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47179*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47182*/           OPC_EmitInteger, MVT::i1, 0, 
/*47185*/           OPC_EmitInteger, MVT::i1, 0, 
/*47188*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47191*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47194*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47211*/         /*SwitchType*/ 42, MVT::v4f32,// ->47255
/*47213*/           OPC_EmitMergeInputChains1_0,
/*47214*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47217*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47220*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47223*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47226*/           OPC_EmitInteger, MVT::i1, 0, 
/*47229*/           OPC_EmitInteger, MVT::i1, 0, 
/*47232*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47235*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47238*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47255*/         0, // EndSwitchType
/*47256*/       /*Scope*/ 27|128,1/*155*/, /*->47413*/
/*47258*/         OPC_CheckChild2Type, MVT::v16f32,
/*47260*/         OPC_RecordChild3, // #2 = $rsrc
/*47261*/         OPC_CheckChild3Type, MVT::v8i32,
/*47263*/         OPC_RecordChild4, // #3 = $sampler
/*47264*/         OPC_RecordChild5, // #4 = $dmask
/*47265*/         OPC_RecordChild6, // #5 = $unorm
/*47266*/         OPC_RecordChild7, // #6 = $glc
/*47267*/         OPC_MoveChild, 8,
/*47269*/         OPC_RecordNode, // #7 = $slc
/*47270*/         OPC_MoveParent,
/*47271*/         OPC_MoveChild, 9,
/*47273*/         OPC_RecordNode, // #8 = $lwe
/*47274*/         OPC_MoveParent,
/*47275*/         OPC_MoveChild, 10,
/*47277*/         OPC_RecordNode, // #9 = $da
/*47278*/         OPC_MoveParent,
/*47279*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47324
/*47282*/           OPC_EmitMergeInputChains1_0,
/*47283*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47289*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47292*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47295*/           OPC_EmitInteger, MVT::i1, 0, 
/*47298*/           OPC_EmitInteger, MVT::i1, 0, 
/*47301*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47304*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47307*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47324*/         /*SwitchType*/ 42, MVT::v2f32,// ->47368
/*47326*/           OPC_EmitMergeInputChains1_0,
/*47327*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47330*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47339*/           OPC_EmitInteger, MVT::i1, 0, 
/*47342*/           OPC_EmitInteger, MVT::i1, 0, 
/*47345*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47348*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47351*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47368*/         /*SwitchType*/ 42, MVT::v4f32,// ->47412
/*47370*/           OPC_EmitMergeInputChains1_0,
/*47371*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47374*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47377*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47380*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47383*/           OPC_EmitInteger, MVT::i1, 0, 
/*47386*/           OPC_EmitInteger, MVT::i1, 0, 
/*47389*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47392*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47412*/         0, // EndSwitchType
/*47413*/       0, /*End of Scope*/
/*47414*/     /*Scope*/ 23|128,6/*791*/, /*->48207*/
/*47416*/       OPC_CheckChild1Integer, 101|128,3/*485*/, 
/*47419*/       OPC_RecordChild2, // #1 = $addr
/*47420*/       OPC_Scope, 27|128,1/*155*/, /*->47578*/ // 5 children in Scope
/*47423*/         OPC_CheckChild2Type, MVT::f32,
/*47425*/         OPC_RecordChild3, // #2 = $rsrc
/*47426*/         OPC_CheckChild3Type, MVT::v8i32,
/*47428*/         OPC_RecordChild4, // #3 = $sampler
/*47429*/         OPC_RecordChild5, // #4 = $dmask
/*47430*/         OPC_RecordChild6, // #5 = $unorm
/*47431*/         OPC_RecordChild7, // #6 = $glc
/*47432*/         OPC_MoveChild, 8,
/*47434*/         OPC_RecordNode, // #7 = $slc
/*47435*/         OPC_MoveParent,
/*47436*/         OPC_MoveChild, 9,
/*47438*/         OPC_RecordNode, // #8 = $lwe
/*47439*/         OPC_MoveParent,
/*47440*/         OPC_MoveChild, 10,
/*47442*/         OPC_RecordNode, // #9 = $da
/*47443*/         OPC_MoveParent,
/*47444*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47489
/*47447*/           OPC_EmitMergeInputChains1_0,
/*47448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47460*/           OPC_EmitInteger, MVT::i1, 0, 
/*47463*/           OPC_EmitInteger, MVT::i1, 0, 
/*47466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47489*/         /*SwitchType*/ 42, MVT::v2f32,// ->47533
/*47491*/           OPC_EmitMergeInputChains1_0,
/*47492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47504*/           OPC_EmitInteger, MVT::i1, 0, 
/*47507*/           OPC_EmitInteger, MVT::i1, 0, 
/*47510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47533*/         /*SwitchType*/ 42, MVT::v4f32,// ->47577
/*47535*/           OPC_EmitMergeInputChains1_0,
/*47536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47548*/           OPC_EmitInteger, MVT::i1, 0, 
/*47551*/           OPC_EmitInteger, MVT::i1, 0, 
/*47554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47577*/         0, // EndSwitchType
/*47578*/       /*Scope*/ 27|128,1/*155*/, /*->47735*/
/*47580*/         OPC_CheckChild2Type, MVT::v2f32,
/*47582*/         OPC_RecordChild3, // #2 = $rsrc
/*47583*/         OPC_CheckChild3Type, MVT::v8i32,
/*47585*/         OPC_RecordChild4, // #3 = $sampler
/*47586*/         OPC_RecordChild5, // #4 = $dmask
/*47587*/         OPC_RecordChild6, // #5 = $unorm
/*47588*/         OPC_RecordChild7, // #6 = $glc
/*47589*/         OPC_MoveChild, 8,
/*47591*/         OPC_RecordNode, // #7 = $slc
/*47592*/         OPC_MoveParent,
/*47593*/         OPC_MoveChild, 9,
/*47595*/         OPC_RecordNode, // #8 = $lwe
/*47596*/         OPC_MoveParent,
/*47597*/         OPC_MoveChild, 10,
/*47599*/         OPC_RecordNode, // #9 = $da
/*47600*/         OPC_MoveParent,
/*47601*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47646
/*47604*/           OPC_EmitMergeInputChains1_0,
/*47605*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47611*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47614*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47617*/           OPC_EmitInteger, MVT::i1, 0, 
/*47620*/           OPC_EmitInteger, MVT::i1, 0, 
/*47623*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47626*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47629*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47646*/         /*SwitchType*/ 42, MVT::v2f32,// ->47690
/*47648*/           OPC_EmitMergeInputChains1_0,
/*47649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47661*/           OPC_EmitInteger, MVT::i1, 0, 
/*47664*/           OPC_EmitInteger, MVT::i1, 0, 
/*47667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47690*/         /*SwitchType*/ 42, MVT::v4f32,// ->47734
/*47692*/           OPC_EmitMergeInputChains1_0,
/*47693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47705*/           OPC_EmitInteger, MVT::i1, 0, 
/*47708*/           OPC_EmitInteger, MVT::i1, 0, 
/*47711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47734*/         0, // EndSwitchType
/*47735*/       /*Scope*/ 27|128,1/*155*/, /*->47892*/
/*47737*/         OPC_CheckChild2Type, MVT::v4f32,
/*47739*/         OPC_RecordChild3, // #2 = $rsrc
/*47740*/         OPC_CheckChild3Type, MVT::v8i32,
/*47742*/         OPC_RecordChild4, // #3 = $sampler
/*47743*/         OPC_RecordChild5, // #4 = $dmask
/*47744*/         OPC_RecordChild6, // #5 = $unorm
/*47745*/         OPC_RecordChild7, // #6 = $glc
/*47746*/         OPC_MoveChild, 8,
/*47748*/         OPC_RecordNode, // #7 = $slc
/*47749*/         OPC_MoveParent,
/*47750*/         OPC_MoveChild, 9,
/*47752*/         OPC_RecordNode, // #8 = $lwe
/*47753*/         OPC_MoveParent,
/*47754*/         OPC_MoveChild, 10,
/*47756*/         OPC_RecordNode, // #9 = $da
/*47757*/         OPC_MoveParent,
/*47758*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47803
/*47761*/           OPC_EmitMergeInputChains1_0,
/*47762*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47765*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47768*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47771*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47774*/           OPC_EmitInteger, MVT::i1, 0, 
/*47777*/           OPC_EmitInteger, MVT::i1, 0, 
/*47780*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47783*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47786*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47803*/         /*SwitchType*/ 42, MVT::v2f32,// ->47847
/*47805*/           OPC_EmitMergeInputChains1_0,
/*47806*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47809*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47812*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47815*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47818*/           OPC_EmitInteger, MVT::i1, 0, 
/*47821*/           OPC_EmitInteger, MVT::i1, 0, 
/*47824*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47827*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47830*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47847*/         /*SwitchType*/ 42, MVT::v4f32,// ->47891
/*47849*/           OPC_EmitMergeInputChains1_0,
/*47850*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47853*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47856*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47859*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47862*/           OPC_EmitInteger, MVT::i1, 0, 
/*47865*/           OPC_EmitInteger, MVT::i1, 0, 
/*47868*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47871*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47874*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47891*/         0, // EndSwitchType
/*47892*/       /*Scope*/ 27|128,1/*155*/, /*->48049*/
/*47894*/         OPC_CheckChild2Type, MVT::v8f32,
/*47896*/         OPC_RecordChild3, // #2 = $rsrc
/*47897*/         OPC_CheckChild3Type, MVT::v8i32,
/*47899*/         OPC_RecordChild4, // #3 = $sampler
/*47900*/         OPC_RecordChild5, // #4 = $dmask
/*47901*/         OPC_RecordChild6, // #5 = $unorm
/*47902*/         OPC_RecordChild7, // #6 = $glc
/*47903*/         OPC_MoveChild, 8,
/*47905*/         OPC_RecordNode, // #7 = $slc
/*47906*/         OPC_MoveParent,
/*47907*/         OPC_MoveChild, 9,
/*47909*/         OPC_RecordNode, // #8 = $lwe
/*47910*/         OPC_MoveParent,
/*47911*/         OPC_MoveChild, 10,
/*47913*/         OPC_RecordNode, // #9 = $da
/*47914*/         OPC_MoveParent,
/*47915*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47960
/*47918*/           OPC_EmitMergeInputChains1_0,
/*47919*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47931*/           OPC_EmitInteger, MVT::i1, 0, 
/*47934*/           OPC_EmitInteger, MVT::i1, 0, 
/*47937*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47940*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47960*/         /*SwitchType*/ 42, MVT::v2f32,// ->48004
/*47962*/           OPC_EmitMergeInputChains1_0,
/*47963*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47966*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47969*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47972*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47975*/           OPC_EmitInteger, MVT::i1, 0, 
/*47978*/           OPC_EmitInteger, MVT::i1, 0, 
/*47981*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47984*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48004*/         /*SwitchType*/ 42, MVT::v4f32,// ->48048
/*48006*/           OPC_EmitMergeInputChains1_0,
/*48007*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48010*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48013*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48016*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48019*/           OPC_EmitInteger, MVT::i1, 0, 
/*48022*/           OPC_EmitInteger, MVT::i1, 0, 
/*48025*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48028*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48048*/         0, // EndSwitchType
/*48049*/       /*Scope*/ 27|128,1/*155*/, /*->48206*/
/*48051*/         OPC_CheckChild2Type, MVT::v16f32,
/*48053*/         OPC_RecordChild3, // #2 = $rsrc
/*48054*/         OPC_CheckChild3Type, MVT::v8i32,
/*48056*/         OPC_RecordChild4, // #3 = $sampler
/*48057*/         OPC_RecordChild5, // #4 = $dmask
/*48058*/         OPC_RecordChild6, // #5 = $unorm
/*48059*/         OPC_RecordChild7, // #6 = $glc
/*48060*/         OPC_MoveChild, 8,
/*48062*/         OPC_RecordNode, // #7 = $slc
/*48063*/         OPC_MoveParent,
/*48064*/         OPC_MoveChild, 9,
/*48066*/         OPC_RecordNode, // #8 = $lwe
/*48067*/         OPC_MoveParent,
/*48068*/         OPC_MoveChild, 10,
/*48070*/         OPC_RecordNode, // #9 = $da
/*48071*/         OPC_MoveParent,
/*48072*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48117
/*48075*/           OPC_EmitMergeInputChains1_0,
/*48076*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48079*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48082*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48085*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48088*/           OPC_EmitInteger, MVT::i1, 0, 
/*48091*/           OPC_EmitInteger, MVT::i1, 0, 
/*48094*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48097*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48100*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48117*/         /*SwitchType*/ 42, MVT::v2f32,// ->48161
/*48119*/           OPC_EmitMergeInputChains1_0,
/*48120*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48123*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48126*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48129*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48132*/           OPC_EmitInteger, MVT::i1, 0, 
/*48135*/           OPC_EmitInteger, MVT::i1, 0, 
/*48138*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48141*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48161*/         /*SwitchType*/ 42, MVT::v4f32,// ->48205
/*48163*/           OPC_EmitMergeInputChains1_0,
/*48164*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48167*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48170*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48173*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48176*/           OPC_EmitInteger, MVT::i1, 0, 
/*48179*/           OPC_EmitInteger, MVT::i1, 0, 
/*48182*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48185*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48188*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48205*/         0, // EndSwitchType
/*48206*/       0, /*End of Scope*/
/*48207*/     /*Scope*/ 23|128,6/*791*/, /*->49000*/
/*48209*/       OPC_CheckChild1Integer, 105|128,3/*489*/, 
/*48212*/       OPC_RecordChild2, // #1 = $addr
/*48213*/       OPC_Scope, 27|128,1/*155*/, /*->48371*/ // 5 children in Scope
/*48216*/         OPC_CheckChild2Type, MVT::f32,
/*48218*/         OPC_RecordChild3, // #2 = $rsrc
/*48219*/         OPC_CheckChild3Type, MVT::v8i32,
/*48221*/         OPC_RecordChild4, // #3 = $sampler
/*48222*/         OPC_RecordChild5, // #4 = $dmask
/*48223*/         OPC_RecordChild6, // #5 = $unorm
/*48224*/         OPC_RecordChild7, // #6 = $glc
/*48225*/         OPC_MoveChild, 8,
/*48227*/         OPC_RecordNode, // #7 = $slc
/*48228*/         OPC_MoveParent,
/*48229*/         OPC_MoveChild, 9,
/*48231*/         OPC_RecordNode, // #8 = $lwe
/*48232*/         OPC_MoveParent,
/*48233*/         OPC_MoveChild, 10,
/*48235*/         OPC_RecordNode, // #9 = $da
/*48236*/         OPC_MoveParent,
/*48237*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48282
/*48240*/           OPC_EmitMergeInputChains1_0,
/*48241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48253*/           OPC_EmitInteger, MVT::i1, 0, 
/*48256*/           OPC_EmitInteger, MVT::i1, 0, 
/*48259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48282*/         /*SwitchType*/ 42, MVT::v2f32,// ->48326
/*48284*/           OPC_EmitMergeInputChains1_0,
/*48285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48297*/           OPC_EmitInteger, MVT::i1, 0, 
/*48300*/           OPC_EmitInteger, MVT::i1, 0, 
/*48303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48326*/         /*SwitchType*/ 42, MVT::v4f32,// ->48370
/*48328*/           OPC_EmitMergeInputChains1_0,
/*48329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48341*/           OPC_EmitInteger, MVT::i1, 0, 
/*48344*/           OPC_EmitInteger, MVT::i1, 0, 
/*48347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48370*/         0, // EndSwitchType
/*48371*/       /*Scope*/ 27|128,1/*155*/, /*->48528*/
/*48373*/         OPC_CheckChild2Type, MVT::v2f32,
/*48375*/         OPC_RecordChild3, // #2 = $rsrc
/*48376*/         OPC_CheckChild3Type, MVT::v8i32,
/*48378*/         OPC_RecordChild4, // #3 = $sampler
/*48379*/         OPC_RecordChild5, // #4 = $dmask
/*48380*/         OPC_RecordChild6, // #5 = $unorm
/*48381*/         OPC_RecordChild7, // #6 = $glc
/*48382*/         OPC_MoveChild, 8,
/*48384*/         OPC_RecordNode, // #7 = $slc
/*48385*/         OPC_MoveParent,
/*48386*/         OPC_MoveChild, 9,
/*48388*/         OPC_RecordNode, // #8 = $lwe
/*48389*/         OPC_MoveParent,
/*48390*/         OPC_MoveChild, 10,
/*48392*/         OPC_RecordNode, // #9 = $da
/*48393*/         OPC_MoveParent,
/*48394*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48439
/*48397*/           OPC_EmitMergeInputChains1_0,
/*48398*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48401*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48404*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48407*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48410*/           OPC_EmitInteger, MVT::i1, 0, 
/*48413*/           OPC_EmitInteger, MVT::i1, 0, 
/*48416*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48419*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48439*/         /*SwitchType*/ 42, MVT::v2f32,// ->48483
/*48441*/           OPC_EmitMergeInputChains1_0,
/*48442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48454*/           OPC_EmitInteger, MVT::i1, 0, 
/*48457*/           OPC_EmitInteger, MVT::i1, 0, 
/*48460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48483*/         /*SwitchType*/ 42, MVT::v4f32,// ->48527
/*48485*/           OPC_EmitMergeInputChains1_0,
/*48486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48498*/           OPC_EmitInteger, MVT::i1, 0, 
/*48501*/           OPC_EmitInteger, MVT::i1, 0, 
/*48504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48527*/         0, // EndSwitchType
/*48528*/       /*Scope*/ 27|128,1/*155*/, /*->48685*/
/*48530*/         OPC_CheckChild2Type, MVT::v4f32,
/*48532*/         OPC_RecordChild3, // #2 = $rsrc
/*48533*/         OPC_CheckChild3Type, MVT::v8i32,
/*48535*/         OPC_RecordChild4, // #3 = $sampler
/*48536*/         OPC_RecordChild5, // #4 = $dmask
/*48537*/         OPC_RecordChild6, // #5 = $unorm
/*48538*/         OPC_RecordChild7, // #6 = $glc
/*48539*/         OPC_MoveChild, 8,
/*48541*/         OPC_RecordNode, // #7 = $slc
/*48542*/         OPC_MoveParent,
/*48543*/         OPC_MoveChild, 9,
/*48545*/         OPC_RecordNode, // #8 = $lwe
/*48546*/         OPC_MoveParent,
/*48547*/         OPC_MoveChild, 10,
/*48549*/         OPC_RecordNode, // #9 = $da
/*48550*/         OPC_MoveParent,
/*48551*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48596
/*48554*/           OPC_EmitMergeInputChains1_0,
/*48555*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48558*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48561*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48564*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48567*/           OPC_EmitInteger, MVT::i1, 0, 
/*48570*/           OPC_EmitInteger, MVT::i1, 0, 
/*48573*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48576*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48579*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48596*/         /*SwitchType*/ 42, MVT::v2f32,// ->48640
/*48598*/           OPC_EmitMergeInputChains1_0,
/*48599*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48602*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48605*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48608*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48611*/           OPC_EmitInteger, MVT::i1, 0, 
/*48614*/           OPC_EmitInteger, MVT::i1, 0, 
/*48617*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48620*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48623*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48640*/         /*SwitchType*/ 42, MVT::v4f32,// ->48684
/*48642*/           OPC_EmitMergeInputChains1_0,
/*48643*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48649*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48652*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48655*/           OPC_EmitInteger, MVT::i1, 0, 
/*48658*/           OPC_EmitInteger, MVT::i1, 0, 
/*48661*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48664*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48667*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48684*/         0, // EndSwitchType
/*48685*/       /*Scope*/ 27|128,1/*155*/, /*->48842*/
/*48687*/         OPC_CheckChild2Type, MVT::v8f32,
/*48689*/         OPC_RecordChild3, // #2 = $rsrc
/*48690*/         OPC_CheckChild3Type, MVT::v8i32,
/*48692*/         OPC_RecordChild4, // #3 = $sampler
/*48693*/         OPC_RecordChild5, // #4 = $dmask
/*48694*/         OPC_RecordChild6, // #5 = $unorm
/*48695*/         OPC_RecordChild7, // #6 = $glc
/*48696*/         OPC_MoveChild, 8,
/*48698*/         OPC_RecordNode, // #7 = $slc
/*48699*/         OPC_MoveParent,
/*48700*/         OPC_MoveChild, 9,
/*48702*/         OPC_RecordNode, // #8 = $lwe
/*48703*/         OPC_MoveParent,
/*48704*/         OPC_MoveChild, 10,
/*48706*/         OPC_RecordNode, // #9 = $da
/*48707*/         OPC_MoveParent,
/*48708*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48753
/*48711*/           OPC_EmitMergeInputChains1_0,
/*48712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48715*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48718*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48721*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48724*/           OPC_EmitInteger, MVT::i1, 0, 
/*48727*/           OPC_EmitInteger, MVT::i1, 0, 
/*48730*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48733*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48753*/         /*SwitchType*/ 42, MVT::v2f32,// ->48797
/*48755*/           OPC_EmitMergeInputChains1_0,
/*48756*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48759*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48762*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48768*/           OPC_EmitInteger, MVT::i1, 0, 
/*48771*/           OPC_EmitInteger, MVT::i1, 0, 
/*48774*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48777*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48797*/         /*SwitchType*/ 42, MVT::v4f32,// ->48841
/*48799*/           OPC_EmitMergeInputChains1_0,
/*48800*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48803*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48812*/           OPC_EmitInteger, MVT::i1, 0, 
/*48815*/           OPC_EmitInteger, MVT::i1, 0, 
/*48818*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48821*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48841*/         0, // EndSwitchType
/*48842*/       /*Scope*/ 27|128,1/*155*/, /*->48999*/
/*48844*/         OPC_CheckChild2Type, MVT::v16f32,
/*48846*/         OPC_RecordChild3, // #2 = $rsrc
/*48847*/         OPC_CheckChild3Type, MVT::v8i32,
/*48849*/         OPC_RecordChild4, // #3 = $sampler
/*48850*/         OPC_RecordChild5, // #4 = $dmask
/*48851*/         OPC_RecordChild6, // #5 = $unorm
/*48852*/         OPC_RecordChild7, // #6 = $glc
/*48853*/         OPC_MoveChild, 8,
/*48855*/         OPC_RecordNode, // #7 = $slc
/*48856*/         OPC_MoveParent,
/*48857*/         OPC_MoveChild, 9,
/*48859*/         OPC_RecordNode, // #8 = $lwe
/*48860*/         OPC_MoveParent,
/*48861*/         OPC_MoveChild, 10,
/*48863*/         OPC_RecordNode, // #9 = $da
/*48864*/         OPC_MoveParent,
/*48865*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48910
/*48868*/           OPC_EmitMergeInputChains1_0,
/*48869*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48872*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48875*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48878*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48881*/           OPC_EmitInteger, MVT::i1, 0, 
/*48884*/           OPC_EmitInteger, MVT::i1, 0, 
/*48887*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48890*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48910*/         /*SwitchType*/ 42, MVT::v2f32,// ->48954
/*48912*/           OPC_EmitMergeInputChains1_0,
/*48913*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48916*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48919*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48922*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48925*/           OPC_EmitInteger, MVT::i1, 0, 
/*48928*/           OPC_EmitInteger, MVT::i1, 0, 
/*48931*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48934*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48954*/         /*SwitchType*/ 42, MVT::v4f32,// ->48998
/*48956*/           OPC_EmitMergeInputChains1_0,
/*48957*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48960*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48963*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48966*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48969*/           OPC_EmitInteger, MVT::i1, 0, 
/*48972*/           OPC_EmitInteger, MVT::i1, 0, 
/*48975*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48978*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48998*/         0, // EndSwitchType
/*48999*/       0, /*End of Scope*/
/*49000*/     /*Scope*/ 23|128,6/*791*/, /*->49793*/
/*49002*/       OPC_CheckChild1Integer, 104|128,3/*488*/, 
/*49005*/       OPC_RecordChild2, // #1 = $addr
/*49006*/       OPC_Scope, 27|128,1/*155*/, /*->49164*/ // 5 children in Scope
/*49009*/         OPC_CheckChild2Type, MVT::f32,
/*49011*/         OPC_RecordChild3, // #2 = $rsrc
/*49012*/         OPC_CheckChild3Type, MVT::v8i32,
/*49014*/         OPC_RecordChild4, // #3 = $sampler
/*49015*/         OPC_RecordChild5, // #4 = $dmask
/*49016*/         OPC_RecordChild6, // #5 = $unorm
/*49017*/         OPC_RecordChild7, // #6 = $glc
/*49018*/         OPC_MoveChild, 8,
/*49020*/         OPC_RecordNode, // #7 = $slc
/*49021*/         OPC_MoveParent,
/*49022*/         OPC_MoveChild, 9,
/*49024*/         OPC_RecordNode, // #8 = $lwe
/*49025*/         OPC_MoveParent,
/*49026*/         OPC_MoveChild, 10,
/*49028*/         OPC_RecordNode, // #9 = $da
/*49029*/         OPC_MoveParent,
/*49030*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49075
/*49033*/           OPC_EmitMergeInputChains1_0,
/*49034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49046*/           OPC_EmitInteger, MVT::i1, 0, 
/*49049*/           OPC_EmitInteger, MVT::i1, 0, 
/*49052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49075*/         /*SwitchType*/ 42, MVT::v2f32,// ->49119
/*49077*/           OPC_EmitMergeInputChains1_0,
/*49078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49090*/           OPC_EmitInteger, MVT::i1, 0, 
/*49093*/           OPC_EmitInteger, MVT::i1, 0, 
/*49096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49119*/         /*SwitchType*/ 42, MVT::v4f32,// ->49163
/*49121*/           OPC_EmitMergeInputChains1_0,
/*49122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49134*/           OPC_EmitInteger, MVT::i1, 0, 
/*49137*/           OPC_EmitInteger, MVT::i1, 0, 
/*49140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49163*/         0, // EndSwitchType
/*49164*/       /*Scope*/ 27|128,1/*155*/, /*->49321*/
/*49166*/         OPC_CheckChild2Type, MVT::v2f32,
/*49168*/         OPC_RecordChild3, // #2 = $rsrc
/*49169*/         OPC_CheckChild3Type, MVT::v8i32,
/*49171*/         OPC_RecordChild4, // #3 = $sampler
/*49172*/         OPC_RecordChild5, // #4 = $dmask
/*49173*/         OPC_RecordChild6, // #5 = $unorm
/*49174*/         OPC_RecordChild7, // #6 = $glc
/*49175*/         OPC_MoveChild, 8,
/*49177*/         OPC_RecordNode, // #7 = $slc
/*49178*/         OPC_MoveParent,
/*49179*/         OPC_MoveChild, 9,
/*49181*/         OPC_RecordNode, // #8 = $lwe
/*49182*/         OPC_MoveParent,
/*49183*/         OPC_MoveChild, 10,
/*49185*/         OPC_RecordNode, // #9 = $da
/*49186*/         OPC_MoveParent,
/*49187*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49232
/*49190*/           OPC_EmitMergeInputChains1_0,
/*49191*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49194*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49197*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49200*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49203*/           OPC_EmitInteger, MVT::i1, 0, 
/*49206*/           OPC_EmitInteger, MVT::i1, 0, 
/*49209*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49212*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49232*/         /*SwitchType*/ 42, MVT::v2f32,// ->49276
/*49234*/           OPC_EmitMergeInputChains1_0,
/*49235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49247*/           OPC_EmitInteger, MVT::i1, 0, 
/*49250*/           OPC_EmitInteger, MVT::i1, 0, 
/*49253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49276*/         /*SwitchType*/ 42, MVT::v4f32,// ->49320
/*49278*/           OPC_EmitMergeInputChains1_0,
/*49279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49291*/           OPC_EmitInteger, MVT::i1, 0, 
/*49294*/           OPC_EmitInteger, MVT::i1, 0, 
/*49297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49320*/         0, // EndSwitchType
/*49321*/       /*Scope*/ 27|128,1/*155*/, /*->49478*/
/*49323*/         OPC_CheckChild2Type, MVT::v4f32,
/*49325*/         OPC_RecordChild3, // #2 = $rsrc
/*49326*/         OPC_CheckChild3Type, MVT::v8i32,
/*49328*/         OPC_RecordChild4, // #3 = $sampler
/*49329*/         OPC_RecordChild5, // #4 = $dmask
/*49330*/         OPC_RecordChild6, // #5 = $unorm
/*49331*/         OPC_RecordChild7, // #6 = $glc
/*49332*/         OPC_MoveChild, 8,
/*49334*/         OPC_RecordNode, // #7 = $slc
/*49335*/         OPC_MoveParent,
/*49336*/         OPC_MoveChild, 9,
/*49338*/         OPC_RecordNode, // #8 = $lwe
/*49339*/         OPC_MoveParent,
/*49340*/         OPC_MoveChild, 10,
/*49342*/         OPC_RecordNode, // #9 = $da
/*49343*/         OPC_MoveParent,
/*49344*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49389
/*49347*/           OPC_EmitMergeInputChains1_0,
/*49348*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49351*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49354*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49357*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49360*/           OPC_EmitInteger, MVT::i1, 0, 
/*49363*/           OPC_EmitInteger, MVT::i1, 0, 
/*49366*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49369*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49372*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49389*/         /*SwitchType*/ 42, MVT::v2f32,// ->49433
/*49391*/           OPC_EmitMergeInputChains1_0,
/*49392*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49395*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49404*/           OPC_EmitInteger, MVT::i1, 0, 
/*49407*/           OPC_EmitInteger, MVT::i1, 0, 
/*49410*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49413*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49416*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49433*/         /*SwitchType*/ 42, MVT::v4f32,// ->49477
/*49435*/           OPC_EmitMergeInputChains1_0,
/*49436*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49439*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49442*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49445*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49448*/           OPC_EmitInteger, MVT::i1, 0, 
/*49451*/           OPC_EmitInteger, MVT::i1, 0, 
/*49454*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49457*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49460*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49477*/         0, // EndSwitchType
/*49478*/       /*Scope*/ 27|128,1/*155*/, /*->49635*/
/*49480*/         OPC_CheckChild2Type, MVT::v8f32,
/*49482*/         OPC_RecordChild3, // #2 = $rsrc
/*49483*/         OPC_CheckChild3Type, MVT::v8i32,
/*49485*/         OPC_RecordChild4, // #3 = $sampler
/*49486*/         OPC_RecordChild5, // #4 = $dmask
/*49487*/         OPC_RecordChild6, // #5 = $unorm
/*49488*/         OPC_RecordChild7, // #6 = $glc
/*49489*/         OPC_MoveChild, 8,
/*49491*/         OPC_RecordNode, // #7 = $slc
/*49492*/         OPC_MoveParent,
/*49493*/         OPC_MoveChild, 9,
/*49495*/         OPC_RecordNode, // #8 = $lwe
/*49496*/         OPC_MoveParent,
/*49497*/         OPC_MoveChild, 10,
/*49499*/         OPC_RecordNode, // #9 = $da
/*49500*/         OPC_MoveParent,
/*49501*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49546
/*49504*/           OPC_EmitMergeInputChains1_0,
/*49505*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49514*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49517*/           OPC_EmitInteger, MVT::i1, 0, 
/*49520*/           OPC_EmitInteger, MVT::i1, 0, 
/*49523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49526*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49546*/         /*SwitchType*/ 42, MVT::v2f32,// ->49590
/*49548*/           OPC_EmitMergeInputChains1_0,
/*49549*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49552*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49555*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49558*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49561*/           OPC_EmitInteger, MVT::i1, 0, 
/*49564*/           OPC_EmitInteger, MVT::i1, 0, 
/*49567*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49570*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49573*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49590*/         /*SwitchType*/ 42, MVT::v4f32,// ->49634
/*49592*/           OPC_EmitMergeInputChains1_0,
/*49593*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49596*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49599*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49602*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49605*/           OPC_EmitInteger, MVT::i1, 0, 
/*49608*/           OPC_EmitInteger, MVT::i1, 0, 
/*49611*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49614*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49634*/         0, // EndSwitchType
/*49635*/       /*Scope*/ 27|128,1/*155*/, /*->49792*/
/*49637*/         OPC_CheckChild2Type, MVT::v16f32,
/*49639*/         OPC_RecordChild3, // #2 = $rsrc
/*49640*/         OPC_CheckChild3Type, MVT::v8i32,
/*49642*/         OPC_RecordChild4, // #3 = $sampler
/*49643*/         OPC_RecordChild5, // #4 = $dmask
/*49644*/         OPC_RecordChild6, // #5 = $unorm
/*49645*/         OPC_RecordChild7, // #6 = $glc
/*49646*/         OPC_MoveChild, 8,
/*49648*/         OPC_RecordNode, // #7 = $slc
/*49649*/         OPC_MoveParent,
/*49650*/         OPC_MoveChild, 9,
/*49652*/         OPC_RecordNode, // #8 = $lwe
/*49653*/         OPC_MoveParent,
/*49654*/         OPC_MoveChild, 10,
/*49656*/         OPC_RecordNode, // #9 = $da
/*49657*/         OPC_MoveParent,
/*49658*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49703
/*49661*/           OPC_EmitMergeInputChains1_0,
/*49662*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49665*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49668*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49671*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49674*/           OPC_EmitInteger, MVT::i1, 0, 
/*49677*/           OPC_EmitInteger, MVT::i1, 0, 
/*49680*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49683*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49686*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49703*/         /*SwitchType*/ 42, MVT::v2f32,// ->49747
/*49705*/           OPC_EmitMergeInputChains1_0,
/*49706*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49709*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49712*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49715*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49718*/           OPC_EmitInteger, MVT::i1, 0, 
/*49721*/           OPC_EmitInteger, MVT::i1, 0, 
/*49724*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49727*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49730*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49747*/         /*SwitchType*/ 42, MVT::v4f32,// ->49791
/*49749*/           OPC_EmitMergeInputChains1_0,
/*49750*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49753*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49756*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49759*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49762*/           OPC_EmitInteger, MVT::i1, 0, 
/*49765*/           OPC_EmitInteger, MVT::i1, 0, 
/*49768*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49771*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49791*/         0, // EndSwitchType
/*49792*/       0, /*End of Scope*/
/*49793*/     /*Scope*/ 23|128,6/*791*/, /*->50586*/
/*49795*/       OPC_CheckChild1Integer, 107|128,3/*491*/, 
/*49798*/       OPC_RecordChild2, // #1 = $addr
/*49799*/       OPC_Scope, 27|128,1/*155*/, /*->49957*/ // 5 children in Scope
/*49802*/         OPC_CheckChild2Type, MVT::f32,
/*49804*/         OPC_RecordChild3, // #2 = $rsrc
/*49805*/         OPC_CheckChild3Type, MVT::v8i32,
/*49807*/         OPC_RecordChild4, // #3 = $sampler
/*49808*/         OPC_RecordChild5, // #4 = $dmask
/*49809*/         OPC_RecordChild6, // #5 = $unorm
/*49810*/         OPC_RecordChild7, // #6 = $glc
/*49811*/         OPC_MoveChild, 8,
/*49813*/         OPC_RecordNode, // #7 = $slc
/*49814*/         OPC_MoveParent,
/*49815*/         OPC_MoveChild, 9,
/*49817*/         OPC_RecordNode, // #8 = $lwe
/*49818*/         OPC_MoveParent,
/*49819*/         OPC_MoveChild, 10,
/*49821*/         OPC_RecordNode, // #9 = $da
/*49822*/         OPC_MoveParent,
/*49823*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49868
/*49826*/           OPC_EmitMergeInputChains1_0,
/*49827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49839*/           OPC_EmitInteger, MVT::i1, 0, 
/*49842*/           OPC_EmitInteger, MVT::i1, 0, 
/*49845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49868*/         /*SwitchType*/ 42, MVT::v2f32,// ->49912
/*49870*/           OPC_EmitMergeInputChains1_0,
/*49871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49883*/           OPC_EmitInteger, MVT::i1, 0, 
/*49886*/           OPC_EmitInteger, MVT::i1, 0, 
/*49889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49912*/         /*SwitchType*/ 42, MVT::v4f32,// ->49956
/*49914*/           OPC_EmitMergeInputChains1_0,
/*49915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49927*/           OPC_EmitInteger, MVT::i1, 0, 
/*49930*/           OPC_EmitInteger, MVT::i1, 0, 
/*49933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49956*/         0, // EndSwitchType
/*49957*/       /*Scope*/ 27|128,1/*155*/, /*->50114*/
/*49959*/         OPC_CheckChild2Type, MVT::v2f32,
/*49961*/         OPC_RecordChild3, // #2 = $rsrc
/*49962*/         OPC_CheckChild3Type, MVT::v8i32,
/*49964*/         OPC_RecordChild4, // #3 = $sampler
/*49965*/         OPC_RecordChild5, // #4 = $dmask
/*49966*/         OPC_RecordChild6, // #5 = $unorm
/*49967*/         OPC_RecordChild7, // #6 = $glc
/*49968*/         OPC_MoveChild, 8,
/*49970*/         OPC_RecordNode, // #7 = $slc
/*49971*/         OPC_MoveParent,
/*49972*/         OPC_MoveChild, 9,
/*49974*/         OPC_RecordNode, // #8 = $lwe
/*49975*/         OPC_MoveParent,
/*49976*/         OPC_MoveChild, 10,
/*49978*/         OPC_RecordNode, // #9 = $da
/*49979*/         OPC_MoveParent,
/*49980*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50025
/*49983*/           OPC_EmitMergeInputChains1_0,
/*49984*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49987*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49990*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49993*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49996*/           OPC_EmitInteger, MVT::i1, 0, 
/*49999*/           OPC_EmitInteger, MVT::i1, 0, 
/*50002*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50005*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50025*/         /*SwitchType*/ 42, MVT::v2f32,// ->50069
/*50027*/           OPC_EmitMergeInputChains1_0,
/*50028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50040*/           OPC_EmitInteger, MVT::i1, 0, 
/*50043*/           OPC_EmitInteger, MVT::i1, 0, 
/*50046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50069*/         /*SwitchType*/ 42, MVT::v4f32,// ->50113
/*50071*/           OPC_EmitMergeInputChains1_0,
/*50072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50084*/           OPC_EmitInteger, MVT::i1, 0, 
/*50087*/           OPC_EmitInteger, MVT::i1, 0, 
/*50090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50113*/         0, // EndSwitchType
/*50114*/       /*Scope*/ 27|128,1/*155*/, /*->50271*/
/*50116*/         OPC_CheckChild2Type, MVT::v4f32,
/*50118*/         OPC_RecordChild3, // #2 = $rsrc
/*50119*/         OPC_CheckChild3Type, MVT::v8i32,
/*50121*/         OPC_RecordChild4, // #3 = $sampler
/*50122*/         OPC_RecordChild5, // #4 = $dmask
/*50123*/         OPC_RecordChild6, // #5 = $unorm
/*50124*/         OPC_RecordChild7, // #6 = $glc
/*50125*/         OPC_MoveChild, 8,
/*50127*/         OPC_RecordNode, // #7 = $slc
/*50128*/         OPC_MoveParent,
/*50129*/         OPC_MoveChild, 9,
/*50131*/         OPC_RecordNode, // #8 = $lwe
/*50132*/         OPC_MoveParent,
/*50133*/         OPC_MoveChild, 10,
/*50135*/         OPC_RecordNode, // #9 = $da
/*50136*/         OPC_MoveParent,
/*50137*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50182
/*50140*/           OPC_EmitMergeInputChains1_0,
/*50141*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50144*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50147*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50150*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50153*/           OPC_EmitInteger, MVT::i1, 0, 
/*50156*/           OPC_EmitInteger, MVT::i1, 0, 
/*50159*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50162*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50165*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50182*/         /*SwitchType*/ 42, MVT::v2f32,// ->50226
/*50184*/           OPC_EmitMergeInputChains1_0,
/*50185*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50188*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50191*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50194*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50197*/           OPC_EmitInteger, MVT::i1, 0, 
/*50200*/           OPC_EmitInteger, MVT::i1, 0, 
/*50203*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50206*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50209*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50226*/         /*SwitchType*/ 42, MVT::v4f32,// ->50270
/*50228*/           OPC_EmitMergeInputChains1_0,
/*50229*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50232*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50235*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50238*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50241*/           OPC_EmitInteger, MVT::i1, 0, 
/*50244*/           OPC_EmitInteger, MVT::i1, 0, 
/*50247*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50250*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50270*/         0, // EndSwitchType
/*50271*/       /*Scope*/ 27|128,1/*155*/, /*->50428*/
/*50273*/         OPC_CheckChild2Type, MVT::v8f32,
/*50275*/         OPC_RecordChild3, // #2 = $rsrc
/*50276*/         OPC_CheckChild3Type, MVT::v8i32,
/*50278*/         OPC_RecordChild4, // #3 = $sampler
/*50279*/         OPC_RecordChild5, // #4 = $dmask
/*50280*/         OPC_RecordChild6, // #5 = $unorm
/*50281*/         OPC_RecordChild7, // #6 = $glc
/*50282*/         OPC_MoveChild, 8,
/*50284*/         OPC_RecordNode, // #7 = $slc
/*50285*/         OPC_MoveParent,
/*50286*/         OPC_MoveChild, 9,
/*50288*/         OPC_RecordNode, // #8 = $lwe
/*50289*/         OPC_MoveParent,
/*50290*/         OPC_MoveChild, 10,
/*50292*/         OPC_RecordNode, // #9 = $da
/*50293*/         OPC_MoveParent,
/*50294*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50339
/*50297*/           OPC_EmitMergeInputChains1_0,
/*50298*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50301*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50304*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50307*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50310*/           OPC_EmitInteger, MVT::i1, 0, 
/*50313*/           OPC_EmitInteger, MVT::i1, 0, 
/*50316*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50319*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50339*/         /*SwitchType*/ 42, MVT::v2f32,// ->50383
/*50341*/           OPC_EmitMergeInputChains1_0,
/*50342*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50351*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50354*/           OPC_EmitInteger, MVT::i1, 0, 
/*50357*/           OPC_EmitInteger, MVT::i1, 0, 
/*50360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50363*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50383*/         /*SwitchType*/ 42, MVT::v4f32,// ->50427
/*50385*/           OPC_EmitMergeInputChains1_0,
/*50386*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50392*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50395*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50398*/           OPC_EmitInteger, MVT::i1, 0, 
/*50401*/           OPC_EmitInteger, MVT::i1, 0, 
/*50404*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50407*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50427*/         0, // EndSwitchType
/*50428*/       /*Scope*/ 27|128,1/*155*/, /*->50585*/
/*50430*/         OPC_CheckChild2Type, MVT::v16f32,
/*50432*/         OPC_RecordChild3, // #2 = $rsrc
/*50433*/         OPC_CheckChild3Type, MVT::v8i32,
/*50435*/         OPC_RecordChild4, // #3 = $sampler
/*50436*/         OPC_RecordChild5, // #4 = $dmask
/*50437*/         OPC_RecordChild6, // #5 = $unorm
/*50438*/         OPC_RecordChild7, // #6 = $glc
/*50439*/         OPC_MoveChild, 8,
/*50441*/         OPC_RecordNode, // #7 = $slc
/*50442*/         OPC_MoveParent,
/*50443*/         OPC_MoveChild, 9,
/*50445*/         OPC_RecordNode, // #8 = $lwe
/*50446*/         OPC_MoveParent,
/*50447*/         OPC_MoveChild, 10,
/*50449*/         OPC_RecordNode, // #9 = $da
/*50450*/         OPC_MoveParent,
/*50451*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50496
/*50454*/           OPC_EmitMergeInputChains1_0,
/*50455*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50458*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50461*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50464*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50467*/           OPC_EmitInteger, MVT::i1, 0, 
/*50470*/           OPC_EmitInteger, MVT::i1, 0, 
/*50473*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50476*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50479*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50496*/         /*SwitchType*/ 42, MVT::v2f32,// ->50540
/*50498*/           OPC_EmitMergeInputChains1_0,
/*50499*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50502*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50505*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50508*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50511*/           OPC_EmitInteger, MVT::i1, 0, 
/*50514*/           OPC_EmitInteger, MVT::i1, 0, 
/*50517*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50520*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50540*/         /*SwitchType*/ 42, MVT::v4f32,// ->50584
/*50542*/           OPC_EmitMergeInputChains1_0,
/*50543*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50546*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50549*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50552*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50555*/           OPC_EmitInteger, MVT::i1, 0, 
/*50558*/           OPC_EmitInteger, MVT::i1, 0, 
/*50561*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50564*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50584*/         0, // EndSwitchType
/*50585*/       0, /*End of Scope*/
/*50586*/     /*Scope*/ 23|128,6/*791*/, /*->51379*/
/*50588*/       OPC_CheckChild1Integer, 75|128,3/*459*/, 
/*50591*/       OPC_RecordChild2, // #1 = $addr
/*50592*/       OPC_Scope, 27|128,1/*155*/, /*->50750*/ // 5 children in Scope
/*50595*/         OPC_CheckChild2Type, MVT::f32,
/*50597*/         OPC_RecordChild3, // #2 = $rsrc
/*50598*/         OPC_CheckChild3Type, MVT::v8i32,
/*50600*/         OPC_RecordChild4, // #3 = $sampler
/*50601*/         OPC_RecordChild5, // #4 = $dmask
/*50602*/         OPC_RecordChild6, // #5 = $unorm
/*50603*/         OPC_RecordChild7, // #6 = $glc
/*50604*/         OPC_MoveChild, 8,
/*50606*/         OPC_RecordNode, // #7 = $slc
/*50607*/         OPC_MoveParent,
/*50608*/         OPC_MoveChild, 9,
/*50610*/         OPC_RecordNode, // #8 = $lwe
/*50611*/         OPC_MoveParent,
/*50612*/         OPC_MoveChild, 10,
/*50614*/         OPC_RecordNode, // #9 = $da
/*50615*/         OPC_MoveParent,
/*50616*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50661
/*50619*/           OPC_EmitMergeInputChains1_0,
/*50620*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50623*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50626*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50629*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50632*/           OPC_EmitInteger, MVT::i1, 0, 
/*50635*/           OPC_EmitInteger, MVT::i1, 0, 
/*50638*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50641*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50644*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50661*/         /*SwitchType*/ 42, MVT::v2f32,// ->50705
/*50663*/           OPC_EmitMergeInputChains1_0,
/*50664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50676*/           OPC_EmitInteger, MVT::i1, 0, 
/*50679*/           OPC_EmitInteger, MVT::i1, 0, 
/*50682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50705*/         /*SwitchType*/ 42, MVT::v4f32,// ->50749
/*50707*/           OPC_EmitMergeInputChains1_0,
/*50708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50720*/           OPC_EmitInteger, MVT::i1, 0, 
/*50723*/           OPC_EmitInteger, MVT::i1, 0, 
/*50726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50749*/         0, // EndSwitchType
/*50750*/       /*Scope*/ 27|128,1/*155*/, /*->50907*/
/*50752*/         OPC_CheckChild2Type, MVT::v2f32,
/*50754*/         OPC_RecordChild3, // #2 = $rsrc
/*50755*/         OPC_CheckChild3Type, MVT::v8i32,
/*50757*/         OPC_RecordChild4, // #3 = $sampler
/*50758*/         OPC_RecordChild5, // #4 = $dmask
/*50759*/         OPC_RecordChild6, // #5 = $unorm
/*50760*/         OPC_RecordChild7, // #6 = $glc
/*50761*/         OPC_MoveChild, 8,
/*50763*/         OPC_RecordNode, // #7 = $slc
/*50764*/         OPC_MoveParent,
/*50765*/         OPC_MoveChild, 9,
/*50767*/         OPC_RecordNode, // #8 = $lwe
/*50768*/         OPC_MoveParent,
/*50769*/         OPC_MoveChild, 10,
/*50771*/         OPC_RecordNode, // #9 = $da
/*50772*/         OPC_MoveParent,
/*50773*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50818
/*50776*/           OPC_EmitMergeInputChains1_0,
/*50777*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50780*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50783*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50786*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50789*/           OPC_EmitInteger, MVT::i1, 0, 
/*50792*/           OPC_EmitInteger, MVT::i1, 0, 
/*50795*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50798*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50818*/         /*SwitchType*/ 42, MVT::v2f32,// ->50862
/*50820*/           OPC_EmitMergeInputChains1_0,
/*50821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50833*/           OPC_EmitInteger, MVT::i1, 0, 
/*50836*/           OPC_EmitInteger, MVT::i1, 0, 
/*50839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50862*/         /*SwitchType*/ 42, MVT::v4f32,// ->50906
/*50864*/           OPC_EmitMergeInputChains1_0,
/*50865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50877*/           OPC_EmitInteger, MVT::i1, 0, 
/*50880*/           OPC_EmitInteger, MVT::i1, 0, 
/*50883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50906*/         0, // EndSwitchType
/*50907*/       /*Scope*/ 27|128,1/*155*/, /*->51064*/
/*50909*/         OPC_CheckChild2Type, MVT::v4f32,
/*50911*/         OPC_RecordChild3, // #2 = $rsrc
/*50912*/         OPC_CheckChild3Type, MVT::v8i32,
/*50914*/         OPC_RecordChild4, // #3 = $sampler
/*50915*/         OPC_RecordChild5, // #4 = $dmask
/*50916*/         OPC_RecordChild6, // #5 = $unorm
/*50917*/         OPC_RecordChild7, // #6 = $glc
/*50918*/         OPC_MoveChild, 8,
/*50920*/         OPC_RecordNode, // #7 = $slc
/*50921*/         OPC_MoveParent,
/*50922*/         OPC_MoveChild, 9,
/*50924*/         OPC_RecordNode, // #8 = $lwe
/*50925*/         OPC_MoveParent,
/*50926*/         OPC_MoveChild, 10,
/*50928*/         OPC_RecordNode, // #9 = $da
/*50929*/         OPC_MoveParent,
/*50930*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50975
/*50933*/           OPC_EmitMergeInputChains1_0,
/*50934*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50937*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50940*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50943*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50946*/           OPC_EmitInteger, MVT::i1, 0, 
/*50949*/           OPC_EmitInteger, MVT::i1, 0, 
/*50952*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50955*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50958*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50975*/         /*SwitchType*/ 42, MVT::v2f32,// ->51019
/*50977*/           OPC_EmitMergeInputChains1_0,
/*50978*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50981*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50984*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50987*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50990*/           OPC_EmitInteger, MVT::i1, 0, 
/*50993*/           OPC_EmitInteger, MVT::i1, 0, 
/*50996*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50999*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51002*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51019*/         /*SwitchType*/ 42, MVT::v4f32,// ->51063
/*51021*/           OPC_EmitMergeInputChains1_0,
/*51022*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51025*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51028*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51031*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51034*/           OPC_EmitInteger, MVT::i1, 0, 
/*51037*/           OPC_EmitInteger, MVT::i1, 0, 
/*51040*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51043*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51046*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51063*/         0, // EndSwitchType
/*51064*/       /*Scope*/ 27|128,1/*155*/, /*->51221*/
/*51066*/         OPC_CheckChild2Type, MVT::v8f32,
/*51068*/         OPC_RecordChild3, // #2 = $rsrc
/*51069*/         OPC_CheckChild3Type, MVT::v8i32,
/*51071*/         OPC_RecordChild4, // #3 = $sampler
/*51072*/         OPC_RecordChild5, // #4 = $dmask
/*51073*/         OPC_RecordChild6, // #5 = $unorm
/*51074*/         OPC_RecordChild7, // #6 = $glc
/*51075*/         OPC_MoveChild, 8,
/*51077*/         OPC_RecordNode, // #7 = $slc
/*51078*/         OPC_MoveParent,
/*51079*/         OPC_MoveChild, 9,
/*51081*/         OPC_RecordNode, // #8 = $lwe
/*51082*/         OPC_MoveParent,
/*51083*/         OPC_MoveChild, 10,
/*51085*/         OPC_RecordNode, // #9 = $da
/*51086*/         OPC_MoveParent,
/*51087*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51132
/*51090*/           OPC_EmitMergeInputChains1_0,
/*51091*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51094*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51097*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51100*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51103*/           OPC_EmitInteger, MVT::i1, 0, 
/*51106*/           OPC_EmitInteger, MVT::i1, 0, 
/*51109*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51112*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51115*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51132*/         /*SwitchType*/ 42, MVT::v2f32,// ->51176
/*51134*/           OPC_EmitMergeInputChains1_0,
/*51135*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51138*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51141*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51144*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51147*/           OPC_EmitInteger, MVT::i1, 0, 
/*51150*/           OPC_EmitInteger, MVT::i1, 0, 
/*51153*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51156*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51176*/         /*SwitchType*/ 42, MVT::v4f32,// ->51220
/*51178*/           OPC_EmitMergeInputChains1_0,
/*51179*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51182*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51185*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51188*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51191*/           OPC_EmitInteger, MVT::i1, 0, 
/*51194*/           OPC_EmitInteger, MVT::i1, 0, 
/*51197*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51200*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51203*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51220*/         0, // EndSwitchType
/*51221*/       /*Scope*/ 27|128,1/*155*/, /*->51378*/
/*51223*/         OPC_CheckChild2Type, MVT::v16f32,
/*51225*/         OPC_RecordChild3, // #2 = $rsrc
/*51226*/         OPC_CheckChild3Type, MVT::v8i32,
/*51228*/         OPC_RecordChild4, // #3 = $sampler
/*51229*/         OPC_RecordChild5, // #4 = $dmask
/*51230*/         OPC_RecordChild6, // #5 = $unorm
/*51231*/         OPC_RecordChild7, // #6 = $glc
/*51232*/         OPC_MoveChild, 8,
/*51234*/         OPC_RecordNode, // #7 = $slc
/*51235*/         OPC_MoveParent,
/*51236*/         OPC_MoveChild, 9,
/*51238*/         OPC_RecordNode, // #8 = $lwe
/*51239*/         OPC_MoveParent,
/*51240*/         OPC_MoveChild, 10,
/*51242*/         OPC_RecordNode, // #9 = $da
/*51243*/         OPC_MoveParent,
/*51244*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51289
/*51247*/           OPC_EmitMergeInputChains1_0,
/*51248*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51251*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51254*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51257*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51260*/           OPC_EmitInteger, MVT::i1, 0, 
/*51263*/           OPC_EmitInteger, MVT::i1, 0, 
/*51266*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51269*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51272*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51289*/         /*SwitchType*/ 42, MVT::v2f32,// ->51333
/*51291*/           OPC_EmitMergeInputChains1_0,
/*51292*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51295*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51298*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51301*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51304*/           OPC_EmitInteger, MVT::i1, 0, 
/*51307*/           OPC_EmitInteger, MVT::i1, 0, 
/*51310*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51313*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51316*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51333*/         /*SwitchType*/ 42, MVT::v4f32,// ->51377
/*51335*/           OPC_EmitMergeInputChains1_0,
/*51336*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51339*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51342*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51345*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51348*/           OPC_EmitInteger, MVT::i1, 0, 
/*51351*/           OPC_EmitInteger, MVT::i1, 0, 
/*51354*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51357*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51360*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51377*/         0, // EndSwitchType
/*51378*/       0, /*End of Scope*/
/*51379*/     /*Scope*/ 23|128,6/*791*/, /*->52172*/
/*51381*/       OPC_CheckChild1Integer, 74|128,3/*458*/, 
/*51384*/       OPC_RecordChild2, // #1 = $addr
/*51385*/       OPC_Scope, 27|128,1/*155*/, /*->51543*/ // 5 children in Scope
/*51388*/         OPC_CheckChild2Type, MVT::f32,
/*51390*/         OPC_RecordChild3, // #2 = $rsrc
/*51391*/         OPC_CheckChild3Type, MVT::v8i32,
/*51393*/         OPC_RecordChild4, // #3 = $sampler
/*51394*/         OPC_RecordChild5, // #4 = $dmask
/*51395*/         OPC_RecordChild6, // #5 = $unorm
/*51396*/         OPC_RecordChild7, // #6 = $glc
/*51397*/         OPC_MoveChild, 8,
/*51399*/         OPC_RecordNode, // #7 = $slc
/*51400*/         OPC_MoveParent,
/*51401*/         OPC_MoveChild, 9,
/*51403*/         OPC_RecordNode, // #8 = $lwe
/*51404*/         OPC_MoveParent,
/*51405*/         OPC_MoveChild, 10,
/*51407*/         OPC_RecordNode, // #9 = $da
/*51408*/         OPC_MoveParent,
/*51409*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51454
/*51412*/           OPC_EmitMergeInputChains1_0,
/*51413*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51416*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51419*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51422*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51425*/           OPC_EmitInteger, MVT::i1, 0, 
/*51428*/           OPC_EmitInteger, MVT::i1, 0, 
/*51431*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51434*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51437*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51454*/         /*SwitchType*/ 42, MVT::v2f32,// ->51498
/*51456*/           OPC_EmitMergeInputChains1_0,
/*51457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51469*/           OPC_EmitInteger, MVT::i1, 0, 
/*51472*/           OPC_EmitInteger, MVT::i1, 0, 
/*51475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51498*/         /*SwitchType*/ 42, MVT::v4f32,// ->51542
/*51500*/           OPC_EmitMergeInputChains1_0,
/*51501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51513*/           OPC_EmitInteger, MVT::i1, 0, 
/*51516*/           OPC_EmitInteger, MVT::i1, 0, 
/*51519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51542*/         0, // EndSwitchType
/*51543*/       /*Scope*/ 27|128,1/*155*/, /*->51700*/
/*51545*/         OPC_CheckChild2Type, MVT::v2f32,
/*51547*/         OPC_RecordChild3, // #2 = $rsrc
/*51548*/         OPC_CheckChild3Type, MVT::v8i32,
/*51550*/         OPC_RecordChild4, // #3 = $sampler
/*51551*/         OPC_RecordChild5, // #4 = $dmask
/*51552*/         OPC_RecordChild6, // #5 = $unorm
/*51553*/         OPC_RecordChild7, // #6 = $glc
/*51554*/         OPC_MoveChild, 8,
/*51556*/         OPC_RecordNode, // #7 = $slc
/*51557*/         OPC_MoveParent,
/*51558*/         OPC_MoveChild, 9,
/*51560*/         OPC_RecordNode, // #8 = $lwe
/*51561*/         OPC_MoveParent,
/*51562*/         OPC_MoveChild, 10,
/*51564*/         OPC_RecordNode, // #9 = $da
/*51565*/         OPC_MoveParent,
/*51566*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51611
/*51569*/           OPC_EmitMergeInputChains1_0,
/*51570*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51573*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51576*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51579*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51582*/           OPC_EmitInteger, MVT::i1, 0, 
/*51585*/           OPC_EmitInteger, MVT::i1, 0, 
/*51588*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51591*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51594*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51611*/         /*SwitchType*/ 42, MVT::v2f32,// ->51655
/*51613*/           OPC_EmitMergeInputChains1_0,
/*51614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51626*/           OPC_EmitInteger, MVT::i1, 0, 
/*51629*/           OPC_EmitInteger, MVT::i1, 0, 
/*51632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51655*/         /*SwitchType*/ 42, MVT::v4f32,// ->51699
/*51657*/           OPC_EmitMergeInputChains1_0,
/*51658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51670*/           OPC_EmitInteger, MVT::i1, 0, 
/*51673*/           OPC_EmitInteger, MVT::i1, 0, 
/*51676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51699*/         0, // EndSwitchType
/*51700*/       /*Scope*/ 27|128,1/*155*/, /*->51857*/
/*51702*/         OPC_CheckChild2Type, MVT::v4f32,
/*51704*/         OPC_RecordChild3, // #2 = $rsrc
/*51705*/         OPC_CheckChild3Type, MVT::v8i32,
/*51707*/         OPC_RecordChild4, // #3 = $sampler
/*51708*/         OPC_RecordChild5, // #4 = $dmask
/*51709*/         OPC_RecordChild6, // #5 = $unorm
/*51710*/         OPC_RecordChild7, // #6 = $glc
/*51711*/         OPC_MoveChild, 8,
/*51713*/         OPC_RecordNode, // #7 = $slc
/*51714*/         OPC_MoveParent,
/*51715*/         OPC_MoveChild, 9,
/*51717*/         OPC_RecordNode, // #8 = $lwe
/*51718*/         OPC_MoveParent,
/*51719*/         OPC_MoveChild, 10,
/*51721*/         OPC_RecordNode, // #9 = $da
/*51722*/         OPC_MoveParent,
/*51723*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51768
/*51726*/           OPC_EmitMergeInputChains1_0,
/*51727*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51730*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51733*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51736*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51739*/           OPC_EmitInteger, MVT::i1, 0, 
/*51742*/           OPC_EmitInteger, MVT::i1, 0, 
/*51745*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51748*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51768*/         /*SwitchType*/ 42, MVT::v2f32,// ->51812
/*51770*/           OPC_EmitMergeInputChains1_0,
/*51771*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51774*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51777*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51780*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51783*/           OPC_EmitInteger, MVT::i1, 0, 
/*51786*/           OPC_EmitInteger, MVT::i1, 0, 
/*51789*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51792*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51795*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51812*/         /*SwitchType*/ 42, MVT::v4f32,// ->51856
/*51814*/           OPC_EmitMergeInputChains1_0,
/*51815*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51818*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51821*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51824*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51827*/           OPC_EmitInteger, MVT::i1, 0, 
/*51830*/           OPC_EmitInteger, MVT::i1, 0, 
/*51833*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51836*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51839*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51856*/         0, // EndSwitchType
/*51857*/       /*Scope*/ 27|128,1/*155*/, /*->52014*/
/*51859*/         OPC_CheckChild2Type, MVT::v8f32,
/*51861*/         OPC_RecordChild3, // #2 = $rsrc
/*51862*/         OPC_CheckChild3Type, MVT::v8i32,
/*51864*/         OPC_RecordChild4, // #3 = $sampler
/*51865*/         OPC_RecordChild5, // #4 = $dmask
/*51866*/         OPC_RecordChild6, // #5 = $unorm
/*51867*/         OPC_RecordChild7, // #6 = $glc
/*51868*/         OPC_MoveChild, 8,
/*51870*/         OPC_RecordNode, // #7 = $slc
/*51871*/         OPC_MoveParent,
/*51872*/         OPC_MoveChild, 9,
/*51874*/         OPC_RecordNode, // #8 = $lwe
/*51875*/         OPC_MoveParent,
/*51876*/         OPC_MoveChild, 10,
/*51878*/         OPC_RecordNode, // #9 = $da
/*51879*/         OPC_MoveParent,
/*51880*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51925
/*51883*/           OPC_EmitMergeInputChains1_0,
/*51884*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51887*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51890*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51893*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51896*/           OPC_EmitInteger, MVT::i1, 0, 
/*51899*/           OPC_EmitInteger, MVT::i1, 0, 
/*51902*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51905*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51908*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51925*/         /*SwitchType*/ 42, MVT::v2f32,// ->51969
/*51927*/           OPC_EmitMergeInputChains1_0,
/*51928*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51931*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51934*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51937*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51940*/           OPC_EmitInteger, MVT::i1, 0, 
/*51943*/           OPC_EmitInteger, MVT::i1, 0, 
/*51946*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51949*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51952*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51969*/         /*SwitchType*/ 42, MVT::v4f32,// ->52013
/*51971*/           OPC_EmitMergeInputChains1_0,
/*51972*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51975*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51978*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51981*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51984*/           OPC_EmitInteger, MVT::i1, 0, 
/*51987*/           OPC_EmitInteger, MVT::i1, 0, 
/*51990*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51993*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51996*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52013*/         0, // EndSwitchType
/*52014*/       /*Scope*/ 27|128,1/*155*/, /*->52171*/
/*52016*/         OPC_CheckChild2Type, MVT::v16f32,
/*52018*/         OPC_RecordChild3, // #2 = $rsrc
/*52019*/         OPC_CheckChild3Type, MVT::v8i32,
/*52021*/         OPC_RecordChild4, // #3 = $sampler
/*52022*/         OPC_RecordChild5, // #4 = $dmask
/*52023*/         OPC_RecordChild6, // #5 = $unorm
/*52024*/         OPC_RecordChild7, // #6 = $glc
/*52025*/         OPC_MoveChild, 8,
/*52027*/         OPC_RecordNode, // #7 = $slc
/*52028*/         OPC_MoveParent,
/*52029*/         OPC_MoveChild, 9,
/*52031*/         OPC_RecordNode, // #8 = $lwe
/*52032*/         OPC_MoveParent,
/*52033*/         OPC_MoveChild, 10,
/*52035*/         OPC_RecordNode, // #9 = $da
/*52036*/         OPC_MoveParent,
/*52037*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52082
/*52040*/           OPC_EmitMergeInputChains1_0,
/*52041*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52044*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52047*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52050*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52053*/           OPC_EmitInteger, MVT::i1, 0, 
/*52056*/           OPC_EmitInteger, MVT::i1, 0, 
/*52059*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52062*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52065*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52082*/         /*SwitchType*/ 42, MVT::v2f32,// ->52126
/*52084*/           OPC_EmitMergeInputChains1_0,
/*52085*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52088*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52091*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52094*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52097*/           OPC_EmitInteger, MVT::i1, 0, 
/*52100*/           OPC_EmitInteger, MVT::i1, 0, 
/*52103*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52106*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52126*/         /*SwitchType*/ 42, MVT::v4f32,// ->52170
/*52128*/           OPC_EmitMergeInputChains1_0,
/*52129*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52132*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52135*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52138*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52141*/           OPC_EmitInteger, MVT::i1, 0, 
/*52144*/           OPC_EmitInteger, MVT::i1, 0, 
/*52147*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52150*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52153*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52170*/         0, // EndSwitchType
/*52171*/       0, /*End of Scope*/
/*52172*/     /*Scope*/ 23|128,6/*791*/, /*->52965*/
/*52174*/       OPC_CheckChild1Integer, 109|128,3/*493*/, 
/*52177*/       OPC_RecordChild2, // #1 = $addr
/*52178*/       OPC_Scope, 27|128,1/*155*/, /*->52336*/ // 5 children in Scope
/*52181*/         OPC_CheckChild2Type, MVT::f32,
/*52183*/         OPC_RecordChild3, // #2 = $rsrc
/*52184*/         OPC_CheckChild3Type, MVT::v8i32,
/*52186*/         OPC_RecordChild4, // #3 = $sampler
/*52187*/         OPC_RecordChild5, // #4 = $dmask
/*52188*/         OPC_RecordChild6, // #5 = $unorm
/*52189*/         OPC_RecordChild7, // #6 = $glc
/*52190*/         OPC_MoveChild, 8,
/*52192*/         OPC_RecordNode, // #7 = $slc
/*52193*/         OPC_MoveParent,
/*52194*/         OPC_MoveChild, 9,
/*52196*/         OPC_RecordNode, // #8 = $lwe
/*52197*/         OPC_MoveParent,
/*52198*/         OPC_MoveChild, 10,
/*52200*/         OPC_RecordNode, // #9 = $da
/*52201*/         OPC_MoveParent,
/*52202*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52247
/*52205*/           OPC_EmitMergeInputChains1_0,
/*52206*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52209*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52212*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52215*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52218*/           OPC_EmitInteger, MVT::i1, 0, 
/*52221*/           OPC_EmitInteger, MVT::i1, 0, 
/*52224*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52227*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52230*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52247*/         /*SwitchType*/ 42, MVT::v2f32,// ->52291
/*52249*/           OPC_EmitMergeInputChains1_0,
/*52250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52262*/           OPC_EmitInteger, MVT::i1, 0, 
/*52265*/           OPC_EmitInteger, MVT::i1, 0, 
/*52268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52291*/         /*SwitchType*/ 42, MVT::v4f32,// ->52335
/*52293*/           OPC_EmitMergeInputChains1_0,
/*52294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52306*/           OPC_EmitInteger, MVT::i1, 0, 
/*52309*/           OPC_EmitInteger, MVT::i1, 0, 
/*52312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52335*/         0, // EndSwitchType
/*52336*/       /*Scope*/ 27|128,1/*155*/, /*->52493*/
/*52338*/         OPC_CheckChild2Type, MVT::v2f32,
/*52340*/         OPC_RecordChild3, // #2 = $rsrc
/*52341*/         OPC_CheckChild3Type, MVT::v8i32,
/*52343*/         OPC_RecordChild4, // #3 = $sampler
/*52344*/         OPC_RecordChild5, // #4 = $dmask
/*52345*/         OPC_RecordChild6, // #5 = $unorm
/*52346*/         OPC_RecordChild7, // #6 = $glc
/*52347*/         OPC_MoveChild, 8,
/*52349*/         OPC_RecordNode, // #7 = $slc
/*52350*/         OPC_MoveParent,
/*52351*/         OPC_MoveChild, 9,
/*52353*/         OPC_RecordNode, // #8 = $lwe
/*52354*/         OPC_MoveParent,
/*52355*/         OPC_MoveChild, 10,
/*52357*/         OPC_RecordNode, // #9 = $da
/*52358*/         OPC_MoveParent,
/*52359*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52404
/*52362*/           OPC_EmitMergeInputChains1_0,
/*52363*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52366*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52369*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52372*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52375*/           OPC_EmitInteger, MVT::i1, 0, 
/*52378*/           OPC_EmitInteger, MVT::i1, 0, 
/*52381*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52384*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52387*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52404*/         /*SwitchType*/ 42, MVT::v2f32,// ->52448
/*52406*/           OPC_EmitMergeInputChains1_0,
/*52407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52419*/           OPC_EmitInteger, MVT::i1, 0, 
/*52422*/           OPC_EmitInteger, MVT::i1, 0, 
/*52425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52448*/         /*SwitchType*/ 42, MVT::v4f32,// ->52492
/*52450*/           OPC_EmitMergeInputChains1_0,
/*52451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52463*/           OPC_EmitInteger, MVT::i1, 0, 
/*52466*/           OPC_EmitInteger, MVT::i1, 0, 
/*52469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52492*/         0, // EndSwitchType
/*52493*/       /*Scope*/ 27|128,1/*155*/, /*->52650*/
/*52495*/         OPC_CheckChild2Type, MVT::v4f32,
/*52497*/         OPC_RecordChild3, // #2 = $rsrc
/*52498*/         OPC_CheckChild3Type, MVT::v8i32,
/*52500*/         OPC_RecordChild4, // #3 = $sampler
/*52501*/         OPC_RecordChild5, // #4 = $dmask
/*52502*/         OPC_RecordChild6, // #5 = $unorm
/*52503*/         OPC_RecordChild7, // #6 = $glc
/*52504*/         OPC_MoveChild, 8,
/*52506*/         OPC_RecordNode, // #7 = $slc
/*52507*/         OPC_MoveParent,
/*52508*/         OPC_MoveChild, 9,
/*52510*/         OPC_RecordNode, // #8 = $lwe
/*52511*/         OPC_MoveParent,
/*52512*/         OPC_MoveChild, 10,
/*52514*/         OPC_RecordNode, // #9 = $da
/*52515*/         OPC_MoveParent,
/*52516*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52561
/*52519*/           OPC_EmitMergeInputChains1_0,
/*52520*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52523*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52526*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52529*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52532*/           OPC_EmitInteger, MVT::i1, 0, 
/*52535*/           OPC_EmitInteger, MVT::i1, 0, 
/*52538*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52541*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52544*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52561*/         /*SwitchType*/ 42, MVT::v2f32,// ->52605
/*52563*/           OPC_EmitMergeInputChains1_0,
/*52564*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52567*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52570*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52573*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52576*/           OPC_EmitInteger, MVT::i1, 0, 
/*52579*/           OPC_EmitInteger, MVT::i1, 0, 
/*52582*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52585*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52588*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52605*/         /*SwitchType*/ 42, MVT::v4f32,// ->52649
/*52607*/           OPC_EmitMergeInputChains1_0,
/*52608*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52611*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52614*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52617*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52620*/           OPC_EmitInteger, MVT::i1, 0, 
/*52623*/           OPC_EmitInteger, MVT::i1, 0, 
/*52626*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52629*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52632*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52649*/         0, // EndSwitchType
/*52650*/       /*Scope*/ 27|128,1/*155*/, /*->52807*/
/*52652*/         OPC_CheckChild2Type, MVT::v8f32,
/*52654*/         OPC_RecordChild3, // #2 = $rsrc
/*52655*/         OPC_CheckChild3Type, MVT::v8i32,
/*52657*/         OPC_RecordChild4, // #3 = $sampler
/*52658*/         OPC_RecordChild5, // #4 = $dmask
/*52659*/         OPC_RecordChild6, // #5 = $unorm
/*52660*/         OPC_RecordChild7, // #6 = $glc
/*52661*/         OPC_MoveChild, 8,
/*52663*/         OPC_RecordNode, // #7 = $slc
/*52664*/         OPC_MoveParent,
/*52665*/         OPC_MoveChild, 9,
/*52667*/         OPC_RecordNode, // #8 = $lwe
/*52668*/         OPC_MoveParent,
/*52669*/         OPC_MoveChild, 10,
/*52671*/         OPC_RecordNode, // #9 = $da
/*52672*/         OPC_MoveParent,
/*52673*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52718
/*52676*/           OPC_EmitMergeInputChains1_0,
/*52677*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52680*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52683*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52686*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52689*/           OPC_EmitInteger, MVT::i1, 0, 
/*52692*/           OPC_EmitInteger, MVT::i1, 0, 
/*52695*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52698*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52701*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52718*/         /*SwitchType*/ 42, MVT::v2f32,// ->52762
/*52720*/           OPC_EmitMergeInputChains1_0,
/*52721*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52724*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52727*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52730*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52733*/           OPC_EmitInteger, MVT::i1, 0, 
/*52736*/           OPC_EmitInteger, MVT::i1, 0, 
/*52739*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52742*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52745*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52762*/         /*SwitchType*/ 42, MVT::v4f32,// ->52806
/*52764*/           OPC_EmitMergeInputChains1_0,
/*52765*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52768*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52771*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52774*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52777*/           OPC_EmitInteger, MVT::i1, 0, 
/*52780*/           OPC_EmitInteger, MVT::i1, 0, 
/*52783*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52786*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52789*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52806*/         0, // EndSwitchType
/*52807*/       /*Scope*/ 27|128,1/*155*/, /*->52964*/
/*52809*/         OPC_CheckChild2Type, MVT::v16f32,
/*52811*/         OPC_RecordChild3, // #2 = $rsrc
/*52812*/         OPC_CheckChild3Type, MVT::v8i32,
/*52814*/         OPC_RecordChild4, // #3 = $sampler
/*52815*/         OPC_RecordChild5, // #4 = $dmask
/*52816*/         OPC_RecordChild6, // #5 = $unorm
/*52817*/         OPC_RecordChild7, // #6 = $glc
/*52818*/         OPC_MoveChild, 8,
/*52820*/         OPC_RecordNode, // #7 = $slc
/*52821*/         OPC_MoveParent,
/*52822*/         OPC_MoveChild, 9,
/*52824*/         OPC_RecordNode, // #8 = $lwe
/*52825*/         OPC_MoveParent,
/*52826*/         OPC_MoveChild, 10,
/*52828*/         OPC_RecordNode, // #9 = $da
/*52829*/         OPC_MoveParent,
/*52830*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52875
/*52833*/           OPC_EmitMergeInputChains1_0,
/*52834*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52837*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52840*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52843*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52846*/           OPC_EmitInteger, MVT::i1, 0, 
/*52849*/           OPC_EmitInteger, MVT::i1, 0, 
/*52852*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52855*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52875*/         /*SwitchType*/ 42, MVT::v2f32,// ->52919
/*52877*/           OPC_EmitMergeInputChains1_0,
/*52878*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52881*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52884*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52887*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52890*/           OPC_EmitInteger, MVT::i1, 0, 
/*52893*/           OPC_EmitInteger, MVT::i1, 0, 
/*52896*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52899*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52902*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52919*/         /*SwitchType*/ 42, MVT::v4f32,// ->52963
/*52921*/           OPC_EmitMergeInputChains1_0,
/*52922*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52925*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52928*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52931*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52934*/           OPC_EmitInteger, MVT::i1, 0, 
/*52937*/           OPC_EmitInteger, MVT::i1, 0, 
/*52940*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52943*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52946*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52963*/         0, // EndSwitchType
/*52964*/       0, /*End of Scope*/
/*52965*/     /*Scope*/ 23|128,6/*791*/, /*->53758*/
/*52967*/       OPC_CheckChild1Integer, 99|128,3/*483*/, 
/*52970*/       OPC_RecordChild2, // #1 = $addr
/*52971*/       OPC_Scope, 27|128,1/*155*/, /*->53129*/ // 5 children in Scope
/*52974*/         OPC_CheckChild2Type, MVT::f32,
/*52976*/         OPC_RecordChild3, // #2 = $rsrc
/*52977*/         OPC_CheckChild3Type, MVT::v8i32,
/*52979*/         OPC_RecordChild4, // #3 = $sampler
/*52980*/         OPC_RecordChild5, // #4 = $dmask
/*52981*/         OPC_RecordChild6, // #5 = $unorm
/*52982*/         OPC_RecordChild7, // #6 = $glc
/*52983*/         OPC_MoveChild, 8,
/*52985*/         OPC_RecordNode, // #7 = $slc
/*52986*/         OPC_MoveParent,
/*52987*/         OPC_MoveChild, 9,
/*52989*/         OPC_RecordNode, // #8 = $lwe
/*52990*/         OPC_MoveParent,
/*52991*/         OPC_MoveChild, 10,
/*52993*/         OPC_RecordNode, // #9 = $da
/*52994*/         OPC_MoveParent,
/*52995*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53040
/*52998*/           OPC_EmitMergeInputChains1_0,
/*52999*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53002*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53005*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53008*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53011*/           OPC_EmitInteger, MVT::i1, 0, 
/*53014*/           OPC_EmitInteger, MVT::i1, 0, 
/*53017*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53020*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53040*/         /*SwitchType*/ 42, MVT::v2f32,// ->53084
/*53042*/           OPC_EmitMergeInputChains1_0,
/*53043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53055*/           OPC_EmitInteger, MVT::i1, 0, 
/*53058*/           OPC_EmitInteger, MVT::i1, 0, 
/*53061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53084*/         /*SwitchType*/ 42, MVT::v4f32,// ->53128
/*53086*/           OPC_EmitMergeInputChains1_0,
/*53087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53099*/           OPC_EmitInteger, MVT::i1, 0, 
/*53102*/           OPC_EmitInteger, MVT::i1, 0, 
/*53105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53128*/         0, // EndSwitchType
/*53129*/       /*Scope*/ 27|128,1/*155*/, /*->53286*/
/*53131*/         OPC_CheckChild2Type, MVT::v2f32,
/*53133*/         OPC_RecordChild3, // #2 = $rsrc
/*53134*/         OPC_CheckChild3Type, MVT::v8i32,
/*53136*/         OPC_RecordChild4, // #3 = $sampler
/*53137*/         OPC_RecordChild5, // #4 = $dmask
/*53138*/         OPC_RecordChild6, // #5 = $unorm
/*53139*/         OPC_RecordChild7, // #6 = $glc
/*53140*/         OPC_MoveChild, 8,
/*53142*/         OPC_RecordNode, // #7 = $slc
/*53143*/         OPC_MoveParent,
/*53144*/         OPC_MoveChild, 9,
/*53146*/         OPC_RecordNode, // #8 = $lwe
/*53147*/         OPC_MoveParent,
/*53148*/         OPC_MoveChild, 10,
/*53150*/         OPC_RecordNode, // #9 = $da
/*53151*/         OPC_MoveParent,
/*53152*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53197
/*53155*/           OPC_EmitMergeInputChains1_0,
/*53156*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53159*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53162*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53165*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53168*/           OPC_EmitInteger, MVT::i1, 0, 
/*53171*/           OPC_EmitInteger, MVT::i1, 0, 
/*53174*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53177*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53197*/         /*SwitchType*/ 42, MVT::v2f32,// ->53241
/*53199*/           OPC_EmitMergeInputChains1_0,
/*53200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53212*/           OPC_EmitInteger, MVT::i1, 0, 
/*53215*/           OPC_EmitInteger, MVT::i1, 0, 
/*53218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53241*/         /*SwitchType*/ 42, MVT::v4f32,// ->53285
/*53243*/           OPC_EmitMergeInputChains1_0,
/*53244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53256*/           OPC_EmitInteger, MVT::i1, 0, 
/*53259*/           OPC_EmitInteger, MVT::i1, 0, 
/*53262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53285*/         0, // EndSwitchType
/*53286*/       /*Scope*/ 27|128,1/*155*/, /*->53443*/
/*53288*/         OPC_CheckChild2Type, MVT::v4f32,
/*53290*/         OPC_RecordChild3, // #2 = $rsrc
/*53291*/         OPC_CheckChild3Type, MVT::v8i32,
/*53293*/         OPC_RecordChild4, // #3 = $sampler
/*53294*/         OPC_RecordChild5, // #4 = $dmask
/*53295*/         OPC_RecordChild6, // #5 = $unorm
/*53296*/         OPC_RecordChild7, // #6 = $glc
/*53297*/         OPC_MoveChild, 8,
/*53299*/         OPC_RecordNode, // #7 = $slc
/*53300*/         OPC_MoveParent,
/*53301*/         OPC_MoveChild, 9,
/*53303*/         OPC_RecordNode, // #8 = $lwe
/*53304*/         OPC_MoveParent,
/*53305*/         OPC_MoveChild, 10,
/*53307*/         OPC_RecordNode, // #9 = $da
/*53308*/         OPC_MoveParent,
/*53309*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53354
/*53312*/           OPC_EmitMergeInputChains1_0,
/*53313*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53316*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53319*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53322*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53325*/           OPC_EmitInteger, MVT::i1, 0, 
/*53328*/           OPC_EmitInteger, MVT::i1, 0, 
/*53331*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53334*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53337*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53354*/         /*SwitchType*/ 42, MVT::v2f32,// ->53398
/*53356*/           OPC_EmitMergeInputChains1_0,
/*53357*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53360*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53363*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53366*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53369*/           OPC_EmitInteger, MVT::i1, 0, 
/*53372*/           OPC_EmitInteger, MVT::i1, 0, 
/*53375*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53378*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53381*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53398*/         /*SwitchType*/ 42, MVT::v4f32,// ->53442
/*53400*/           OPC_EmitMergeInputChains1_0,
/*53401*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53404*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53407*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53410*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53413*/           OPC_EmitInteger, MVT::i1, 0, 
/*53416*/           OPC_EmitInteger, MVT::i1, 0, 
/*53419*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53422*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53425*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53442*/         0, // EndSwitchType
/*53443*/       /*Scope*/ 27|128,1/*155*/, /*->53600*/
/*53445*/         OPC_CheckChild2Type, MVT::v8f32,
/*53447*/         OPC_RecordChild3, // #2 = $rsrc
/*53448*/         OPC_CheckChild3Type, MVT::v8i32,
/*53450*/         OPC_RecordChild4, // #3 = $sampler
/*53451*/         OPC_RecordChild5, // #4 = $dmask
/*53452*/         OPC_RecordChild6, // #5 = $unorm
/*53453*/         OPC_RecordChild7, // #6 = $glc
/*53454*/         OPC_MoveChild, 8,
/*53456*/         OPC_RecordNode, // #7 = $slc
/*53457*/         OPC_MoveParent,
/*53458*/         OPC_MoveChild, 9,
/*53460*/         OPC_RecordNode, // #8 = $lwe
/*53461*/         OPC_MoveParent,
/*53462*/         OPC_MoveChild, 10,
/*53464*/         OPC_RecordNode, // #9 = $da
/*53465*/         OPC_MoveParent,
/*53466*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53511
/*53469*/           OPC_EmitMergeInputChains1_0,
/*53470*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53473*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53476*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53479*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53482*/           OPC_EmitInteger, MVT::i1, 0, 
/*53485*/           OPC_EmitInteger, MVT::i1, 0, 
/*53488*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53491*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53494*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53511*/         /*SwitchType*/ 42, MVT::v2f32,// ->53555
/*53513*/           OPC_EmitMergeInputChains1_0,
/*53514*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53517*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53520*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53523*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53526*/           OPC_EmitInteger, MVT::i1, 0, 
/*53529*/           OPC_EmitInteger, MVT::i1, 0, 
/*53532*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53535*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53555*/         /*SwitchType*/ 42, MVT::v4f32,// ->53599
/*53557*/           OPC_EmitMergeInputChains1_0,
/*53558*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53561*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53564*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53567*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53570*/           OPC_EmitInteger, MVT::i1, 0, 
/*53573*/           OPC_EmitInteger, MVT::i1, 0, 
/*53576*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53579*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53582*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53599*/         0, // EndSwitchType
/*53600*/       /*Scope*/ 27|128,1/*155*/, /*->53757*/
/*53602*/         OPC_CheckChild2Type, MVT::v16f32,
/*53604*/         OPC_RecordChild3, // #2 = $rsrc
/*53605*/         OPC_CheckChild3Type, MVT::v8i32,
/*53607*/         OPC_RecordChild4, // #3 = $sampler
/*53608*/         OPC_RecordChild5, // #4 = $dmask
/*53609*/         OPC_RecordChild6, // #5 = $unorm
/*53610*/         OPC_RecordChild7, // #6 = $glc
/*53611*/         OPC_MoveChild, 8,
/*53613*/         OPC_RecordNode, // #7 = $slc
/*53614*/         OPC_MoveParent,
/*53615*/         OPC_MoveChild, 9,
/*53617*/         OPC_RecordNode, // #8 = $lwe
/*53618*/         OPC_MoveParent,
/*53619*/         OPC_MoveChild, 10,
/*53621*/         OPC_RecordNode, // #9 = $da
/*53622*/         OPC_MoveParent,
/*53623*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53668
/*53626*/           OPC_EmitMergeInputChains1_0,
/*53627*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53630*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53633*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53636*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53639*/           OPC_EmitInteger, MVT::i1, 0, 
/*53642*/           OPC_EmitInteger, MVT::i1, 0, 
/*53645*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53648*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53651*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53668*/         /*SwitchType*/ 42, MVT::v2f32,// ->53712
/*53670*/           OPC_EmitMergeInputChains1_0,
/*53671*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53674*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53677*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53680*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53683*/           OPC_EmitInteger, MVT::i1, 0, 
/*53686*/           OPC_EmitInteger, MVT::i1, 0, 
/*53689*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53692*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53695*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53712*/         /*SwitchType*/ 42, MVT::v4f32,// ->53756
/*53714*/           OPC_EmitMergeInputChains1_0,
/*53715*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53718*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53721*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53724*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53727*/           OPC_EmitInteger, MVT::i1, 0, 
/*53730*/           OPC_EmitInteger, MVT::i1, 0, 
/*53733*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53736*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53739*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53756*/         0, // EndSwitchType
/*53757*/       0, /*End of Scope*/
/*53758*/     /*Scope*/ 23|128,6/*791*/, /*->54551*/
/*53760*/       OPC_CheckChild1Integer, 98|128,3/*482*/, 
/*53763*/       OPC_RecordChild2, // #1 = $addr
/*53764*/       OPC_Scope, 27|128,1/*155*/, /*->53922*/ // 5 children in Scope
/*53767*/         OPC_CheckChild2Type, MVT::f32,
/*53769*/         OPC_RecordChild3, // #2 = $rsrc
/*53770*/         OPC_CheckChild3Type, MVT::v8i32,
/*53772*/         OPC_RecordChild4, // #3 = $sampler
/*53773*/         OPC_RecordChild5, // #4 = $dmask
/*53774*/         OPC_RecordChild6, // #5 = $unorm
/*53775*/         OPC_RecordChild7, // #6 = $glc
/*53776*/         OPC_MoveChild, 8,
/*53778*/         OPC_RecordNode, // #7 = $slc
/*53779*/         OPC_MoveParent,
/*53780*/         OPC_MoveChild, 9,
/*53782*/         OPC_RecordNode, // #8 = $lwe
/*53783*/         OPC_MoveParent,
/*53784*/         OPC_MoveChild, 10,
/*53786*/         OPC_RecordNode, // #9 = $da
/*53787*/         OPC_MoveParent,
/*53788*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53833
/*53791*/           OPC_EmitMergeInputChains1_0,
/*53792*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53795*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53798*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53801*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53804*/           OPC_EmitInteger, MVT::i1, 0, 
/*53807*/           OPC_EmitInteger, MVT::i1, 0, 
/*53810*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53813*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53833*/         /*SwitchType*/ 42, MVT::v2f32,// ->53877
/*53835*/           OPC_EmitMergeInputChains1_0,
/*53836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53848*/           OPC_EmitInteger, MVT::i1, 0, 
/*53851*/           OPC_EmitInteger, MVT::i1, 0, 
/*53854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53877*/         /*SwitchType*/ 42, MVT::v4f32,// ->53921
/*53879*/           OPC_EmitMergeInputChains1_0,
/*53880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53892*/           OPC_EmitInteger, MVT::i1, 0, 
/*53895*/           OPC_EmitInteger, MVT::i1, 0, 
/*53898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53921*/         0, // EndSwitchType
/*53922*/       /*Scope*/ 27|128,1/*155*/, /*->54079*/
/*53924*/         OPC_CheckChild2Type, MVT::v2f32,
/*53926*/         OPC_RecordChild3, // #2 = $rsrc
/*53927*/         OPC_CheckChild3Type, MVT::v8i32,
/*53929*/         OPC_RecordChild4, // #3 = $sampler
/*53930*/         OPC_RecordChild5, // #4 = $dmask
/*53931*/         OPC_RecordChild6, // #5 = $unorm
/*53932*/         OPC_RecordChild7, // #6 = $glc
/*53933*/         OPC_MoveChild, 8,
/*53935*/         OPC_RecordNode, // #7 = $slc
/*53936*/         OPC_MoveParent,
/*53937*/         OPC_MoveChild, 9,
/*53939*/         OPC_RecordNode, // #8 = $lwe
/*53940*/         OPC_MoveParent,
/*53941*/         OPC_MoveChild, 10,
/*53943*/         OPC_RecordNode, // #9 = $da
/*53944*/         OPC_MoveParent,
/*53945*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53990
/*53948*/           OPC_EmitMergeInputChains1_0,
/*53949*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53952*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53961*/           OPC_EmitInteger, MVT::i1, 0, 
/*53964*/           OPC_EmitInteger, MVT::i1, 0, 
/*53967*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53970*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53990*/         /*SwitchType*/ 42, MVT::v2f32,// ->54034
/*53992*/           OPC_EmitMergeInputChains1_0,
/*53993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54005*/           OPC_EmitInteger, MVT::i1, 0, 
/*54008*/           OPC_EmitInteger, MVT::i1, 0, 
/*54011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54034*/         /*SwitchType*/ 42, MVT::v4f32,// ->54078
/*54036*/           OPC_EmitMergeInputChains1_0,
/*54037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54049*/           OPC_EmitInteger, MVT::i1, 0, 
/*54052*/           OPC_EmitInteger, MVT::i1, 0, 
/*54055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54078*/         0, // EndSwitchType
/*54079*/       /*Scope*/ 27|128,1/*155*/, /*->54236*/
/*54081*/         OPC_CheckChild2Type, MVT::v4f32,
/*54083*/         OPC_RecordChild3, // #2 = $rsrc
/*54084*/         OPC_CheckChild3Type, MVT::v8i32,
/*54086*/         OPC_RecordChild4, // #3 = $sampler
/*54087*/         OPC_RecordChild5, // #4 = $dmask
/*54088*/         OPC_RecordChild6, // #5 = $unorm
/*54089*/         OPC_RecordChild7, // #6 = $glc
/*54090*/         OPC_MoveChild, 8,
/*54092*/         OPC_RecordNode, // #7 = $slc
/*54093*/         OPC_MoveParent,
/*54094*/         OPC_MoveChild, 9,
/*54096*/         OPC_RecordNode, // #8 = $lwe
/*54097*/         OPC_MoveParent,
/*54098*/         OPC_MoveChild, 10,
/*54100*/         OPC_RecordNode, // #9 = $da
/*54101*/         OPC_MoveParent,
/*54102*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54147
/*54105*/           OPC_EmitMergeInputChains1_0,
/*54106*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54109*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54112*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54115*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54118*/           OPC_EmitInteger, MVT::i1, 0, 
/*54121*/           OPC_EmitInteger, MVT::i1, 0, 
/*54124*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54127*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54130*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54147*/         /*SwitchType*/ 42, MVT::v2f32,// ->54191
/*54149*/           OPC_EmitMergeInputChains1_0,
/*54150*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54153*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54156*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54159*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54162*/           OPC_EmitInteger, MVT::i1, 0, 
/*54165*/           OPC_EmitInteger, MVT::i1, 0, 
/*54168*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54171*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54174*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54191*/         /*SwitchType*/ 42, MVT::v4f32,// ->54235
/*54193*/           OPC_EmitMergeInputChains1_0,
/*54194*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54197*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54200*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54203*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54206*/           OPC_EmitInteger, MVT::i1, 0, 
/*54209*/           OPC_EmitInteger, MVT::i1, 0, 
/*54212*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54215*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54218*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54235*/         0, // EndSwitchType
/*54236*/       /*Scope*/ 27|128,1/*155*/, /*->54393*/
/*54238*/         OPC_CheckChild2Type, MVT::v8f32,
/*54240*/         OPC_RecordChild3, // #2 = $rsrc
/*54241*/         OPC_CheckChild3Type, MVT::v8i32,
/*54243*/         OPC_RecordChild4, // #3 = $sampler
/*54244*/         OPC_RecordChild5, // #4 = $dmask
/*54245*/         OPC_RecordChild6, // #5 = $unorm
/*54246*/         OPC_RecordChild7, // #6 = $glc
/*54247*/         OPC_MoveChild, 8,
/*54249*/         OPC_RecordNode, // #7 = $slc
/*54250*/         OPC_MoveParent,
/*54251*/         OPC_MoveChild, 9,
/*54253*/         OPC_RecordNode, // #8 = $lwe
/*54254*/         OPC_MoveParent,
/*54255*/         OPC_MoveChild, 10,
/*54257*/         OPC_RecordNode, // #9 = $da
/*54258*/         OPC_MoveParent,
/*54259*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54304
/*54262*/           OPC_EmitMergeInputChains1_0,
/*54263*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54266*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54269*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54272*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54275*/           OPC_EmitInteger, MVT::i1, 0, 
/*54278*/           OPC_EmitInteger, MVT::i1, 0, 
/*54281*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54284*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54304*/         /*SwitchType*/ 42, MVT::v2f32,// ->54348
/*54306*/           OPC_EmitMergeInputChains1_0,
/*54307*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54310*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54313*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54316*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54319*/           OPC_EmitInteger, MVT::i1, 0, 
/*54322*/           OPC_EmitInteger, MVT::i1, 0, 
/*54325*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54328*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54331*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54348*/         /*SwitchType*/ 42, MVT::v4f32,// ->54392
/*54350*/           OPC_EmitMergeInputChains1_0,
/*54351*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54354*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54357*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54360*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54363*/           OPC_EmitInteger, MVT::i1, 0, 
/*54366*/           OPC_EmitInteger, MVT::i1, 0, 
/*54369*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54372*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54375*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54392*/         0, // EndSwitchType
/*54393*/       /*Scope*/ 27|128,1/*155*/, /*->54550*/
/*54395*/         OPC_CheckChild2Type, MVT::v16f32,
/*54397*/         OPC_RecordChild3, // #2 = $rsrc
/*54398*/         OPC_CheckChild3Type, MVT::v8i32,
/*54400*/         OPC_RecordChild4, // #3 = $sampler
/*54401*/         OPC_RecordChild5, // #4 = $dmask
/*54402*/         OPC_RecordChild6, // #5 = $unorm
/*54403*/         OPC_RecordChild7, // #6 = $glc
/*54404*/         OPC_MoveChild, 8,
/*54406*/         OPC_RecordNode, // #7 = $slc
/*54407*/         OPC_MoveParent,
/*54408*/         OPC_MoveChild, 9,
/*54410*/         OPC_RecordNode, // #8 = $lwe
/*54411*/         OPC_MoveParent,
/*54412*/         OPC_MoveChild, 10,
/*54414*/         OPC_RecordNode, // #9 = $da
/*54415*/         OPC_MoveParent,
/*54416*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54461
/*54419*/           OPC_EmitMergeInputChains1_0,
/*54420*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54423*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54426*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54429*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54432*/           OPC_EmitInteger, MVT::i1, 0, 
/*54435*/           OPC_EmitInteger, MVT::i1, 0, 
/*54438*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54441*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54444*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54461*/         /*SwitchType*/ 42, MVT::v2f32,// ->54505
/*54463*/           OPC_EmitMergeInputChains1_0,
/*54464*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54467*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54470*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54473*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54476*/           OPC_EmitInteger, MVT::i1, 0, 
/*54479*/           OPC_EmitInteger, MVT::i1, 0, 
/*54482*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54485*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54505*/         /*SwitchType*/ 42, MVT::v4f32,// ->54549
/*54507*/           OPC_EmitMergeInputChains1_0,
/*54508*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54511*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54514*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54517*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54520*/           OPC_EmitInteger, MVT::i1, 0, 
/*54523*/           OPC_EmitInteger, MVT::i1, 0, 
/*54526*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54529*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54532*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54549*/         0, // EndSwitchType
/*54550*/       0, /*End of Scope*/
/*54551*/     /*Scope*/ 23|128,6/*791*/, /*->55344*/
/*54553*/       OPC_CheckChild1Integer, 95|128,3/*479*/, 
/*54556*/       OPC_RecordChild2, // #1 = $addr
/*54557*/       OPC_Scope, 27|128,1/*155*/, /*->54715*/ // 5 children in Scope
/*54560*/         OPC_CheckChild2Type, MVT::f32,
/*54562*/         OPC_RecordChild3, // #2 = $rsrc
/*54563*/         OPC_CheckChild3Type, MVT::v8i32,
/*54565*/         OPC_RecordChild4, // #3 = $sampler
/*54566*/         OPC_RecordChild5, // #4 = $dmask
/*54567*/         OPC_RecordChild6, // #5 = $unorm
/*54568*/         OPC_RecordChild7, // #6 = $glc
/*54569*/         OPC_MoveChild, 8,
/*54571*/         OPC_RecordNode, // #7 = $slc
/*54572*/         OPC_MoveParent,
/*54573*/         OPC_MoveChild, 9,
/*54575*/         OPC_RecordNode, // #8 = $lwe
/*54576*/         OPC_MoveParent,
/*54577*/         OPC_MoveChild, 10,
/*54579*/         OPC_RecordNode, // #9 = $da
/*54580*/         OPC_MoveParent,
/*54581*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54626
/*54584*/           OPC_EmitMergeInputChains1_0,
/*54585*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54588*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54591*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54594*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54597*/           OPC_EmitInteger, MVT::i1, 0, 
/*54600*/           OPC_EmitInteger, MVT::i1, 0, 
/*54603*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54606*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54626*/         /*SwitchType*/ 42, MVT::v2f32,// ->54670
/*54628*/           OPC_EmitMergeInputChains1_0,
/*54629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54641*/           OPC_EmitInteger, MVT::i1, 0, 
/*54644*/           OPC_EmitInteger, MVT::i1, 0, 
/*54647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54670*/         /*SwitchType*/ 42, MVT::v4f32,// ->54714
/*54672*/           OPC_EmitMergeInputChains1_0,
/*54673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54685*/           OPC_EmitInteger, MVT::i1, 0, 
/*54688*/           OPC_EmitInteger, MVT::i1, 0, 
/*54691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54714*/         0, // EndSwitchType
/*54715*/       /*Scope*/ 27|128,1/*155*/, /*->54872*/
/*54717*/         OPC_CheckChild2Type, MVT::v2f32,
/*54719*/         OPC_RecordChild3, // #2 = $rsrc
/*54720*/         OPC_CheckChild3Type, MVT::v8i32,
/*54722*/         OPC_RecordChild4, // #3 = $sampler
/*54723*/         OPC_RecordChild5, // #4 = $dmask
/*54724*/         OPC_RecordChild6, // #5 = $unorm
/*54725*/         OPC_RecordChild7, // #6 = $glc
/*54726*/         OPC_MoveChild, 8,
/*54728*/         OPC_RecordNode, // #7 = $slc
/*54729*/         OPC_MoveParent,
/*54730*/         OPC_MoveChild, 9,
/*54732*/         OPC_RecordNode, // #8 = $lwe
/*54733*/         OPC_MoveParent,
/*54734*/         OPC_MoveChild, 10,
/*54736*/         OPC_RecordNode, // #9 = $da
/*54737*/         OPC_MoveParent,
/*54738*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54783
/*54741*/           OPC_EmitMergeInputChains1_0,
/*54742*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54745*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54748*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54751*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54754*/           OPC_EmitInteger, MVT::i1, 0, 
/*54757*/           OPC_EmitInteger, MVT::i1, 0, 
/*54760*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54763*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54766*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54783*/         /*SwitchType*/ 42, MVT::v2f32,// ->54827
/*54785*/           OPC_EmitMergeInputChains1_0,
/*54786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54798*/           OPC_EmitInteger, MVT::i1, 0, 
/*54801*/           OPC_EmitInteger, MVT::i1, 0, 
/*54804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54827*/         /*SwitchType*/ 42, MVT::v4f32,// ->54871
/*54829*/           OPC_EmitMergeInputChains1_0,
/*54830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54842*/           OPC_EmitInteger, MVT::i1, 0, 
/*54845*/           OPC_EmitInteger, MVT::i1, 0, 
/*54848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54871*/         0, // EndSwitchType
/*54872*/       /*Scope*/ 27|128,1/*155*/, /*->55029*/
/*54874*/         OPC_CheckChild2Type, MVT::v4f32,
/*54876*/         OPC_RecordChild3, // #2 = $rsrc
/*54877*/         OPC_CheckChild3Type, MVT::v8i32,
/*54879*/         OPC_RecordChild4, // #3 = $sampler
/*54880*/         OPC_RecordChild5, // #4 = $dmask
/*54881*/         OPC_RecordChild6, // #5 = $unorm
/*54882*/         OPC_RecordChild7, // #6 = $glc
/*54883*/         OPC_MoveChild, 8,
/*54885*/         OPC_RecordNode, // #7 = $slc
/*54886*/         OPC_MoveParent,
/*54887*/         OPC_MoveChild, 9,
/*54889*/         OPC_RecordNode, // #8 = $lwe
/*54890*/         OPC_MoveParent,
/*54891*/         OPC_MoveChild, 10,
/*54893*/         OPC_RecordNode, // #9 = $da
/*54894*/         OPC_MoveParent,
/*54895*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54940
/*54898*/           OPC_EmitMergeInputChains1_0,
/*54899*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54902*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54905*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54908*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54911*/           OPC_EmitInteger, MVT::i1, 0, 
/*54914*/           OPC_EmitInteger, MVT::i1, 0, 
/*54917*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54920*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54923*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54940*/         /*SwitchType*/ 42, MVT::v2f32,// ->54984
/*54942*/           OPC_EmitMergeInputChains1_0,
/*54943*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54946*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54949*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54952*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54955*/           OPC_EmitInteger, MVT::i1, 0, 
/*54958*/           OPC_EmitInteger, MVT::i1, 0, 
/*54961*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54964*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54967*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54984*/         /*SwitchType*/ 42, MVT::v4f32,// ->55028
/*54986*/           OPC_EmitMergeInputChains1_0,
/*54987*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54990*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54993*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54996*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54999*/           OPC_EmitInteger, MVT::i1, 0, 
/*55002*/           OPC_EmitInteger, MVT::i1, 0, 
/*55005*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55008*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55011*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55028*/         0, // EndSwitchType
/*55029*/       /*Scope*/ 27|128,1/*155*/, /*->55186*/
/*55031*/         OPC_CheckChild2Type, MVT::v8f32,
/*55033*/         OPC_RecordChild3, // #2 = $rsrc
/*55034*/         OPC_CheckChild3Type, MVT::v8i32,
/*55036*/         OPC_RecordChild4, // #3 = $sampler
/*55037*/         OPC_RecordChild5, // #4 = $dmask
/*55038*/         OPC_RecordChild6, // #5 = $unorm
/*55039*/         OPC_RecordChild7, // #6 = $glc
/*55040*/         OPC_MoveChild, 8,
/*55042*/         OPC_RecordNode, // #7 = $slc
/*55043*/         OPC_MoveParent,
/*55044*/         OPC_MoveChild, 9,
/*55046*/         OPC_RecordNode, // #8 = $lwe
/*55047*/         OPC_MoveParent,
/*55048*/         OPC_MoveChild, 10,
/*55050*/         OPC_RecordNode, // #9 = $da
/*55051*/         OPC_MoveParent,
/*55052*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55097
/*55055*/           OPC_EmitMergeInputChains1_0,
/*55056*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55059*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55062*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55065*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55068*/           OPC_EmitInteger, MVT::i1, 0, 
/*55071*/           OPC_EmitInteger, MVT::i1, 0, 
/*55074*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55077*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55097*/         /*SwitchType*/ 42, MVT::v2f32,// ->55141
/*55099*/           OPC_EmitMergeInputChains1_0,
/*55100*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55103*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55112*/           OPC_EmitInteger, MVT::i1, 0, 
/*55115*/           OPC_EmitInteger, MVT::i1, 0, 
/*55118*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55121*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55141*/         /*SwitchType*/ 42, MVT::v4f32,// ->55185
/*55143*/           OPC_EmitMergeInputChains1_0,
/*55144*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55147*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55150*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55153*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55156*/           OPC_EmitInteger, MVT::i1, 0, 
/*55159*/           OPC_EmitInteger, MVT::i1, 0, 
/*55162*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55165*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55168*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55185*/         0, // EndSwitchType
/*55186*/       /*Scope*/ 27|128,1/*155*/, /*->55343*/
/*55188*/         OPC_CheckChild2Type, MVT::v16f32,
/*55190*/         OPC_RecordChild3, // #2 = $rsrc
/*55191*/         OPC_CheckChild3Type, MVT::v8i32,
/*55193*/         OPC_RecordChild4, // #3 = $sampler
/*55194*/         OPC_RecordChild5, // #4 = $dmask
/*55195*/         OPC_RecordChild6, // #5 = $unorm
/*55196*/         OPC_RecordChild7, // #6 = $glc
/*55197*/         OPC_MoveChild, 8,
/*55199*/         OPC_RecordNode, // #7 = $slc
/*55200*/         OPC_MoveParent,
/*55201*/         OPC_MoveChild, 9,
/*55203*/         OPC_RecordNode, // #8 = $lwe
/*55204*/         OPC_MoveParent,
/*55205*/         OPC_MoveChild, 10,
/*55207*/         OPC_RecordNode, // #9 = $da
/*55208*/         OPC_MoveParent,
/*55209*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55254
/*55212*/           OPC_EmitMergeInputChains1_0,
/*55213*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55216*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55219*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55222*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55225*/           OPC_EmitInteger, MVT::i1, 0, 
/*55228*/           OPC_EmitInteger, MVT::i1, 0, 
/*55231*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55234*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55237*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55254*/         /*SwitchType*/ 42, MVT::v2f32,// ->55298
/*55256*/           OPC_EmitMergeInputChains1_0,
/*55257*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55260*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55263*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55266*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55269*/           OPC_EmitInteger, MVT::i1, 0, 
/*55272*/           OPC_EmitInteger, MVT::i1, 0, 
/*55275*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55278*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55298*/         /*SwitchType*/ 42, MVT::v4f32,// ->55342
/*55300*/           OPC_EmitMergeInputChains1_0,
/*55301*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55304*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55307*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55310*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55313*/           OPC_EmitInteger, MVT::i1, 0, 
/*55316*/           OPC_EmitInteger, MVT::i1, 0, 
/*55319*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55322*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55325*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55342*/         0, // EndSwitchType
/*55343*/       0, /*End of Scope*/
/*55344*/     /*Scope*/ 23|128,6/*791*/, /*->56137*/
/*55346*/       OPC_CheckChild1Integer, 86|128,3/*470*/, 
/*55349*/       OPC_RecordChild2, // #1 = $addr
/*55350*/       OPC_Scope, 27|128,1/*155*/, /*->55508*/ // 5 children in Scope
/*55353*/         OPC_CheckChild2Type, MVT::f32,
/*55355*/         OPC_RecordChild3, // #2 = $rsrc
/*55356*/         OPC_CheckChild3Type, MVT::v8i32,
/*55358*/         OPC_RecordChild4, // #3 = $sampler
/*55359*/         OPC_RecordChild5, // #4 = $dmask
/*55360*/         OPC_RecordChild6, // #5 = $unorm
/*55361*/         OPC_RecordChild7, // #6 = $glc
/*55362*/         OPC_MoveChild, 8,
/*55364*/         OPC_RecordNode, // #7 = $slc
/*55365*/         OPC_MoveParent,
/*55366*/         OPC_MoveChild, 9,
/*55368*/         OPC_RecordNode, // #8 = $lwe
/*55369*/         OPC_MoveParent,
/*55370*/         OPC_MoveChild, 10,
/*55372*/         OPC_RecordNode, // #9 = $da
/*55373*/         OPC_MoveParent,
/*55374*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55419
/*55377*/           OPC_EmitMergeInputChains1_0,
/*55378*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55381*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55384*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55387*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55390*/           OPC_EmitInteger, MVT::i1, 0, 
/*55393*/           OPC_EmitInteger, MVT::i1, 0, 
/*55396*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55399*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55402*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55419*/         /*SwitchType*/ 42, MVT::v2f32,// ->55463
/*55421*/           OPC_EmitMergeInputChains1_0,
/*55422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55434*/           OPC_EmitInteger, MVT::i1, 0, 
/*55437*/           OPC_EmitInteger, MVT::i1, 0, 
/*55440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55463*/         /*SwitchType*/ 42, MVT::v4f32,// ->55507
/*55465*/           OPC_EmitMergeInputChains1_0,
/*55466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55478*/           OPC_EmitInteger, MVT::i1, 0, 
/*55481*/           OPC_EmitInteger, MVT::i1, 0, 
/*55484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55507*/         0, // EndSwitchType
/*55508*/       /*Scope*/ 27|128,1/*155*/, /*->55665*/
/*55510*/         OPC_CheckChild2Type, MVT::v2f32,
/*55512*/         OPC_RecordChild3, // #2 = $rsrc
/*55513*/         OPC_CheckChild3Type, MVT::v8i32,
/*55515*/         OPC_RecordChild4, // #3 = $sampler
/*55516*/         OPC_RecordChild5, // #4 = $dmask
/*55517*/         OPC_RecordChild6, // #5 = $unorm
/*55518*/         OPC_RecordChild7, // #6 = $glc
/*55519*/         OPC_MoveChild, 8,
/*55521*/         OPC_RecordNode, // #7 = $slc
/*55522*/         OPC_MoveParent,
/*55523*/         OPC_MoveChild, 9,
/*55525*/         OPC_RecordNode, // #8 = $lwe
/*55526*/         OPC_MoveParent,
/*55527*/         OPC_MoveChild, 10,
/*55529*/         OPC_RecordNode, // #9 = $da
/*55530*/         OPC_MoveParent,
/*55531*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55576
/*55534*/           OPC_EmitMergeInputChains1_0,
/*55535*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55538*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55541*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55544*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55547*/           OPC_EmitInteger, MVT::i1, 0, 
/*55550*/           OPC_EmitInteger, MVT::i1, 0, 
/*55553*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55556*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55576*/         /*SwitchType*/ 42, MVT::v2f32,// ->55620
/*55578*/           OPC_EmitMergeInputChains1_0,
/*55579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55591*/           OPC_EmitInteger, MVT::i1, 0, 
/*55594*/           OPC_EmitInteger, MVT::i1, 0, 
/*55597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55620*/         /*SwitchType*/ 42, MVT::v4f32,// ->55664
/*55622*/           OPC_EmitMergeInputChains1_0,
/*55623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55635*/           OPC_EmitInteger, MVT::i1, 0, 
/*55638*/           OPC_EmitInteger, MVT::i1, 0, 
/*55641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55664*/         0, // EndSwitchType
/*55665*/       /*Scope*/ 27|128,1/*155*/, /*->55822*/
/*55667*/         OPC_CheckChild2Type, MVT::v4f32,
/*55669*/         OPC_RecordChild3, // #2 = $rsrc
/*55670*/         OPC_CheckChild3Type, MVT::v8i32,
/*55672*/         OPC_RecordChild4, // #3 = $sampler
/*55673*/         OPC_RecordChild5, // #4 = $dmask
/*55674*/         OPC_RecordChild6, // #5 = $unorm
/*55675*/         OPC_RecordChild7, // #6 = $glc
/*55676*/         OPC_MoveChild, 8,
/*55678*/         OPC_RecordNode, // #7 = $slc
/*55679*/         OPC_MoveParent,
/*55680*/         OPC_MoveChild, 9,
/*55682*/         OPC_RecordNode, // #8 = $lwe
/*55683*/         OPC_MoveParent,
/*55684*/         OPC_MoveChild, 10,
/*55686*/         OPC_RecordNode, // #9 = $da
/*55687*/         OPC_MoveParent,
/*55688*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55733
/*55691*/           OPC_EmitMergeInputChains1_0,
/*55692*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55695*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55698*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55701*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55704*/           OPC_EmitInteger, MVT::i1, 0, 
/*55707*/           OPC_EmitInteger, MVT::i1, 0, 
/*55710*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55713*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55716*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55733*/         /*SwitchType*/ 42, MVT::v2f32,// ->55777
/*55735*/           OPC_EmitMergeInputChains1_0,
/*55736*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55739*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55742*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55745*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55748*/           OPC_EmitInteger, MVT::i1, 0, 
/*55751*/           OPC_EmitInteger, MVT::i1, 0, 
/*55754*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55757*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55760*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55777*/         /*SwitchType*/ 42, MVT::v4f32,// ->55821
/*55779*/           OPC_EmitMergeInputChains1_0,
/*55780*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55783*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55786*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55789*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55792*/           OPC_EmitInteger, MVT::i1, 0, 
/*55795*/           OPC_EmitInteger, MVT::i1, 0, 
/*55798*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55801*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55804*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55821*/         0, // EndSwitchType
/*55822*/       /*Scope*/ 27|128,1/*155*/, /*->55979*/
/*55824*/         OPC_CheckChild2Type, MVT::v8f32,
/*55826*/         OPC_RecordChild3, // #2 = $rsrc
/*55827*/         OPC_CheckChild3Type, MVT::v8i32,
/*55829*/         OPC_RecordChild4, // #3 = $sampler
/*55830*/         OPC_RecordChild5, // #4 = $dmask
/*55831*/         OPC_RecordChild6, // #5 = $unorm
/*55832*/         OPC_RecordChild7, // #6 = $glc
/*55833*/         OPC_MoveChild, 8,
/*55835*/         OPC_RecordNode, // #7 = $slc
/*55836*/         OPC_MoveParent,
/*55837*/         OPC_MoveChild, 9,
/*55839*/         OPC_RecordNode, // #8 = $lwe
/*55840*/         OPC_MoveParent,
/*55841*/         OPC_MoveChild, 10,
/*55843*/         OPC_RecordNode, // #9 = $da
/*55844*/         OPC_MoveParent,
/*55845*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55890
/*55848*/           OPC_EmitMergeInputChains1_0,
/*55849*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55852*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55855*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55858*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55861*/           OPC_EmitInteger, MVT::i1, 0, 
/*55864*/           OPC_EmitInteger, MVT::i1, 0, 
/*55867*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55870*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55873*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55890*/         /*SwitchType*/ 42, MVT::v2f32,// ->55934
/*55892*/           OPC_EmitMergeInputChains1_0,
/*55893*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55896*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55899*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55902*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55905*/           OPC_EmitInteger, MVT::i1, 0, 
/*55908*/           OPC_EmitInteger, MVT::i1, 0, 
/*55911*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55914*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55917*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55934*/         /*SwitchType*/ 42, MVT::v4f32,// ->55978
/*55936*/           OPC_EmitMergeInputChains1_0,
/*55937*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55940*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55943*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55946*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55949*/           OPC_EmitInteger, MVT::i1, 0, 
/*55952*/           OPC_EmitInteger, MVT::i1, 0, 
/*55955*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55958*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55961*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55978*/         0, // EndSwitchType
/*55979*/       /*Scope*/ 27|128,1/*155*/, /*->56136*/
/*55981*/         OPC_CheckChild2Type, MVT::v16f32,
/*55983*/         OPC_RecordChild3, // #2 = $rsrc
/*55984*/         OPC_CheckChild3Type, MVT::v8i32,
/*55986*/         OPC_RecordChild4, // #3 = $sampler
/*55987*/         OPC_RecordChild5, // #4 = $dmask
/*55988*/         OPC_RecordChild6, // #5 = $unorm
/*55989*/         OPC_RecordChild7, // #6 = $glc
/*55990*/         OPC_MoveChild, 8,
/*55992*/         OPC_RecordNode, // #7 = $slc
/*55993*/         OPC_MoveParent,
/*55994*/         OPC_MoveChild, 9,
/*55996*/         OPC_RecordNode, // #8 = $lwe
/*55997*/         OPC_MoveParent,
/*55998*/         OPC_MoveChild, 10,
/*56000*/         OPC_RecordNode, // #9 = $da
/*56001*/         OPC_MoveParent,
/*56002*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56047
/*56005*/           OPC_EmitMergeInputChains1_0,
/*56006*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56009*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56012*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56015*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56018*/           OPC_EmitInteger, MVT::i1, 0, 
/*56021*/           OPC_EmitInteger, MVT::i1, 0, 
/*56024*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56027*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56030*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56047*/         /*SwitchType*/ 42, MVT::v2f32,// ->56091
/*56049*/           OPC_EmitMergeInputChains1_0,
/*56050*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56053*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56056*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56059*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56062*/           OPC_EmitInteger, MVT::i1, 0, 
/*56065*/           OPC_EmitInteger, MVT::i1, 0, 
/*56068*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56071*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56074*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56091*/         /*SwitchType*/ 42, MVT::v4f32,// ->56135
/*56093*/           OPC_EmitMergeInputChains1_0,
/*56094*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56100*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56103*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56106*/           OPC_EmitInteger, MVT::i1, 0, 
/*56109*/           OPC_EmitInteger, MVT::i1, 0, 
/*56112*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56115*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56135*/         0, // EndSwitchType
/*56136*/       0, /*End of Scope*/
/*56137*/     /*Scope*/ 23|128,6/*791*/, /*->56930*/
/*56139*/       OPC_CheckChild1Integer, 90|128,3/*474*/, 
/*56142*/       OPC_RecordChild2, // #1 = $addr
/*56143*/       OPC_Scope, 27|128,1/*155*/, /*->56301*/ // 5 children in Scope
/*56146*/         OPC_CheckChild2Type, MVT::f32,
/*56148*/         OPC_RecordChild3, // #2 = $rsrc
/*56149*/         OPC_CheckChild3Type, MVT::v8i32,
/*56151*/         OPC_RecordChild4, // #3 = $sampler
/*56152*/         OPC_RecordChild5, // #4 = $dmask
/*56153*/         OPC_RecordChild6, // #5 = $unorm
/*56154*/         OPC_RecordChild7, // #6 = $glc
/*56155*/         OPC_MoveChild, 8,
/*56157*/         OPC_RecordNode, // #7 = $slc
/*56158*/         OPC_MoveParent,
/*56159*/         OPC_MoveChild, 9,
/*56161*/         OPC_RecordNode, // #8 = $lwe
/*56162*/         OPC_MoveParent,
/*56163*/         OPC_MoveChild, 10,
/*56165*/         OPC_RecordNode, // #9 = $da
/*56166*/         OPC_MoveParent,
/*56167*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56212
/*56170*/           OPC_EmitMergeInputChains1_0,
/*56171*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56174*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56177*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56180*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56183*/           OPC_EmitInteger, MVT::i1, 0, 
/*56186*/           OPC_EmitInteger, MVT::i1, 0, 
/*56189*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56192*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56212*/         /*SwitchType*/ 42, MVT::v2f32,// ->56256
/*56214*/           OPC_EmitMergeInputChains1_0,
/*56215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56227*/           OPC_EmitInteger, MVT::i1, 0, 
/*56230*/           OPC_EmitInteger, MVT::i1, 0, 
/*56233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56256*/         /*SwitchType*/ 42, MVT::v4f32,// ->56300
/*56258*/           OPC_EmitMergeInputChains1_0,
/*56259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56271*/           OPC_EmitInteger, MVT::i1, 0, 
/*56274*/           OPC_EmitInteger, MVT::i1, 0, 
/*56277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56300*/         0, // EndSwitchType
/*56301*/       /*Scope*/ 27|128,1/*155*/, /*->56458*/
/*56303*/         OPC_CheckChild2Type, MVT::v2f32,
/*56305*/         OPC_RecordChild3, // #2 = $rsrc
/*56306*/         OPC_CheckChild3Type, MVT::v8i32,
/*56308*/         OPC_RecordChild4, // #3 = $sampler
/*56309*/         OPC_RecordChild5, // #4 = $dmask
/*56310*/         OPC_RecordChild6, // #5 = $unorm
/*56311*/         OPC_RecordChild7, // #6 = $glc
/*56312*/         OPC_MoveChild, 8,
/*56314*/         OPC_RecordNode, // #7 = $slc
/*56315*/         OPC_MoveParent,
/*56316*/         OPC_MoveChild, 9,
/*56318*/         OPC_RecordNode, // #8 = $lwe
/*56319*/         OPC_MoveParent,
/*56320*/         OPC_MoveChild, 10,
/*56322*/         OPC_RecordNode, // #9 = $da
/*56323*/         OPC_MoveParent,
/*56324*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56369
/*56327*/           OPC_EmitMergeInputChains1_0,
/*56328*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56331*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56334*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56337*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56340*/           OPC_EmitInteger, MVT::i1, 0, 
/*56343*/           OPC_EmitInteger, MVT::i1, 0, 
/*56346*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56349*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56369*/         /*SwitchType*/ 42, MVT::v2f32,// ->56413
/*56371*/           OPC_EmitMergeInputChains1_0,
/*56372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56384*/           OPC_EmitInteger, MVT::i1, 0, 
/*56387*/           OPC_EmitInteger, MVT::i1, 0, 
/*56390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56413*/         /*SwitchType*/ 42, MVT::v4f32,// ->56457
/*56415*/           OPC_EmitMergeInputChains1_0,
/*56416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56428*/           OPC_EmitInteger, MVT::i1, 0, 
/*56431*/           OPC_EmitInteger, MVT::i1, 0, 
/*56434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56457*/         0, // EndSwitchType
/*56458*/       /*Scope*/ 27|128,1/*155*/, /*->56615*/
/*56460*/         OPC_CheckChild2Type, MVT::v4f32,
/*56462*/         OPC_RecordChild3, // #2 = $rsrc
/*56463*/         OPC_CheckChild3Type, MVT::v8i32,
/*56465*/         OPC_RecordChild4, // #3 = $sampler
/*56466*/         OPC_RecordChild5, // #4 = $dmask
/*56467*/         OPC_RecordChild6, // #5 = $unorm
/*56468*/         OPC_RecordChild7, // #6 = $glc
/*56469*/         OPC_MoveChild, 8,
/*56471*/         OPC_RecordNode, // #7 = $slc
/*56472*/         OPC_MoveParent,
/*56473*/         OPC_MoveChild, 9,
/*56475*/         OPC_RecordNode, // #8 = $lwe
/*56476*/         OPC_MoveParent,
/*56477*/         OPC_MoveChild, 10,
/*56479*/         OPC_RecordNode, // #9 = $da
/*56480*/         OPC_MoveParent,
/*56481*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56526
/*56484*/           OPC_EmitMergeInputChains1_0,
/*56485*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56488*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56491*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56494*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56497*/           OPC_EmitInteger, MVT::i1, 0, 
/*56500*/           OPC_EmitInteger, MVT::i1, 0, 
/*56503*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56506*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56509*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56526*/         /*SwitchType*/ 42, MVT::v2f32,// ->56570
/*56528*/           OPC_EmitMergeInputChains1_0,
/*56529*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56532*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56535*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56538*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56541*/           OPC_EmitInteger, MVT::i1, 0, 
/*56544*/           OPC_EmitInteger, MVT::i1, 0, 
/*56547*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56550*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56553*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56570*/         /*SwitchType*/ 42, MVT::v4f32,// ->56614
/*56572*/           OPC_EmitMergeInputChains1_0,
/*56573*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56576*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56579*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56582*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56585*/           OPC_EmitInteger, MVT::i1, 0, 
/*56588*/           OPC_EmitInteger, MVT::i1, 0, 
/*56591*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56594*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56614*/         0, // EndSwitchType
/*56615*/       /*Scope*/ 27|128,1/*155*/, /*->56772*/
/*56617*/         OPC_CheckChild2Type, MVT::v8f32,
/*56619*/         OPC_RecordChild3, // #2 = $rsrc
/*56620*/         OPC_CheckChild3Type, MVT::v8i32,
/*56622*/         OPC_RecordChild4, // #3 = $sampler
/*56623*/         OPC_RecordChild5, // #4 = $dmask
/*56624*/         OPC_RecordChild6, // #5 = $unorm
/*56625*/         OPC_RecordChild7, // #6 = $glc
/*56626*/         OPC_MoveChild, 8,
/*56628*/         OPC_RecordNode, // #7 = $slc
/*56629*/         OPC_MoveParent,
/*56630*/         OPC_MoveChild, 9,
/*56632*/         OPC_RecordNode, // #8 = $lwe
/*56633*/         OPC_MoveParent,
/*56634*/         OPC_MoveChild, 10,
/*56636*/         OPC_RecordNode, // #9 = $da
/*56637*/         OPC_MoveParent,
/*56638*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56683
/*56641*/           OPC_EmitMergeInputChains1_0,
/*56642*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56645*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56648*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56651*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56654*/           OPC_EmitInteger, MVT::i1, 0, 
/*56657*/           OPC_EmitInteger, MVT::i1, 0, 
/*56660*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56663*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56683*/         /*SwitchType*/ 42, MVT::v2f32,// ->56727
/*56685*/           OPC_EmitMergeInputChains1_0,
/*56686*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56692*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56695*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56698*/           OPC_EmitInteger, MVT::i1, 0, 
/*56701*/           OPC_EmitInteger, MVT::i1, 0, 
/*56704*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56707*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56710*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56727*/         /*SwitchType*/ 42, MVT::v4f32,// ->56771
/*56729*/           OPC_EmitMergeInputChains1_0,
/*56730*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56733*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56736*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56739*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56742*/           OPC_EmitInteger, MVT::i1, 0, 
/*56745*/           OPC_EmitInteger, MVT::i1, 0, 
/*56748*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56751*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56754*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56771*/         0, // EndSwitchType
/*56772*/       /*Scope*/ 27|128,1/*155*/, /*->56929*/
/*56774*/         OPC_CheckChild2Type, MVT::v16f32,
/*56776*/         OPC_RecordChild3, // #2 = $rsrc
/*56777*/         OPC_CheckChild3Type, MVT::v8i32,
/*56779*/         OPC_RecordChild4, // #3 = $sampler
/*56780*/         OPC_RecordChild5, // #4 = $dmask
/*56781*/         OPC_RecordChild6, // #5 = $unorm
/*56782*/         OPC_RecordChild7, // #6 = $glc
/*56783*/         OPC_MoveChild, 8,
/*56785*/         OPC_RecordNode, // #7 = $slc
/*56786*/         OPC_MoveParent,
/*56787*/         OPC_MoveChild, 9,
/*56789*/         OPC_RecordNode, // #8 = $lwe
/*56790*/         OPC_MoveParent,
/*56791*/         OPC_MoveChild, 10,
/*56793*/         OPC_RecordNode, // #9 = $da
/*56794*/         OPC_MoveParent,
/*56795*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56840
/*56798*/           OPC_EmitMergeInputChains1_0,
/*56799*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56802*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56805*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56808*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56811*/           OPC_EmitInteger, MVT::i1, 0, 
/*56814*/           OPC_EmitInteger, MVT::i1, 0, 
/*56817*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56820*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56823*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56840*/         /*SwitchType*/ 42, MVT::v2f32,// ->56884
/*56842*/           OPC_EmitMergeInputChains1_0,
/*56843*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56846*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56849*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56855*/           OPC_EmitInteger, MVT::i1, 0, 
/*56858*/           OPC_EmitInteger, MVT::i1, 0, 
/*56861*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56864*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56867*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56884*/         /*SwitchType*/ 42, MVT::v4f32,// ->56928
/*56886*/           OPC_EmitMergeInputChains1_0,
/*56887*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56890*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56893*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56896*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56899*/           OPC_EmitInteger, MVT::i1, 0, 
/*56902*/           OPC_EmitInteger, MVT::i1, 0, 
/*56905*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56908*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56911*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56928*/         0, // EndSwitchType
/*56929*/       0, /*End of Scope*/
/*56930*/     /*Scope*/ 23|128,6/*791*/, /*->57723*/
/*56932*/       OPC_CheckChild1Integer, 89|128,3/*473*/, 
/*56935*/       OPC_RecordChild2, // #1 = $addr
/*56936*/       OPC_Scope, 27|128,1/*155*/, /*->57094*/ // 5 children in Scope
/*56939*/         OPC_CheckChild2Type, MVT::f32,
/*56941*/         OPC_RecordChild3, // #2 = $rsrc
/*56942*/         OPC_CheckChild3Type, MVT::v8i32,
/*56944*/         OPC_RecordChild4, // #3 = $sampler
/*56945*/         OPC_RecordChild5, // #4 = $dmask
/*56946*/         OPC_RecordChild6, // #5 = $unorm
/*56947*/         OPC_RecordChild7, // #6 = $glc
/*56948*/         OPC_MoveChild, 8,
/*56950*/         OPC_RecordNode, // #7 = $slc
/*56951*/         OPC_MoveParent,
/*56952*/         OPC_MoveChild, 9,
/*56954*/         OPC_RecordNode, // #8 = $lwe
/*56955*/         OPC_MoveParent,
/*56956*/         OPC_MoveChild, 10,
/*56958*/         OPC_RecordNode, // #9 = $da
/*56959*/         OPC_MoveParent,
/*56960*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57005
/*56963*/           OPC_EmitMergeInputChains1_0,
/*56964*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56967*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56970*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56973*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56976*/           OPC_EmitInteger, MVT::i1, 0, 
/*56979*/           OPC_EmitInteger, MVT::i1, 0, 
/*56982*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56985*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57005*/         /*SwitchType*/ 42, MVT::v2f32,// ->57049
/*57007*/           OPC_EmitMergeInputChains1_0,
/*57008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57020*/           OPC_EmitInteger, MVT::i1, 0, 
/*57023*/           OPC_EmitInteger, MVT::i1, 0, 
/*57026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57049*/         /*SwitchType*/ 42, MVT::v4f32,// ->57093
/*57051*/           OPC_EmitMergeInputChains1_0,
/*57052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57064*/           OPC_EmitInteger, MVT::i1, 0, 
/*57067*/           OPC_EmitInteger, MVT::i1, 0, 
/*57070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57093*/         0, // EndSwitchType
/*57094*/       /*Scope*/ 27|128,1/*155*/, /*->57251*/
/*57096*/         OPC_CheckChild2Type, MVT::v2f32,
/*57098*/         OPC_RecordChild3, // #2 = $rsrc
/*57099*/         OPC_CheckChild3Type, MVT::v8i32,
/*57101*/         OPC_RecordChild4, // #3 = $sampler
/*57102*/         OPC_RecordChild5, // #4 = $dmask
/*57103*/         OPC_RecordChild6, // #5 = $unorm
/*57104*/         OPC_RecordChild7, // #6 = $glc
/*57105*/         OPC_MoveChild, 8,
/*57107*/         OPC_RecordNode, // #7 = $slc
/*57108*/         OPC_MoveParent,
/*57109*/         OPC_MoveChild, 9,
/*57111*/         OPC_RecordNode, // #8 = $lwe
/*57112*/         OPC_MoveParent,
/*57113*/         OPC_MoveChild, 10,
/*57115*/         OPC_RecordNode, // #9 = $da
/*57116*/         OPC_MoveParent,
/*57117*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57162
/*57120*/           OPC_EmitMergeInputChains1_0,
/*57121*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57124*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57127*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57130*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57133*/           OPC_EmitInteger, MVT::i1, 0, 
/*57136*/           OPC_EmitInteger, MVT::i1, 0, 
/*57139*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57142*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57162*/         /*SwitchType*/ 42, MVT::v2f32,// ->57206
/*57164*/           OPC_EmitMergeInputChains1_0,
/*57165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57177*/           OPC_EmitInteger, MVT::i1, 0, 
/*57180*/           OPC_EmitInteger, MVT::i1, 0, 
/*57183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57206*/         /*SwitchType*/ 42, MVT::v4f32,// ->57250
/*57208*/           OPC_EmitMergeInputChains1_0,
/*57209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57221*/           OPC_EmitInteger, MVT::i1, 0, 
/*57224*/           OPC_EmitInteger, MVT::i1, 0, 
/*57227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57250*/         0, // EndSwitchType
/*57251*/       /*Scope*/ 27|128,1/*155*/, /*->57408*/
/*57253*/         OPC_CheckChild2Type, MVT::v4f32,
/*57255*/         OPC_RecordChild3, // #2 = $rsrc
/*57256*/         OPC_CheckChild3Type, MVT::v8i32,
/*57258*/         OPC_RecordChild4, // #3 = $sampler
/*57259*/         OPC_RecordChild5, // #4 = $dmask
/*57260*/         OPC_RecordChild6, // #5 = $unorm
/*57261*/         OPC_RecordChild7, // #6 = $glc
/*57262*/         OPC_MoveChild, 8,
/*57264*/         OPC_RecordNode, // #7 = $slc
/*57265*/         OPC_MoveParent,
/*57266*/         OPC_MoveChild, 9,
/*57268*/         OPC_RecordNode, // #8 = $lwe
/*57269*/         OPC_MoveParent,
/*57270*/         OPC_MoveChild, 10,
/*57272*/         OPC_RecordNode, // #9 = $da
/*57273*/         OPC_MoveParent,
/*57274*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57319
/*57277*/           OPC_EmitMergeInputChains1_0,
/*57278*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57281*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57284*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57287*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57290*/           OPC_EmitInteger, MVT::i1, 0, 
/*57293*/           OPC_EmitInteger, MVT::i1, 0, 
/*57296*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57299*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57302*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57319*/         /*SwitchType*/ 42, MVT::v2f32,// ->57363
/*57321*/           OPC_EmitMergeInputChains1_0,
/*57322*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57325*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57328*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57331*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57334*/           OPC_EmitInteger, MVT::i1, 0, 
/*57337*/           OPC_EmitInteger, MVT::i1, 0, 
/*57340*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57343*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57346*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57363*/         /*SwitchType*/ 42, MVT::v4f32,// ->57407
/*57365*/           OPC_EmitMergeInputChains1_0,
/*57366*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57369*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57372*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57375*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57378*/           OPC_EmitInteger, MVT::i1, 0, 
/*57381*/           OPC_EmitInteger, MVT::i1, 0, 
/*57384*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57387*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57390*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57407*/         0, // EndSwitchType
/*57408*/       /*Scope*/ 27|128,1/*155*/, /*->57565*/
/*57410*/         OPC_CheckChild2Type, MVT::v8f32,
/*57412*/         OPC_RecordChild3, // #2 = $rsrc
/*57413*/         OPC_CheckChild3Type, MVT::v8i32,
/*57415*/         OPC_RecordChild4, // #3 = $sampler
/*57416*/         OPC_RecordChild5, // #4 = $dmask
/*57417*/         OPC_RecordChild6, // #5 = $unorm
/*57418*/         OPC_RecordChild7, // #6 = $glc
/*57419*/         OPC_MoveChild, 8,
/*57421*/         OPC_RecordNode, // #7 = $slc
/*57422*/         OPC_MoveParent,
/*57423*/         OPC_MoveChild, 9,
/*57425*/         OPC_RecordNode, // #8 = $lwe
/*57426*/         OPC_MoveParent,
/*57427*/         OPC_MoveChild, 10,
/*57429*/         OPC_RecordNode, // #9 = $da
/*57430*/         OPC_MoveParent,
/*57431*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57476
/*57434*/           OPC_EmitMergeInputChains1_0,
/*57435*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57438*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57447*/           OPC_EmitInteger, MVT::i1, 0, 
/*57450*/           OPC_EmitInteger, MVT::i1, 0, 
/*57453*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57456*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57459*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57476*/         /*SwitchType*/ 42, MVT::v2f32,// ->57520
/*57478*/           OPC_EmitMergeInputChains1_0,
/*57479*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57482*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57485*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57488*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57491*/           OPC_EmitInteger, MVT::i1, 0, 
/*57494*/           OPC_EmitInteger, MVT::i1, 0, 
/*57497*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57500*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57520*/         /*SwitchType*/ 42, MVT::v4f32,// ->57564
/*57522*/           OPC_EmitMergeInputChains1_0,
/*57523*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57526*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57529*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57532*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57535*/           OPC_EmitInteger, MVT::i1, 0, 
/*57538*/           OPC_EmitInteger, MVT::i1, 0, 
/*57541*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57544*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57547*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57564*/         0, // EndSwitchType
/*57565*/       /*Scope*/ 27|128,1/*155*/, /*->57722*/
/*57567*/         OPC_CheckChild2Type, MVT::v16f32,
/*57569*/         OPC_RecordChild3, // #2 = $rsrc
/*57570*/         OPC_CheckChild3Type, MVT::v8i32,
/*57572*/         OPC_RecordChild4, // #3 = $sampler
/*57573*/         OPC_RecordChild5, // #4 = $dmask
/*57574*/         OPC_RecordChild6, // #5 = $unorm
/*57575*/         OPC_RecordChild7, // #6 = $glc
/*57576*/         OPC_MoveChild, 8,
/*57578*/         OPC_RecordNode, // #7 = $slc
/*57579*/         OPC_MoveParent,
/*57580*/         OPC_MoveChild, 9,
/*57582*/         OPC_RecordNode, // #8 = $lwe
/*57583*/         OPC_MoveParent,
/*57584*/         OPC_MoveChild, 10,
/*57586*/         OPC_RecordNode, // #9 = $da
/*57587*/         OPC_MoveParent,
/*57588*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57633
/*57591*/           OPC_EmitMergeInputChains1_0,
/*57592*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57595*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57598*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57601*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57604*/           OPC_EmitInteger, MVT::i1, 0, 
/*57607*/           OPC_EmitInteger, MVT::i1, 0, 
/*57610*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57613*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57633*/         /*SwitchType*/ 42, MVT::v2f32,// ->57677
/*57635*/           OPC_EmitMergeInputChains1_0,
/*57636*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57639*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57642*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57645*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57648*/           OPC_EmitInteger, MVT::i1, 0, 
/*57651*/           OPC_EmitInteger, MVT::i1, 0, 
/*57654*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57657*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57677*/         /*SwitchType*/ 42, MVT::v4f32,// ->57721
/*57679*/           OPC_EmitMergeInputChains1_0,
/*57680*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57683*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57686*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57689*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57692*/           OPC_EmitInteger, MVT::i1, 0, 
/*57695*/           OPC_EmitInteger, MVT::i1, 0, 
/*57698*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57701*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57721*/         0, // EndSwitchType
/*57722*/       0, /*End of Scope*/
/*57723*/     /*Scope*/ 23|128,6/*791*/, /*->58516*/
/*57725*/       OPC_CheckChild1Integer, 92|128,3/*476*/, 
/*57728*/       OPC_RecordChild2, // #1 = $addr
/*57729*/       OPC_Scope, 27|128,1/*155*/, /*->57887*/ // 5 children in Scope
/*57732*/         OPC_CheckChild2Type, MVT::f32,
/*57734*/         OPC_RecordChild3, // #2 = $rsrc
/*57735*/         OPC_CheckChild3Type, MVT::v8i32,
/*57737*/         OPC_RecordChild4, // #3 = $sampler
/*57738*/         OPC_RecordChild5, // #4 = $dmask
/*57739*/         OPC_RecordChild6, // #5 = $unorm
/*57740*/         OPC_RecordChild7, // #6 = $glc
/*57741*/         OPC_MoveChild, 8,
/*57743*/         OPC_RecordNode, // #7 = $slc
/*57744*/         OPC_MoveParent,
/*57745*/         OPC_MoveChild, 9,
/*57747*/         OPC_RecordNode, // #8 = $lwe
/*57748*/         OPC_MoveParent,
/*57749*/         OPC_MoveChild, 10,
/*57751*/         OPC_RecordNode, // #9 = $da
/*57752*/         OPC_MoveParent,
/*57753*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57798
/*57756*/           OPC_EmitMergeInputChains1_0,
/*57757*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57760*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57769*/           OPC_EmitInteger, MVT::i1, 0, 
/*57772*/           OPC_EmitInteger, MVT::i1, 0, 
/*57775*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57778*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57798*/         /*SwitchType*/ 42, MVT::v2f32,// ->57842
/*57800*/           OPC_EmitMergeInputChains1_0,
/*57801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57813*/           OPC_EmitInteger, MVT::i1, 0, 
/*57816*/           OPC_EmitInteger, MVT::i1, 0, 
/*57819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57842*/         /*SwitchType*/ 42, MVT::v4f32,// ->57886
/*57844*/           OPC_EmitMergeInputChains1_0,
/*57845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57857*/           OPC_EmitInteger, MVT::i1, 0, 
/*57860*/           OPC_EmitInteger, MVT::i1, 0, 
/*57863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57886*/         0, // EndSwitchType
/*57887*/       /*Scope*/ 27|128,1/*155*/, /*->58044*/
/*57889*/         OPC_CheckChild2Type, MVT::v2f32,
/*57891*/         OPC_RecordChild3, // #2 = $rsrc
/*57892*/         OPC_CheckChild3Type, MVT::v8i32,
/*57894*/         OPC_RecordChild4, // #3 = $sampler
/*57895*/         OPC_RecordChild5, // #4 = $dmask
/*57896*/         OPC_RecordChild6, // #5 = $unorm
/*57897*/         OPC_RecordChild7, // #6 = $glc
/*57898*/         OPC_MoveChild, 8,
/*57900*/         OPC_RecordNode, // #7 = $slc
/*57901*/         OPC_MoveParent,
/*57902*/         OPC_MoveChild, 9,
/*57904*/         OPC_RecordNode, // #8 = $lwe
/*57905*/         OPC_MoveParent,
/*57906*/         OPC_MoveChild, 10,
/*57908*/         OPC_RecordNode, // #9 = $da
/*57909*/         OPC_MoveParent,
/*57910*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57955
/*57913*/           OPC_EmitMergeInputChains1_0,
/*57914*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57917*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57920*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57923*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57926*/           OPC_EmitInteger, MVT::i1, 0, 
/*57929*/           OPC_EmitInteger, MVT::i1, 0, 
/*57932*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57935*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57938*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57955*/         /*SwitchType*/ 42, MVT::v2f32,// ->57999
/*57957*/           OPC_EmitMergeInputChains1_0,
/*57958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57970*/           OPC_EmitInteger, MVT::i1, 0, 
/*57973*/           OPC_EmitInteger, MVT::i1, 0, 
/*57976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57999*/         /*SwitchType*/ 42, MVT::v4f32,// ->58043
/*58001*/           OPC_EmitMergeInputChains1_0,
/*58002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58014*/           OPC_EmitInteger, MVT::i1, 0, 
/*58017*/           OPC_EmitInteger, MVT::i1, 0, 
/*58020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58043*/         0, // EndSwitchType
/*58044*/       /*Scope*/ 27|128,1/*155*/, /*->58201*/
/*58046*/         OPC_CheckChild2Type, MVT::v4f32,
/*58048*/         OPC_RecordChild3, // #2 = $rsrc
/*58049*/         OPC_CheckChild3Type, MVT::v8i32,
/*58051*/         OPC_RecordChild4, // #3 = $sampler
/*58052*/         OPC_RecordChild5, // #4 = $dmask
/*58053*/         OPC_RecordChild6, // #5 = $unorm
/*58054*/         OPC_RecordChild7, // #6 = $glc
/*58055*/         OPC_MoveChild, 8,
/*58057*/         OPC_RecordNode, // #7 = $slc
/*58058*/         OPC_MoveParent,
/*58059*/         OPC_MoveChild, 9,
/*58061*/         OPC_RecordNode, // #8 = $lwe
/*58062*/         OPC_MoveParent,
/*58063*/         OPC_MoveChild, 10,
/*58065*/         OPC_RecordNode, // #9 = $da
/*58066*/         OPC_MoveParent,
/*58067*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58112
/*58070*/           OPC_EmitMergeInputChains1_0,
/*58071*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58074*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58077*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58080*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58083*/           OPC_EmitInteger, MVT::i1, 0, 
/*58086*/           OPC_EmitInteger, MVT::i1, 0, 
/*58089*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58092*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58095*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58112*/         /*SwitchType*/ 42, MVT::v2f32,// ->58156
/*58114*/           OPC_EmitMergeInputChains1_0,
/*58115*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58118*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58121*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58124*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58127*/           OPC_EmitInteger, MVT::i1, 0, 
/*58130*/           OPC_EmitInteger, MVT::i1, 0, 
/*58133*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58136*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58139*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58156*/         /*SwitchType*/ 42, MVT::v4f32,// ->58200
/*58158*/           OPC_EmitMergeInputChains1_0,
/*58159*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58162*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58165*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58168*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58171*/           OPC_EmitInteger, MVT::i1, 0, 
/*58174*/           OPC_EmitInteger, MVT::i1, 0, 
/*58177*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58180*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58200*/         0, // EndSwitchType
/*58201*/       /*Scope*/ 27|128,1/*155*/, /*->58358*/
/*58203*/         OPC_CheckChild2Type, MVT::v8f32,
/*58205*/         OPC_RecordChild3, // #2 = $rsrc
/*58206*/         OPC_CheckChild3Type, MVT::v8i32,
/*58208*/         OPC_RecordChild4, // #3 = $sampler
/*58209*/         OPC_RecordChild5, // #4 = $dmask
/*58210*/         OPC_RecordChild6, // #5 = $unorm
/*58211*/         OPC_RecordChild7, // #6 = $glc
/*58212*/         OPC_MoveChild, 8,
/*58214*/         OPC_RecordNode, // #7 = $slc
/*58215*/         OPC_MoveParent,
/*58216*/         OPC_MoveChild, 9,
/*58218*/         OPC_RecordNode, // #8 = $lwe
/*58219*/         OPC_MoveParent,
/*58220*/         OPC_MoveChild, 10,
/*58222*/         OPC_RecordNode, // #9 = $da
/*58223*/         OPC_MoveParent,
/*58224*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58269
/*58227*/           OPC_EmitMergeInputChains1_0,
/*58228*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58231*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58234*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58237*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58240*/           OPC_EmitInteger, MVT::i1, 0, 
/*58243*/           OPC_EmitInteger, MVT::i1, 0, 
/*58246*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58249*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58269*/         /*SwitchType*/ 42, MVT::v2f32,// ->58313
/*58271*/           OPC_EmitMergeInputChains1_0,
/*58272*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58275*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58278*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58284*/           OPC_EmitInteger, MVT::i1, 0, 
/*58287*/           OPC_EmitInteger, MVT::i1, 0, 
/*58290*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58293*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58313*/         /*SwitchType*/ 42, MVT::v4f32,// ->58357
/*58315*/           OPC_EmitMergeInputChains1_0,
/*58316*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58319*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58322*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58325*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58328*/           OPC_EmitInteger, MVT::i1, 0, 
/*58331*/           OPC_EmitInteger, MVT::i1, 0, 
/*58334*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58337*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58340*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58357*/         0, // EndSwitchType
/*58358*/       /*Scope*/ 27|128,1/*155*/, /*->58515*/
/*58360*/         OPC_CheckChild2Type, MVT::v16f32,
/*58362*/         OPC_RecordChild3, // #2 = $rsrc
/*58363*/         OPC_CheckChild3Type, MVT::v8i32,
/*58365*/         OPC_RecordChild4, // #3 = $sampler
/*58366*/         OPC_RecordChild5, // #4 = $dmask
/*58367*/         OPC_RecordChild6, // #5 = $unorm
/*58368*/         OPC_RecordChild7, // #6 = $glc
/*58369*/         OPC_MoveChild, 8,
/*58371*/         OPC_RecordNode, // #7 = $slc
/*58372*/         OPC_MoveParent,
/*58373*/         OPC_MoveChild, 9,
/*58375*/         OPC_RecordNode, // #8 = $lwe
/*58376*/         OPC_MoveParent,
/*58377*/         OPC_MoveChild, 10,
/*58379*/         OPC_RecordNode, // #9 = $da
/*58380*/         OPC_MoveParent,
/*58381*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58426
/*58384*/           OPC_EmitMergeInputChains1_0,
/*58385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58388*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58391*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58394*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58397*/           OPC_EmitInteger, MVT::i1, 0, 
/*58400*/           OPC_EmitInteger, MVT::i1, 0, 
/*58403*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58406*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58426*/         /*SwitchType*/ 42, MVT::v2f32,// ->58470
/*58428*/           OPC_EmitMergeInputChains1_0,
/*58429*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58435*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58438*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58441*/           OPC_EmitInteger, MVT::i1, 0, 
/*58444*/           OPC_EmitInteger, MVT::i1, 0, 
/*58447*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58450*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58453*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58470*/         /*SwitchType*/ 42, MVT::v4f32,// ->58514
/*58472*/           OPC_EmitMergeInputChains1_0,
/*58473*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58476*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58479*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58482*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58485*/           OPC_EmitInteger, MVT::i1, 0, 
/*58488*/           OPC_EmitInteger, MVT::i1, 0, 
/*58491*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58494*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58497*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58514*/         0, // EndSwitchType
/*58515*/       0, /*End of Scope*/
/*58516*/     /*Scope*/ 23|128,6/*791*/, /*->59309*/
/*58518*/       OPC_CheckChild1Integer, 80|128,3/*464*/, 
/*58521*/       OPC_RecordChild2, // #1 = $addr
/*58522*/       OPC_Scope, 27|128,1/*155*/, /*->58680*/ // 5 children in Scope
/*58525*/         OPC_CheckChild2Type, MVT::f32,
/*58527*/         OPC_RecordChild3, // #2 = $rsrc
/*58528*/         OPC_CheckChild3Type, MVT::v8i32,
/*58530*/         OPC_RecordChild4, // #3 = $sampler
/*58531*/         OPC_RecordChild5, // #4 = $dmask
/*58532*/         OPC_RecordChild6, // #5 = $unorm
/*58533*/         OPC_RecordChild7, // #6 = $glc
/*58534*/         OPC_MoveChild, 8,
/*58536*/         OPC_RecordNode, // #7 = $slc
/*58537*/         OPC_MoveParent,
/*58538*/         OPC_MoveChild, 9,
/*58540*/         OPC_RecordNode, // #8 = $lwe
/*58541*/         OPC_MoveParent,
/*58542*/         OPC_MoveChild, 10,
/*58544*/         OPC_RecordNode, // #9 = $da
/*58545*/         OPC_MoveParent,
/*58546*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58591
/*58549*/           OPC_EmitMergeInputChains1_0,
/*58550*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58553*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58556*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58559*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58562*/           OPC_EmitInteger, MVT::i1, 0, 
/*58565*/           OPC_EmitInteger, MVT::i1, 0, 
/*58568*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58571*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58591*/         /*SwitchType*/ 42, MVT::v2f32,// ->58635
/*58593*/           OPC_EmitMergeInputChains1_0,
/*58594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58606*/           OPC_EmitInteger, MVT::i1, 0, 
/*58609*/           OPC_EmitInteger, MVT::i1, 0, 
/*58612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58635*/         /*SwitchType*/ 42, MVT::v4f32,// ->58679
/*58637*/           OPC_EmitMergeInputChains1_0,
/*58638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58650*/           OPC_EmitInteger, MVT::i1, 0, 
/*58653*/           OPC_EmitInteger, MVT::i1, 0, 
/*58656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58679*/         0, // EndSwitchType
/*58680*/       /*Scope*/ 27|128,1/*155*/, /*->58837*/
/*58682*/         OPC_CheckChild2Type, MVT::v2f32,
/*58684*/         OPC_RecordChild3, // #2 = $rsrc
/*58685*/         OPC_CheckChild3Type, MVT::v8i32,
/*58687*/         OPC_RecordChild4, // #3 = $sampler
/*58688*/         OPC_RecordChild5, // #4 = $dmask
/*58689*/         OPC_RecordChild6, // #5 = $unorm
/*58690*/         OPC_RecordChild7, // #6 = $glc
/*58691*/         OPC_MoveChild, 8,
/*58693*/         OPC_RecordNode, // #7 = $slc
/*58694*/         OPC_MoveParent,
/*58695*/         OPC_MoveChild, 9,
/*58697*/         OPC_RecordNode, // #8 = $lwe
/*58698*/         OPC_MoveParent,
/*58699*/         OPC_MoveChild, 10,
/*58701*/         OPC_RecordNode, // #9 = $da
/*58702*/         OPC_MoveParent,
/*58703*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58748
/*58706*/           OPC_EmitMergeInputChains1_0,
/*58707*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58710*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58713*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58716*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58719*/           OPC_EmitInteger, MVT::i1, 0, 
/*58722*/           OPC_EmitInteger, MVT::i1, 0, 
/*58725*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58728*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58731*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58748*/         /*SwitchType*/ 42, MVT::v2f32,// ->58792
/*58750*/           OPC_EmitMergeInputChains1_0,
/*58751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58763*/           OPC_EmitInteger, MVT::i1, 0, 
/*58766*/           OPC_EmitInteger, MVT::i1, 0, 
/*58769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58792*/         /*SwitchType*/ 42, MVT::v4f32,// ->58836
/*58794*/           OPC_EmitMergeInputChains1_0,
/*58795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58807*/           OPC_EmitInteger, MVT::i1, 0, 
/*58810*/           OPC_EmitInteger, MVT::i1, 0, 
/*58813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58836*/         0, // EndSwitchType
/*58837*/       /*Scope*/ 27|128,1/*155*/, /*->58994*/
/*58839*/         OPC_CheckChild2Type, MVT::v4f32,
/*58841*/         OPC_RecordChild3, // #2 = $rsrc
/*58842*/         OPC_CheckChild3Type, MVT::v8i32,
/*58844*/         OPC_RecordChild4, // #3 = $sampler
/*58845*/         OPC_RecordChild5, // #4 = $dmask
/*58846*/         OPC_RecordChild6, // #5 = $unorm
/*58847*/         OPC_RecordChild7, // #6 = $glc
/*58848*/         OPC_MoveChild, 8,
/*58850*/         OPC_RecordNode, // #7 = $slc
/*58851*/         OPC_MoveParent,
/*58852*/         OPC_MoveChild, 9,
/*58854*/         OPC_RecordNode, // #8 = $lwe
/*58855*/         OPC_MoveParent,
/*58856*/         OPC_MoveChild, 10,
/*58858*/         OPC_RecordNode, // #9 = $da
/*58859*/         OPC_MoveParent,
/*58860*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58905
/*58863*/           OPC_EmitMergeInputChains1_0,
/*58864*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58867*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58870*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58873*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58876*/           OPC_EmitInteger, MVT::i1, 0, 
/*58879*/           OPC_EmitInteger, MVT::i1, 0, 
/*58882*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58885*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58888*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58905*/         /*SwitchType*/ 42, MVT::v2f32,// ->58949
/*58907*/           OPC_EmitMergeInputChains1_0,
/*58908*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58911*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58914*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58917*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58920*/           OPC_EmitInteger, MVT::i1, 0, 
/*58923*/           OPC_EmitInteger, MVT::i1, 0, 
/*58926*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58929*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58932*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58949*/         /*SwitchType*/ 42, MVT::v4f32,// ->58993
/*58951*/           OPC_EmitMergeInputChains1_0,
/*58952*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58955*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58958*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58961*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58964*/           OPC_EmitInteger, MVT::i1, 0, 
/*58967*/           OPC_EmitInteger, MVT::i1, 0, 
/*58970*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58973*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58993*/         0, // EndSwitchType
/*58994*/       /*Scope*/ 27|128,1/*155*/, /*->59151*/
/*58996*/         OPC_CheckChild2Type, MVT::v8f32,
/*58998*/         OPC_RecordChild3, // #2 = $rsrc
/*58999*/         OPC_CheckChild3Type, MVT::v8i32,
/*59001*/         OPC_RecordChild4, // #3 = $sampler
/*59002*/         OPC_RecordChild5, // #4 = $dmask
/*59003*/         OPC_RecordChild6, // #5 = $unorm
/*59004*/         OPC_RecordChild7, // #6 = $glc
/*59005*/         OPC_MoveChild, 8,
/*59007*/         OPC_RecordNode, // #7 = $slc
/*59008*/         OPC_MoveParent,
/*59009*/         OPC_MoveChild, 9,
/*59011*/         OPC_RecordNode, // #8 = $lwe
/*59012*/         OPC_MoveParent,
/*59013*/         OPC_MoveChild, 10,
/*59015*/         OPC_RecordNode, // #9 = $da
/*59016*/         OPC_MoveParent,
/*59017*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59062
/*59020*/           OPC_EmitMergeInputChains1_0,
/*59021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59033*/           OPC_EmitInteger, MVT::i1, 0, 
/*59036*/           OPC_EmitInteger, MVT::i1, 0, 
/*59039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59062*/         /*SwitchType*/ 42, MVT::v2f32,// ->59106
/*59064*/           OPC_EmitMergeInputChains1_0,
/*59065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59077*/           OPC_EmitInteger, MVT::i1, 0, 
/*59080*/           OPC_EmitInteger, MVT::i1, 0, 
/*59083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59106*/         /*SwitchType*/ 42, MVT::v4f32,// ->59150
/*59108*/           OPC_EmitMergeInputChains1_0,
/*59109*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59112*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59115*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59118*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59121*/           OPC_EmitInteger, MVT::i1, 0, 
/*59124*/           OPC_EmitInteger, MVT::i1, 0, 
/*59127*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59130*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59150*/         0, // EndSwitchType
/*59151*/       /*Scope*/ 27|128,1/*155*/, /*->59308*/
/*59153*/         OPC_CheckChild2Type, MVT::v16f32,
/*59155*/         OPC_RecordChild3, // #2 = $rsrc
/*59156*/         OPC_CheckChild3Type, MVT::v8i32,
/*59158*/         OPC_RecordChild4, // #3 = $sampler
/*59159*/         OPC_RecordChild5, // #4 = $dmask
/*59160*/         OPC_RecordChild6, // #5 = $unorm
/*59161*/         OPC_RecordChild7, // #6 = $glc
/*59162*/         OPC_MoveChild, 8,
/*59164*/         OPC_RecordNode, // #7 = $slc
/*59165*/         OPC_MoveParent,
/*59166*/         OPC_MoveChild, 9,
/*59168*/         OPC_RecordNode, // #8 = $lwe
/*59169*/         OPC_MoveParent,
/*59170*/         OPC_MoveChild, 10,
/*59172*/         OPC_RecordNode, // #9 = $da
/*59173*/         OPC_MoveParent,
/*59174*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59219
/*59177*/           OPC_EmitMergeInputChains1_0,
/*59178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59190*/           OPC_EmitInteger, MVT::i1, 0, 
/*59193*/           OPC_EmitInteger, MVT::i1, 0, 
/*59196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59219*/         /*SwitchType*/ 42, MVT::v2f32,// ->59263
/*59221*/           OPC_EmitMergeInputChains1_0,
/*59222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59234*/           OPC_EmitInteger, MVT::i1, 0, 
/*59237*/           OPC_EmitInteger, MVT::i1, 0, 
/*59240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59263*/         /*SwitchType*/ 42, MVT::v4f32,// ->59307
/*59265*/           OPC_EmitMergeInputChains1_0,
/*59266*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59275*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59278*/           OPC_EmitInteger, MVT::i1, 0, 
/*59281*/           OPC_EmitInteger, MVT::i1, 0, 
/*59284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59287*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59307*/         0, // EndSwitchType
/*59308*/       0, /*End of Scope*/
/*59309*/     /*Scope*/ 23|128,6/*791*/, /*->60102*/
/*59311*/       OPC_CheckChild1Integer, 79|128,3/*463*/, 
/*59314*/       OPC_RecordChild2, // #1 = $addr
/*59315*/       OPC_Scope, 27|128,1/*155*/, /*->59473*/ // 5 children in Scope
/*59318*/         OPC_CheckChild2Type, MVT::f32,
/*59320*/         OPC_RecordChild3, // #2 = $rsrc
/*59321*/         OPC_CheckChild3Type, MVT::v8i32,
/*59323*/         OPC_RecordChild4, // #3 = $sampler
/*59324*/         OPC_RecordChild5, // #4 = $dmask
/*59325*/         OPC_RecordChild6, // #5 = $unorm
/*59326*/         OPC_RecordChild7, // #6 = $glc
/*59327*/         OPC_MoveChild, 8,
/*59329*/         OPC_RecordNode, // #7 = $slc
/*59330*/         OPC_MoveParent,
/*59331*/         OPC_MoveChild, 9,
/*59333*/         OPC_RecordNode, // #8 = $lwe
/*59334*/         OPC_MoveParent,
/*59335*/         OPC_MoveChild, 10,
/*59337*/         OPC_RecordNode, // #9 = $da
/*59338*/         OPC_MoveParent,
/*59339*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59384
/*59342*/           OPC_EmitMergeInputChains1_0,
/*59343*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59349*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59352*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59355*/           OPC_EmitInteger, MVT::i1, 0, 
/*59358*/           OPC_EmitInteger, MVT::i1, 0, 
/*59361*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59364*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59367*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59384*/         /*SwitchType*/ 42, MVT::v2f32,// ->59428
/*59386*/           OPC_EmitMergeInputChains1_0,
/*59387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59399*/           OPC_EmitInteger, MVT::i1, 0, 
/*59402*/           OPC_EmitInteger, MVT::i1, 0, 
/*59405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59428*/         /*SwitchType*/ 42, MVT::v4f32,// ->59472
/*59430*/           OPC_EmitMergeInputChains1_0,
/*59431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59443*/           OPC_EmitInteger, MVT::i1, 0, 
/*59446*/           OPC_EmitInteger, MVT::i1, 0, 
/*59449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59472*/         0, // EndSwitchType
/*59473*/       /*Scope*/ 27|128,1/*155*/, /*->59630*/
/*59475*/         OPC_CheckChild2Type, MVT::v2f32,
/*59477*/         OPC_RecordChild3, // #2 = $rsrc
/*59478*/         OPC_CheckChild3Type, MVT::v8i32,
/*59480*/         OPC_RecordChild4, // #3 = $sampler
/*59481*/         OPC_RecordChild5, // #4 = $dmask
/*59482*/         OPC_RecordChild6, // #5 = $unorm
/*59483*/         OPC_RecordChild7, // #6 = $glc
/*59484*/         OPC_MoveChild, 8,
/*59486*/         OPC_RecordNode, // #7 = $slc
/*59487*/         OPC_MoveParent,
/*59488*/         OPC_MoveChild, 9,
/*59490*/         OPC_RecordNode, // #8 = $lwe
/*59491*/         OPC_MoveParent,
/*59492*/         OPC_MoveChild, 10,
/*59494*/         OPC_RecordNode, // #9 = $da
/*59495*/         OPC_MoveParent,
/*59496*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59541
/*59499*/           OPC_EmitMergeInputChains1_0,
/*59500*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59503*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59506*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59509*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59512*/           OPC_EmitInteger, MVT::i1, 0, 
/*59515*/           OPC_EmitInteger, MVT::i1, 0, 
/*59518*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59521*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59541*/         /*SwitchType*/ 42, MVT::v2f32,// ->59585
/*59543*/           OPC_EmitMergeInputChains1_0,
/*59544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59556*/           OPC_EmitInteger, MVT::i1, 0, 
/*59559*/           OPC_EmitInteger, MVT::i1, 0, 
/*59562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59585*/         /*SwitchType*/ 42, MVT::v4f32,// ->59629
/*59587*/           OPC_EmitMergeInputChains1_0,
/*59588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59600*/           OPC_EmitInteger, MVT::i1, 0, 
/*59603*/           OPC_EmitInteger, MVT::i1, 0, 
/*59606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59629*/         0, // EndSwitchType
/*59630*/       /*Scope*/ 27|128,1/*155*/, /*->59787*/
/*59632*/         OPC_CheckChild2Type, MVT::v4f32,
/*59634*/         OPC_RecordChild3, // #2 = $rsrc
/*59635*/         OPC_CheckChild3Type, MVT::v8i32,
/*59637*/         OPC_RecordChild4, // #3 = $sampler
/*59638*/         OPC_RecordChild5, // #4 = $dmask
/*59639*/         OPC_RecordChild6, // #5 = $unorm
/*59640*/         OPC_RecordChild7, // #6 = $glc
/*59641*/         OPC_MoveChild, 8,
/*59643*/         OPC_RecordNode, // #7 = $slc
/*59644*/         OPC_MoveParent,
/*59645*/         OPC_MoveChild, 9,
/*59647*/         OPC_RecordNode, // #8 = $lwe
/*59648*/         OPC_MoveParent,
/*59649*/         OPC_MoveChild, 10,
/*59651*/         OPC_RecordNode, // #9 = $da
/*59652*/         OPC_MoveParent,
/*59653*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59698
/*59656*/           OPC_EmitMergeInputChains1_0,
/*59657*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59660*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59663*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59666*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59669*/           OPC_EmitInteger, MVT::i1, 0, 
/*59672*/           OPC_EmitInteger, MVT::i1, 0, 
/*59675*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59678*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59681*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59698*/         /*SwitchType*/ 42, MVT::v2f32,// ->59742
/*59700*/           OPC_EmitMergeInputChains1_0,
/*59701*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59704*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59707*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59710*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59713*/           OPC_EmitInteger, MVT::i1, 0, 
/*59716*/           OPC_EmitInteger, MVT::i1, 0, 
/*59719*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59722*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59725*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59742*/         /*SwitchType*/ 42, MVT::v4f32,// ->59786
/*59744*/           OPC_EmitMergeInputChains1_0,
/*59745*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59748*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59751*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59754*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59757*/           OPC_EmitInteger, MVT::i1, 0, 
/*59760*/           OPC_EmitInteger, MVT::i1, 0, 
/*59763*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59766*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59769*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59786*/         0, // EndSwitchType
/*59787*/       /*Scope*/ 27|128,1/*155*/, /*->59944*/
/*59789*/         OPC_CheckChild2Type, MVT::v8f32,
/*59791*/         OPC_RecordChild3, // #2 = $rsrc
/*59792*/         OPC_CheckChild3Type, MVT::v8i32,
/*59794*/         OPC_RecordChild4, // #3 = $sampler
/*59795*/         OPC_RecordChild5, // #4 = $dmask
/*59796*/         OPC_RecordChild6, // #5 = $unorm
/*59797*/         OPC_RecordChild7, // #6 = $glc
/*59798*/         OPC_MoveChild, 8,
/*59800*/         OPC_RecordNode, // #7 = $slc
/*59801*/         OPC_MoveParent,
/*59802*/         OPC_MoveChild, 9,
/*59804*/         OPC_RecordNode, // #8 = $lwe
/*59805*/         OPC_MoveParent,
/*59806*/         OPC_MoveChild, 10,
/*59808*/         OPC_RecordNode, // #9 = $da
/*59809*/         OPC_MoveParent,
/*59810*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59855
/*59813*/           OPC_EmitMergeInputChains1_0,
/*59814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59826*/           OPC_EmitInteger, MVT::i1, 0, 
/*59829*/           OPC_EmitInteger, MVT::i1, 0, 
/*59832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59855*/         /*SwitchType*/ 42, MVT::v2f32,// ->59899
/*59857*/           OPC_EmitMergeInputChains1_0,
/*59858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59870*/           OPC_EmitInteger, MVT::i1, 0, 
/*59873*/           OPC_EmitInteger, MVT::i1, 0, 
/*59876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59899*/         /*SwitchType*/ 42, MVT::v4f32,// ->59943
/*59901*/           OPC_EmitMergeInputChains1_0,
/*59902*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59905*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59908*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59914*/           OPC_EmitInteger, MVT::i1, 0, 
/*59917*/           OPC_EmitInteger, MVT::i1, 0, 
/*59920*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59923*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59926*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59943*/         0, // EndSwitchType
/*59944*/       /*Scope*/ 27|128,1/*155*/, /*->60101*/
/*59946*/         OPC_CheckChild2Type, MVT::v16f32,
/*59948*/         OPC_RecordChild3, // #2 = $rsrc
/*59949*/         OPC_CheckChild3Type, MVT::v8i32,
/*59951*/         OPC_RecordChild4, // #3 = $sampler
/*59952*/         OPC_RecordChild5, // #4 = $dmask
/*59953*/         OPC_RecordChild6, // #5 = $unorm
/*59954*/         OPC_RecordChild7, // #6 = $glc
/*59955*/         OPC_MoveChild, 8,
/*59957*/         OPC_RecordNode, // #7 = $slc
/*59958*/         OPC_MoveParent,
/*59959*/         OPC_MoveChild, 9,
/*59961*/         OPC_RecordNode, // #8 = $lwe
/*59962*/         OPC_MoveParent,
/*59963*/         OPC_MoveChild, 10,
/*59965*/         OPC_RecordNode, // #9 = $da
/*59966*/         OPC_MoveParent,
/*59967*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60012
/*59970*/           OPC_EmitMergeInputChains1_0,
/*59971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59983*/           OPC_EmitInteger, MVT::i1, 0, 
/*59986*/           OPC_EmitInteger, MVT::i1, 0, 
/*59989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60012*/         /*SwitchType*/ 42, MVT::v2f32,// ->60056
/*60014*/           OPC_EmitMergeInputChains1_0,
/*60015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60027*/           OPC_EmitInteger, MVT::i1, 0, 
/*60030*/           OPC_EmitInteger, MVT::i1, 0, 
/*60033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60056*/         /*SwitchType*/ 42, MVT::v4f32,// ->60100
/*60058*/           OPC_EmitMergeInputChains1_0,
/*60059*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60062*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60065*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60068*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60071*/           OPC_EmitInteger, MVT::i1, 0, 
/*60074*/           OPC_EmitInteger, MVT::i1, 0, 
/*60077*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60080*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60100*/         0, // EndSwitchType
/*60101*/       0, /*End of Scope*/
/*60102*/     /*Scope*/ 23|128,6/*791*/, /*->60895*/
/*60104*/       OPC_CheckChild1Integer, 94|128,3/*478*/, 
/*60107*/       OPC_RecordChild2, // #1 = $addr
/*60108*/       OPC_Scope, 27|128,1/*155*/, /*->60266*/ // 5 children in Scope
/*60111*/         OPC_CheckChild2Type, MVT::f32,
/*60113*/         OPC_RecordChild3, // #2 = $rsrc
/*60114*/         OPC_CheckChild3Type, MVT::v8i32,
/*60116*/         OPC_RecordChild4, // #3 = $sampler
/*60117*/         OPC_RecordChild5, // #4 = $dmask
/*60118*/         OPC_RecordChild6, // #5 = $unorm
/*60119*/         OPC_RecordChild7, // #6 = $glc
/*60120*/         OPC_MoveChild, 8,
/*60122*/         OPC_RecordNode, // #7 = $slc
/*60123*/         OPC_MoveParent,
/*60124*/         OPC_MoveChild, 9,
/*60126*/         OPC_RecordNode, // #8 = $lwe
/*60127*/         OPC_MoveParent,
/*60128*/         OPC_MoveChild, 10,
/*60130*/         OPC_RecordNode, // #9 = $da
/*60131*/         OPC_MoveParent,
/*60132*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60177
/*60135*/           OPC_EmitMergeInputChains1_0,
/*60136*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60139*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60142*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60145*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60148*/           OPC_EmitInteger, MVT::i1, 0, 
/*60151*/           OPC_EmitInteger, MVT::i1, 0, 
/*60154*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60157*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60160*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60177*/         /*SwitchType*/ 42, MVT::v2f32,// ->60221
/*60179*/           OPC_EmitMergeInputChains1_0,
/*60180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60192*/           OPC_EmitInteger, MVT::i1, 0, 
/*60195*/           OPC_EmitInteger, MVT::i1, 0, 
/*60198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60221*/         /*SwitchType*/ 42, MVT::v4f32,// ->60265
/*60223*/           OPC_EmitMergeInputChains1_0,
/*60224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60236*/           OPC_EmitInteger, MVT::i1, 0, 
/*60239*/           OPC_EmitInteger, MVT::i1, 0, 
/*60242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60265*/         0, // EndSwitchType
/*60266*/       /*Scope*/ 27|128,1/*155*/, /*->60423*/
/*60268*/         OPC_CheckChild2Type, MVT::v2f32,
/*60270*/         OPC_RecordChild3, // #2 = $rsrc
/*60271*/         OPC_CheckChild3Type, MVT::v8i32,
/*60273*/         OPC_RecordChild4, // #3 = $sampler
/*60274*/         OPC_RecordChild5, // #4 = $dmask
/*60275*/         OPC_RecordChild6, // #5 = $unorm
/*60276*/         OPC_RecordChild7, // #6 = $glc
/*60277*/         OPC_MoveChild, 8,
/*60279*/         OPC_RecordNode, // #7 = $slc
/*60280*/         OPC_MoveParent,
/*60281*/         OPC_MoveChild, 9,
/*60283*/         OPC_RecordNode, // #8 = $lwe
/*60284*/         OPC_MoveParent,
/*60285*/         OPC_MoveChild, 10,
/*60287*/         OPC_RecordNode, // #9 = $da
/*60288*/         OPC_MoveParent,
/*60289*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60334
/*60292*/           OPC_EmitMergeInputChains1_0,
/*60293*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60296*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60299*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60302*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60305*/           OPC_EmitInteger, MVT::i1, 0, 
/*60308*/           OPC_EmitInteger, MVT::i1, 0, 
/*60311*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60314*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60334*/         /*SwitchType*/ 42, MVT::v2f32,// ->60378
/*60336*/           OPC_EmitMergeInputChains1_0,
/*60337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60349*/           OPC_EmitInteger, MVT::i1, 0, 
/*60352*/           OPC_EmitInteger, MVT::i1, 0, 
/*60355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60378*/         /*SwitchType*/ 42, MVT::v4f32,// ->60422
/*60380*/           OPC_EmitMergeInputChains1_0,
/*60381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60393*/           OPC_EmitInteger, MVT::i1, 0, 
/*60396*/           OPC_EmitInteger, MVT::i1, 0, 
/*60399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60422*/         0, // EndSwitchType
/*60423*/       /*Scope*/ 27|128,1/*155*/, /*->60580*/
/*60425*/         OPC_CheckChild2Type, MVT::v4f32,
/*60427*/         OPC_RecordChild3, // #2 = $rsrc
/*60428*/         OPC_CheckChild3Type, MVT::v8i32,
/*60430*/         OPC_RecordChild4, // #3 = $sampler
/*60431*/         OPC_RecordChild5, // #4 = $dmask
/*60432*/         OPC_RecordChild6, // #5 = $unorm
/*60433*/         OPC_RecordChild7, // #6 = $glc
/*60434*/         OPC_MoveChild, 8,
/*60436*/         OPC_RecordNode, // #7 = $slc
/*60437*/         OPC_MoveParent,
/*60438*/         OPC_MoveChild, 9,
/*60440*/         OPC_RecordNode, // #8 = $lwe
/*60441*/         OPC_MoveParent,
/*60442*/         OPC_MoveChild, 10,
/*60444*/         OPC_RecordNode, // #9 = $da
/*60445*/         OPC_MoveParent,
/*60446*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60491
/*60449*/           OPC_EmitMergeInputChains1_0,
/*60450*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60453*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60456*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60459*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60462*/           OPC_EmitInteger, MVT::i1, 0, 
/*60465*/           OPC_EmitInteger, MVT::i1, 0, 
/*60468*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60471*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60474*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60491*/         /*SwitchType*/ 42, MVT::v2f32,// ->60535
/*60493*/           OPC_EmitMergeInputChains1_0,
/*60494*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60497*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60500*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60503*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60506*/           OPC_EmitInteger, MVT::i1, 0, 
/*60509*/           OPC_EmitInteger, MVT::i1, 0, 
/*60512*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60515*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60518*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60535*/         /*SwitchType*/ 42, MVT::v4f32,// ->60579
/*60537*/           OPC_EmitMergeInputChains1_0,
/*60538*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60541*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60544*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60547*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60550*/           OPC_EmitInteger, MVT::i1, 0, 
/*60553*/           OPC_EmitInteger, MVT::i1, 0, 
/*60556*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60559*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60562*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60579*/         0, // EndSwitchType
/*60580*/       /*Scope*/ 27|128,1/*155*/, /*->60737*/
/*60582*/         OPC_CheckChild2Type, MVT::v8f32,
/*60584*/         OPC_RecordChild3, // #2 = $rsrc
/*60585*/         OPC_CheckChild3Type, MVT::v8i32,
/*60587*/         OPC_RecordChild4, // #3 = $sampler
/*60588*/         OPC_RecordChild5, // #4 = $dmask
/*60589*/         OPC_RecordChild6, // #5 = $unorm
/*60590*/         OPC_RecordChild7, // #6 = $glc
/*60591*/         OPC_MoveChild, 8,
/*60593*/         OPC_RecordNode, // #7 = $slc
/*60594*/         OPC_MoveParent,
/*60595*/         OPC_MoveChild, 9,
/*60597*/         OPC_RecordNode, // #8 = $lwe
/*60598*/         OPC_MoveParent,
/*60599*/         OPC_MoveChild, 10,
/*60601*/         OPC_RecordNode, // #9 = $da
/*60602*/         OPC_MoveParent,
/*60603*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60648
/*60606*/           OPC_EmitMergeInputChains1_0,
/*60607*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60610*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60613*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60616*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60619*/           OPC_EmitInteger, MVT::i1, 0, 
/*60622*/           OPC_EmitInteger, MVT::i1, 0, 
/*60625*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60628*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60648*/         /*SwitchType*/ 42, MVT::v2f32,// ->60692
/*60650*/           OPC_EmitMergeInputChains1_0,
/*60651*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60654*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60657*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60660*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60663*/           OPC_EmitInteger, MVT::i1, 0, 
/*60666*/           OPC_EmitInteger, MVT::i1, 0, 
/*60669*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60672*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60692*/         /*SwitchType*/ 42, MVT::v4f32,// ->60736
/*60694*/           OPC_EmitMergeInputChains1_0,
/*60695*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60698*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60701*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60704*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60707*/           OPC_EmitInteger, MVT::i1, 0, 
/*60710*/           OPC_EmitInteger, MVT::i1, 0, 
/*60713*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60716*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60719*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60736*/         0, // EndSwitchType
/*60737*/       /*Scope*/ 27|128,1/*155*/, /*->60894*/
/*60739*/         OPC_CheckChild2Type, MVT::v16f32,
/*60741*/         OPC_RecordChild3, // #2 = $rsrc
/*60742*/         OPC_CheckChild3Type, MVT::v8i32,
/*60744*/         OPC_RecordChild4, // #3 = $sampler
/*60745*/         OPC_RecordChild5, // #4 = $dmask
/*60746*/         OPC_RecordChild6, // #5 = $unorm
/*60747*/         OPC_RecordChild7, // #6 = $glc
/*60748*/         OPC_MoveChild, 8,
/*60750*/         OPC_RecordNode, // #7 = $slc
/*60751*/         OPC_MoveParent,
/*60752*/         OPC_MoveChild, 9,
/*60754*/         OPC_RecordNode, // #8 = $lwe
/*60755*/         OPC_MoveParent,
/*60756*/         OPC_MoveChild, 10,
/*60758*/         OPC_RecordNode, // #9 = $da
/*60759*/         OPC_MoveParent,
/*60760*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60805
/*60763*/           OPC_EmitMergeInputChains1_0,
/*60764*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60767*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60770*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60773*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60776*/           OPC_EmitInteger, MVT::i1, 0, 
/*60779*/           OPC_EmitInteger, MVT::i1, 0, 
/*60782*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60785*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60805*/         /*SwitchType*/ 42, MVT::v2f32,// ->60849
/*60807*/           OPC_EmitMergeInputChains1_0,
/*60808*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60817*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60820*/           OPC_EmitInteger, MVT::i1, 0, 
/*60823*/           OPC_EmitInteger, MVT::i1, 0, 
/*60826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60829*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60849*/         /*SwitchType*/ 42, MVT::v4f32,// ->60893
/*60851*/           OPC_EmitMergeInputChains1_0,
/*60852*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60855*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60858*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60861*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60864*/           OPC_EmitInteger, MVT::i1, 0, 
/*60867*/           OPC_EmitInteger, MVT::i1, 0, 
/*60870*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60873*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60876*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60893*/         0, // EndSwitchType
/*60894*/       0, /*End of Scope*/
/*60895*/     /*Scope*/ 23|128,6/*791*/, /*->61688*/
/*60897*/       OPC_CheckChild1Integer, 84|128,3/*468*/, 
/*60900*/       OPC_RecordChild2, // #1 = $addr
/*60901*/       OPC_Scope, 27|128,1/*155*/, /*->61059*/ // 5 children in Scope
/*60904*/         OPC_CheckChild2Type, MVT::f32,
/*60906*/         OPC_RecordChild3, // #2 = $rsrc
/*60907*/         OPC_CheckChild3Type, MVT::v8i32,
/*60909*/         OPC_RecordChild4, // #3 = $sampler
/*60910*/         OPC_RecordChild5, // #4 = $dmask
/*60911*/         OPC_RecordChild6, // #5 = $unorm
/*60912*/         OPC_RecordChild7, // #6 = $glc
/*60913*/         OPC_MoveChild, 8,
/*60915*/         OPC_RecordNode, // #7 = $slc
/*60916*/         OPC_MoveParent,
/*60917*/         OPC_MoveChild, 9,
/*60919*/         OPC_RecordNode, // #8 = $lwe
/*60920*/         OPC_MoveParent,
/*60921*/         OPC_MoveChild, 10,
/*60923*/         OPC_RecordNode, // #9 = $da
/*60924*/         OPC_MoveParent,
/*60925*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60970
/*60928*/           OPC_EmitMergeInputChains1_0,
/*60929*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60932*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60935*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60938*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60941*/           OPC_EmitInteger, MVT::i1, 0, 
/*60944*/           OPC_EmitInteger, MVT::i1, 0, 
/*60947*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60950*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60953*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60970*/         /*SwitchType*/ 42, MVT::v2f32,// ->61014
/*60972*/           OPC_EmitMergeInputChains1_0,
/*60973*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60976*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60979*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60982*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60985*/           OPC_EmitInteger, MVT::i1, 0, 
/*60988*/           OPC_EmitInteger, MVT::i1, 0, 
/*60991*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60994*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61014*/         /*SwitchType*/ 42, MVT::v4f32,// ->61058
/*61016*/           OPC_EmitMergeInputChains1_0,
/*61017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61029*/           OPC_EmitInteger, MVT::i1, 0, 
/*61032*/           OPC_EmitInteger, MVT::i1, 0, 
/*61035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61058*/         0, // EndSwitchType
/*61059*/       /*Scope*/ 27|128,1/*155*/, /*->61216*/
/*61061*/         OPC_CheckChild2Type, MVT::v2f32,
/*61063*/         OPC_RecordChild3, // #2 = $rsrc
/*61064*/         OPC_CheckChild3Type, MVT::v8i32,
/*61066*/         OPC_RecordChild4, // #3 = $sampler
/*61067*/         OPC_RecordChild5, // #4 = $dmask
/*61068*/         OPC_RecordChild6, // #5 = $unorm
/*61069*/         OPC_RecordChild7, // #6 = $glc
/*61070*/         OPC_MoveChild, 8,
/*61072*/         OPC_RecordNode, // #7 = $slc
/*61073*/         OPC_MoveParent,
/*61074*/         OPC_MoveChild, 9,
/*61076*/         OPC_RecordNode, // #8 = $lwe
/*61077*/         OPC_MoveParent,
/*61078*/         OPC_MoveChild, 10,
/*61080*/         OPC_RecordNode, // #9 = $da
/*61081*/         OPC_MoveParent,
/*61082*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61127
/*61085*/           OPC_EmitMergeInputChains1_0,
/*61086*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61089*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61092*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61095*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61098*/           OPC_EmitInteger, MVT::i1, 0, 
/*61101*/           OPC_EmitInteger, MVT::i1, 0, 
/*61104*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61107*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61110*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61127*/         /*SwitchType*/ 42, MVT::v2f32,// ->61171
/*61129*/           OPC_EmitMergeInputChains1_0,
/*61130*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61133*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61136*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61139*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61142*/           OPC_EmitInteger, MVT::i1, 0, 
/*61145*/           OPC_EmitInteger, MVT::i1, 0, 
/*61148*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61151*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61171*/         /*SwitchType*/ 42, MVT::v4f32,// ->61215
/*61173*/           OPC_EmitMergeInputChains1_0,
/*61174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61186*/           OPC_EmitInteger, MVT::i1, 0, 
/*61189*/           OPC_EmitInteger, MVT::i1, 0, 
/*61192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61215*/         0, // EndSwitchType
/*61216*/       /*Scope*/ 27|128,1/*155*/, /*->61373*/
/*61218*/         OPC_CheckChild2Type, MVT::v4f32,
/*61220*/         OPC_RecordChild3, // #2 = $rsrc
/*61221*/         OPC_CheckChild3Type, MVT::v8i32,
/*61223*/         OPC_RecordChild4, // #3 = $sampler
/*61224*/         OPC_RecordChild5, // #4 = $dmask
/*61225*/         OPC_RecordChild6, // #5 = $unorm
/*61226*/         OPC_RecordChild7, // #6 = $glc
/*61227*/         OPC_MoveChild, 8,
/*61229*/         OPC_RecordNode, // #7 = $slc
/*61230*/         OPC_MoveParent,
/*61231*/         OPC_MoveChild, 9,
/*61233*/         OPC_RecordNode, // #8 = $lwe
/*61234*/         OPC_MoveParent,
/*61235*/         OPC_MoveChild, 10,
/*61237*/         OPC_RecordNode, // #9 = $da
/*61238*/         OPC_MoveParent,
/*61239*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61284
/*61242*/           OPC_EmitMergeInputChains1_0,
/*61243*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61246*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61249*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61252*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61255*/           OPC_EmitInteger, MVT::i1, 0, 
/*61258*/           OPC_EmitInteger, MVT::i1, 0, 
/*61261*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61264*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61267*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61284*/         /*SwitchType*/ 42, MVT::v2f32,// ->61328
/*61286*/           OPC_EmitMergeInputChains1_0,
/*61287*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61290*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61293*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61296*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61299*/           OPC_EmitInteger, MVT::i1, 0, 
/*61302*/           OPC_EmitInteger, MVT::i1, 0, 
/*61305*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61308*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61311*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61328*/         /*SwitchType*/ 42, MVT::v4f32,// ->61372
/*61330*/           OPC_EmitMergeInputChains1_0,
/*61331*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61334*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61337*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61340*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61343*/           OPC_EmitInteger, MVT::i1, 0, 
/*61346*/           OPC_EmitInteger, MVT::i1, 0, 
/*61349*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61352*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61355*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61372*/         0, // EndSwitchType
/*61373*/       /*Scope*/ 27|128,1/*155*/, /*->61530*/
/*61375*/         OPC_CheckChild2Type, MVT::v8f32,
/*61377*/         OPC_RecordChild3, // #2 = $rsrc
/*61378*/         OPC_CheckChild3Type, MVT::v8i32,
/*61380*/         OPC_RecordChild4, // #3 = $sampler
/*61381*/         OPC_RecordChild5, // #4 = $dmask
/*61382*/         OPC_RecordChild6, // #5 = $unorm
/*61383*/         OPC_RecordChild7, // #6 = $glc
/*61384*/         OPC_MoveChild, 8,
/*61386*/         OPC_RecordNode, // #7 = $slc
/*61387*/         OPC_MoveParent,
/*61388*/         OPC_MoveChild, 9,
/*61390*/         OPC_RecordNode, // #8 = $lwe
/*61391*/         OPC_MoveParent,
/*61392*/         OPC_MoveChild, 10,
/*61394*/         OPC_RecordNode, // #9 = $da
/*61395*/         OPC_MoveParent,
/*61396*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61441
/*61399*/           OPC_EmitMergeInputChains1_0,
/*61400*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61403*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61406*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61409*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61412*/           OPC_EmitInteger, MVT::i1, 0, 
/*61415*/           OPC_EmitInteger, MVT::i1, 0, 
/*61418*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61421*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61441*/         /*SwitchType*/ 42, MVT::v2f32,// ->61485
/*61443*/           OPC_EmitMergeInputChains1_0,
/*61444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61447*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61450*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61453*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61456*/           OPC_EmitInteger, MVT::i1, 0, 
/*61459*/           OPC_EmitInteger, MVT::i1, 0, 
/*61462*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61465*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61468*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61485*/         /*SwitchType*/ 42, MVT::v4f32,// ->61529
/*61487*/           OPC_EmitMergeInputChains1_0,
/*61488*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61491*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61494*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61497*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61500*/           OPC_EmitInteger, MVT::i1, 0, 
/*61503*/           OPC_EmitInteger, MVT::i1, 0, 
/*61506*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61509*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61529*/         0, // EndSwitchType
/*61530*/       /*Scope*/ 27|128,1/*155*/, /*->61687*/
/*61532*/         OPC_CheckChild2Type, MVT::v16f32,
/*61534*/         OPC_RecordChild3, // #2 = $rsrc
/*61535*/         OPC_CheckChild3Type, MVT::v8i32,
/*61537*/         OPC_RecordChild4, // #3 = $sampler
/*61538*/         OPC_RecordChild5, // #4 = $dmask
/*61539*/         OPC_RecordChild6, // #5 = $unorm
/*61540*/         OPC_RecordChild7, // #6 = $glc
/*61541*/         OPC_MoveChild, 8,
/*61543*/         OPC_RecordNode, // #7 = $slc
/*61544*/         OPC_MoveParent,
/*61545*/         OPC_MoveChild, 9,
/*61547*/         OPC_RecordNode, // #8 = $lwe
/*61548*/         OPC_MoveParent,
/*61549*/         OPC_MoveChild, 10,
/*61551*/         OPC_RecordNode, // #9 = $da
/*61552*/         OPC_MoveParent,
/*61553*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61598
/*61556*/           OPC_EmitMergeInputChains1_0,
/*61557*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61563*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61566*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61569*/           OPC_EmitInteger, MVT::i1, 0, 
/*61572*/           OPC_EmitInteger, MVT::i1, 0, 
/*61575*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61578*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61598*/         /*SwitchType*/ 42, MVT::v2f32,// ->61642
/*61600*/           OPC_EmitMergeInputChains1_0,
/*61601*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61613*/           OPC_EmitInteger, MVT::i1, 0, 
/*61616*/           OPC_EmitInteger, MVT::i1, 0, 
/*61619*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61622*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61642*/         /*SwitchType*/ 42, MVT::v4f32,// ->61686
/*61644*/           OPC_EmitMergeInputChains1_0,
/*61645*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61648*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61651*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61654*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61657*/           OPC_EmitInteger, MVT::i1, 0, 
/*61660*/           OPC_EmitInteger, MVT::i1, 0, 
/*61663*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61666*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61669*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61686*/         0, // EndSwitchType
/*61687*/       0, /*End of Scope*/
/*61688*/     /*Scope*/ 23|128,6/*791*/, /*->62481*/
/*61690*/       OPC_CheckChild1Integer, 83|128,3/*467*/, 
/*61693*/       OPC_RecordChild2, // #1 = $addr
/*61694*/       OPC_Scope, 27|128,1/*155*/, /*->61852*/ // 5 children in Scope
/*61697*/         OPC_CheckChild2Type, MVT::f32,
/*61699*/         OPC_RecordChild3, // #2 = $rsrc
/*61700*/         OPC_CheckChild3Type, MVT::v8i32,
/*61702*/         OPC_RecordChild4, // #3 = $sampler
/*61703*/         OPC_RecordChild5, // #4 = $dmask
/*61704*/         OPC_RecordChild6, // #5 = $unorm
/*61705*/         OPC_RecordChild7, // #6 = $glc
/*61706*/         OPC_MoveChild, 8,
/*61708*/         OPC_RecordNode, // #7 = $slc
/*61709*/         OPC_MoveParent,
/*61710*/         OPC_MoveChild, 9,
/*61712*/         OPC_RecordNode, // #8 = $lwe
/*61713*/         OPC_MoveParent,
/*61714*/         OPC_MoveChild, 10,
/*61716*/         OPC_RecordNode, // #9 = $da
/*61717*/         OPC_MoveParent,
/*61718*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61763
/*61721*/           OPC_EmitMergeInputChains1_0,
/*61722*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61725*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61728*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61731*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61734*/           OPC_EmitInteger, MVT::i1, 0, 
/*61737*/           OPC_EmitInteger, MVT::i1, 0, 
/*61740*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61743*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61763*/         /*SwitchType*/ 42, MVT::v2f32,// ->61807
/*61765*/           OPC_EmitMergeInputChains1_0,
/*61766*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61769*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61772*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61775*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61778*/           OPC_EmitInteger, MVT::i1, 0, 
/*61781*/           OPC_EmitInteger, MVT::i1, 0, 
/*61784*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61787*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61807*/         /*SwitchType*/ 42, MVT::v4f32,// ->61851
/*61809*/           OPC_EmitMergeInputChains1_0,
/*61810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61822*/           OPC_EmitInteger, MVT::i1, 0, 
/*61825*/           OPC_EmitInteger, MVT::i1, 0, 
/*61828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61851*/         0, // EndSwitchType
/*61852*/       /*Scope*/ 27|128,1/*155*/, /*->62009*/
/*61854*/         OPC_CheckChild2Type, MVT::v2f32,
/*61856*/         OPC_RecordChild3, // #2 = $rsrc
/*61857*/         OPC_CheckChild3Type, MVT::v8i32,
/*61859*/         OPC_RecordChild4, // #3 = $sampler
/*61860*/         OPC_RecordChild5, // #4 = $dmask
/*61861*/         OPC_RecordChild6, // #5 = $unorm
/*61862*/         OPC_RecordChild7, // #6 = $glc
/*61863*/         OPC_MoveChild, 8,
/*61865*/         OPC_RecordNode, // #7 = $slc
/*61866*/         OPC_MoveParent,
/*61867*/         OPC_MoveChild, 9,
/*61869*/         OPC_RecordNode, // #8 = $lwe
/*61870*/         OPC_MoveParent,
/*61871*/         OPC_MoveChild, 10,
/*61873*/         OPC_RecordNode, // #9 = $da
/*61874*/         OPC_MoveParent,
/*61875*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61920
/*61878*/           OPC_EmitMergeInputChains1_0,
/*61879*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61882*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61885*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61888*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61891*/           OPC_EmitInteger, MVT::i1, 0, 
/*61894*/           OPC_EmitInteger, MVT::i1, 0, 
/*61897*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61900*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61903*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61920*/         /*SwitchType*/ 42, MVT::v2f32,// ->61964
/*61922*/           OPC_EmitMergeInputChains1_0,
/*61923*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61926*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61929*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61932*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61935*/           OPC_EmitInteger, MVT::i1, 0, 
/*61938*/           OPC_EmitInteger, MVT::i1, 0, 
/*61941*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61944*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61947*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61964*/         /*SwitchType*/ 42, MVT::v4f32,// ->62008
/*61966*/           OPC_EmitMergeInputChains1_0,
/*61967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61979*/           OPC_EmitInteger, MVT::i1, 0, 
/*61982*/           OPC_EmitInteger, MVT::i1, 0, 
/*61985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62008*/         0, // EndSwitchType
/*62009*/       /*Scope*/ 27|128,1/*155*/, /*->62166*/
/*62011*/         OPC_CheckChild2Type, MVT::v4f32,
/*62013*/         OPC_RecordChild3, // #2 = $rsrc
/*62014*/         OPC_CheckChild3Type, MVT::v8i32,
/*62016*/         OPC_RecordChild4, // #3 = $sampler
/*62017*/         OPC_RecordChild5, // #4 = $dmask
/*62018*/         OPC_RecordChild6, // #5 = $unorm
/*62019*/         OPC_RecordChild7, // #6 = $glc
/*62020*/         OPC_MoveChild, 8,
/*62022*/         OPC_RecordNode, // #7 = $slc
/*62023*/         OPC_MoveParent,
/*62024*/         OPC_MoveChild, 9,
/*62026*/         OPC_RecordNode, // #8 = $lwe
/*62027*/         OPC_MoveParent,
/*62028*/         OPC_MoveChild, 10,
/*62030*/         OPC_RecordNode, // #9 = $da
/*62031*/         OPC_MoveParent,
/*62032*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62077
/*62035*/           OPC_EmitMergeInputChains1_0,
/*62036*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62039*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62042*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62045*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62048*/           OPC_EmitInteger, MVT::i1, 0, 
/*62051*/           OPC_EmitInteger, MVT::i1, 0, 
/*62054*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62057*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62060*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62077*/         /*SwitchType*/ 42, MVT::v2f32,// ->62121
/*62079*/           OPC_EmitMergeInputChains1_0,
/*62080*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62083*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62086*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62089*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62092*/           OPC_EmitInteger, MVT::i1, 0, 
/*62095*/           OPC_EmitInteger, MVT::i1, 0, 
/*62098*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62101*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62104*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62121*/         /*SwitchType*/ 42, MVT::v4f32,// ->62165
/*62123*/           OPC_EmitMergeInputChains1_0,
/*62124*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62127*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62130*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62133*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62136*/           OPC_EmitInteger, MVT::i1, 0, 
/*62139*/           OPC_EmitInteger, MVT::i1, 0, 
/*62142*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62145*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62165*/         0, // EndSwitchType
/*62166*/       /*Scope*/ 27|128,1/*155*/, /*->62323*/
/*62168*/         OPC_CheckChild2Type, MVT::v8f32,
/*62170*/         OPC_RecordChild3, // #2 = $rsrc
/*62171*/         OPC_CheckChild3Type, MVT::v8i32,
/*62173*/         OPC_RecordChild4, // #3 = $sampler
/*62174*/         OPC_RecordChild5, // #4 = $dmask
/*62175*/         OPC_RecordChild6, // #5 = $unorm
/*62176*/         OPC_RecordChild7, // #6 = $glc
/*62177*/         OPC_MoveChild, 8,
/*62179*/         OPC_RecordNode, // #7 = $slc
/*62180*/         OPC_MoveParent,
/*62181*/         OPC_MoveChild, 9,
/*62183*/         OPC_RecordNode, // #8 = $lwe
/*62184*/         OPC_MoveParent,
/*62185*/         OPC_MoveChild, 10,
/*62187*/         OPC_RecordNode, // #9 = $da
/*62188*/         OPC_MoveParent,
/*62189*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62234
/*62192*/           OPC_EmitMergeInputChains1_0,
/*62193*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62196*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62199*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62202*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62205*/           OPC_EmitInteger, MVT::i1, 0, 
/*62208*/           OPC_EmitInteger, MVT::i1, 0, 
/*62211*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62214*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62217*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62234*/         /*SwitchType*/ 42, MVT::v2f32,// ->62278
/*62236*/           OPC_EmitMergeInputChains1_0,
/*62237*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62240*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62243*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62246*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62249*/           OPC_EmitInteger, MVT::i1, 0, 
/*62252*/           OPC_EmitInteger, MVT::i1, 0, 
/*62255*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62258*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62261*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62278*/         /*SwitchType*/ 42, MVT::v4f32,// ->62322
/*62280*/           OPC_EmitMergeInputChains1_0,
/*62281*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62284*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62287*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62290*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62293*/           OPC_EmitInteger, MVT::i1, 0, 
/*62296*/           OPC_EmitInteger, MVT::i1, 0, 
/*62299*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62302*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62322*/         0, // EndSwitchType
/*62323*/       /*Scope*/ 27|128,1/*155*/, /*->62480*/
/*62325*/         OPC_CheckChild2Type, MVT::v16f32,
/*62327*/         OPC_RecordChild3, // #2 = $rsrc
/*62328*/         OPC_CheckChild3Type, MVT::v8i32,
/*62330*/         OPC_RecordChild4, // #3 = $sampler
/*62331*/         OPC_RecordChild5, // #4 = $dmask
/*62332*/         OPC_RecordChild6, // #5 = $unorm
/*62333*/         OPC_RecordChild7, // #6 = $glc
/*62334*/         OPC_MoveChild, 8,
/*62336*/         OPC_RecordNode, // #7 = $slc
/*62337*/         OPC_MoveParent,
/*62338*/         OPC_MoveChild, 9,
/*62340*/         OPC_RecordNode, // #8 = $lwe
/*62341*/         OPC_MoveParent,
/*62342*/         OPC_MoveChild, 10,
/*62344*/         OPC_RecordNode, // #9 = $da
/*62345*/         OPC_MoveParent,
/*62346*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62391
/*62349*/           OPC_EmitMergeInputChains1_0,
/*62350*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62353*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62356*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62359*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62362*/           OPC_EmitInteger, MVT::i1, 0, 
/*62365*/           OPC_EmitInteger, MVT::i1, 0, 
/*62368*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62371*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62391*/         /*SwitchType*/ 42, MVT::v2f32,// ->62435
/*62393*/           OPC_EmitMergeInputChains1_0,
/*62394*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62397*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62400*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62406*/           OPC_EmitInteger, MVT::i1, 0, 
/*62409*/           OPC_EmitInteger, MVT::i1, 0, 
/*62412*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62415*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62435*/         /*SwitchType*/ 42, MVT::v4f32,// ->62479
/*62437*/           OPC_EmitMergeInputChains1_0,
/*62438*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62441*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62444*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62447*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62450*/           OPC_EmitInteger, MVT::i1, 0, 
/*62453*/           OPC_EmitInteger, MVT::i1, 0, 
/*62456*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62459*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62462*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62479*/         0, // EndSwitchType
/*62480*/       0, /*End of Scope*/
/*62481*/     /*Scope*/ 23|128,6/*791*/, /*->63274*/
/*62483*/       OPC_CheckChild1Integer, 67|128,3/*451*/, 
/*62486*/       OPC_RecordChild2, // #1 = $addr
/*62487*/       OPC_Scope, 27|128,1/*155*/, /*->62645*/ // 5 children in Scope
/*62490*/         OPC_CheckChild2Type, MVT::f32,
/*62492*/         OPC_RecordChild3, // #2 = $rsrc
/*62493*/         OPC_CheckChild3Type, MVT::v8i32,
/*62495*/         OPC_RecordChild4, // #3 = $sampler
/*62496*/         OPC_RecordChild5, // #4 = $dmask
/*62497*/         OPC_RecordChild6, // #5 = $unorm
/*62498*/         OPC_RecordChild7, // #6 = $glc
/*62499*/         OPC_MoveChild, 8,
/*62501*/         OPC_RecordNode, // #7 = $slc
/*62502*/         OPC_MoveParent,
/*62503*/         OPC_MoveChild, 9,
/*62505*/         OPC_RecordNode, // #8 = $lwe
/*62506*/         OPC_MoveParent,
/*62507*/         OPC_MoveChild, 10,
/*62509*/         OPC_RecordNode, // #9 = $da
/*62510*/         OPC_MoveParent,
/*62511*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62556
/*62514*/           OPC_EmitMergeInputChains1_0,
/*62515*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62518*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62521*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62524*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62527*/           OPC_EmitInteger, MVT::i1, 0, 
/*62530*/           OPC_EmitInteger, MVT::i1, 0, 
/*62533*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62536*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62556*/         /*SwitchType*/ 42, MVT::v2f32,// ->62600
/*62558*/           OPC_EmitMergeInputChains1_0,
/*62559*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62562*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62565*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62568*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62571*/           OPC_EmitInteger, MVT::i1, 0, 
/*62574*/           OPC_EmitInteger, MVT::i1, 0, 
/*62577*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62580*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62583*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62600*/         /*SwitchType*/ 42, MVT::v4f32,// ->62644
/*62602*/           OPC_EmitMergeInputChains1_0,
/*62603*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62612*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62615*/           OPC_EmitInteger, MVT::i1, 0, 
/*62618*/           OPC_EmitInteger, MVT::i1, 0, 
/*62621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62624*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62644*/         0, // EndSwitchType
/*62645*/       /*Scope*/ 27|128,1/*155*/, /*->62802*/
/*62647*/         OPC_CheckChild2Type, MVT::v2f32,
/*62649*/         OPC_RecordChild3, // #2 = $rsrc
/*62650*/         OPC_CheckChild3Type, MVT::v8i32,
/*62652*/         OPC_RecordChild4, // #3 = $sampler
/*62653*/         OPC_RecordChild5, // #4 = $dmask
/*62654*/         OPC_RecordChild6, // #5 = $unorm
/*62655*/         OPC_RecordChild7, // #6 = $glc
/*62656*/         OPC_MoveChild, 8,
/*62658*/         OPC_RecordNode, // #7 = $slc
/*62659*/         OPC_MoveParent,
/*62660*/         OPC_MoveChild, 9,
/*62662*/         OPC_RecordNode, // #8 = $lwe
/*62663*/         OPC_MoveParent,
/*62664*/         OPC_MoveChild, 10,
/*62666*/         OPC_RecordNode, // #9 = $da
/*62667*/         OPC_MoveParent,
/*62668*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62713
/*62671*/           OPC_EmitMergeInputChains1_0,
/*62672*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62675*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62678*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62681*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62684*/           OPC_EmitInteger, MVT::i1, 0, 
/*62687*/           OPC_EmitInteger, MVT::i1, 0, 
/*62690*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62693*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62696*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62713*/         /*SwitchType*/ 42, MVT::v2f32,// ->62757
/*62715*/           OPC_EmitMergeInputChains1_0,
/*62716*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62719*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62722*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62725*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62728*/           OPC_EmitInteger, MVT::i1, 0, 
/*62731*/           OPC_EmitInteger, MVT::i1, 0, 
/*62734*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62737*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62740*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62757*/         /*SwitchType*/ 42, MVT::v4f32,// ->62801
/*62759*/           OPC_EmitMergeInputChains1_0,
/*62760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62772*/           OPC_EmitInteger, MVT::i1, 0, 
/*62775*/           OPC_EmitInteger, MVT::i1, 0, 
/*62778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62801*/         0, // EndSwitchType
/*62802*/       /*Scope*/ 27|128,1/*155*/, /*->62959*/
/*62804*/         OPC_CheckChild2Type, MVT::v4f32,
/*62806*/         OPC_RecordChild3, // #2 = $rsrc
/*62807*/         OPC_CheckChild3Type, MVT::v8i32,
/*62809*/         OPC_RecordChild4, // #3 = $sampler
/*62810*/         OPC_RecordChild5, // #4 = $dmask
/*62811*/         OPC_RecordChild6, // #5 = $unorm
/*62812*/         OPC_RecordChild7, // #6 = $glc
/*62813*/         OPC_MoveChild, 8,
/*62815*/         OPC_RecordNode, // #7 = $slc
/*62816*/         OPC_MoveParent,
/*62817*/         OPC_MoveChild, 9,
/*62819*/         OPC_RecordNode, // #8 = $lwe
/*62820*/         OPC_MoveParent,
/*62821*/         OPC_MoveChild, 10,
/*62823*/         OPC_RecordNode, // #9 = $da
/*62824*/         OPC_MoveParent,
/*62825*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62870
/*62828*/           OPC_EmitMergeInputChains1_0,
/*62829*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62832*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62835*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62838*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62841*/           OPC_EmitInteger, MVT::i1, 0, 
/*62844*/           OPC_EmitInteger, MVT::i1, 0, 
/*62847*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62850*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62853*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62870*/         /*SwitchType*/ 42, MVT::v2f32,// ->62914
/*62872*/           OPC_EmitMergeInputChains1_0,
/*62873*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62876*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62879*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62882*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62885*/           OPC_EmitInteger, MVT::i1, 0, 
/*62888*/           OPC_EmitInteger, MVT::i1, 0, 
/*62891*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62894*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62897*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62914*/         /*SwitchType*/ 42, MVT::v4f32,// ->62958
/*62916*/           OPC_EmitMergeInputChains1_0,
/*62917*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62920*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62923*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62926*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62929*/           OPC_EmitInteger, MVT::i1, 0, 
/*62932*/           OPC_EmitInteger, MVT::i1, 0, 
/*62935*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62938*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62941*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62958*/         0, // EndSwitchType
/*62959*/       /*Scope*/ 27|128,1/*155*/, /*->63116*/
/*62961*/         OPC_CheckChild2Type, MVT::v8f32,
/*62963*/         OPC_RecordChild3, // #2 = $rsrc
/*62964*/         OPC_CheckChild3Type, MVT::v8i32,
/*62966*/         OPC_RecordChild4, // #3 = $sampler
/*62967*/         OPC_RecordChild5, // #4 = $dmask
/*62968*/         OPC_RecordChild6, // #5 = $unorm
/*62969*/         OPC_RecordChild7, // #6 = $glc
/*62970*/         OPC_MoveChild, 8,
/*62972*/         OPC_RecordNode, // #7 = $slc
/*62973*/         OPC_MoveParent,
/*62974*/         OPC_MoveChild, 9,
/*62976*/         OPC_RecordNode, // #8 = $lwe
/*62977*/         OPC_MoveParent,
/*62978*/         OPC_MoveChild, 10,
/*62980*/         OPC_RecordNode, // #9 = $da
/*62981*/         OPC_MoveParent,
/*62982*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->63027
/*62985*/           OPC_EmitMergeInputChains1_0,
/*62986*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62992*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62995*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62998*/           OPC_EmitInteger, MVT::i1, 0, 
/*63001*/           OPC_EmitInteger, MVT::i1, 0, 
/*63004*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63007*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63027*/         /*SwitchType*/ 42, MVT::v2f32,// ->63071
/*63029*/           OPC_EmitMergeInputChains1_0,
/*63030*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63033*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63039*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63042*/           OPC_EmitInteger, MVT::i1, 0, 
/*63045*/           OPC_EmitInteger, MVT::i1, 0, 
/*63048*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63051*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63071*/         /*SwitchType*/ 42, MVT::v4f32,// ->63115
/*63073*/           OPC_EmitMergeInputChains1_0,
/*63074*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63077*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63080*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63083*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63086*/           OPC_EmitInteger, MVT::i1, 0, 
/*63089*/           OPC_EmitInteger, MVT::i1, 0, 
/*63092*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63095*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63115*/         0, // EndSwitchType
/*63116*/       /*Scope*/ 27|128,1/*155*/, /*->63273*/
/*63118*/         OPC_CheckChild2Type, MVT::v16f32,
/*63120*/         OPC_RecordChild3, // #2 = $rsrc
/*63121*/         OPC_CheckChild3Type, MVT::v8i32,
/*63123*/         OPC_RecordChild4, // #3 = $sampler
/*63124*/         OPC_RecordChild5, // #4 = $dmask
/*63125*/         OPC_RecordChild6, // #5 = $unorm
/*63126*/         OPC_RecordChild7, // #6 = $glc
/*63127*/         OPC_MoveChild, 8,
/*63129*/         OPC_RecordNode, // #7 = $slc
/*63130*/         OPC_MoveParent,
/*63131*/         OPC_MoveChild, 9,
/*63133*/         OPC_RecordNode, // #8 = $lwe
/*63134*/         OPC_MoveParent,
/*63135*/         OPC_MoveChild, 10,
/*63137*/         OPC_RecordNode, // #9 = $da
/*63138*/         OPC_MoveParent,
/*63139*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->63184
/*63142*/           OPC_EmitMergeInputChains1_0,
/*63143*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63146*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63155*/           OPC_EmitInteger, MVT::i1, 0, 
/*63158*/           OPC_EmitInteger, MVT::i1, 0, 
/*63161*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63164*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63184*/         /*SwitchType*/ 42, MVT::v2f32,// ->63228
/*63186*/           OPC_EmitMergeInputChains1_0,
/*63187*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63190*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63193*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63196*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63199*/           OPC_EmitInteger, MVT::i1, 0, 
/*63202*/           OPC_EmitInteger, MVT::i1, 0, 
/*63205*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63208*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63228*/         /*SwitchType*/ 42, MVT::v4f32,// ->63272
/*63230*/           OPC_EmitMergeInputChains1_0,
/*63231*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63234*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63237*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63240*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63243*/           OPC_EmitInteger, MVT::i1, 0, 
/*63246*/           OPC_EmitInteger, MVT::i1, 0, 
/*63249*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63252*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63255*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63272*/         0, // EndSwitchType
/*63273*/       0, /*End of Scope*/
/*63274*/     0, /*End of Scope*/
/*63275*/   /*SwitchOpcode*/ 16|128,24/*3088*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->66367
/*63279*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*63280*/     OPC_Scope, 49|128,4/*561*/, /*->63844*/ // 24 children in Scope
/*63283*/       OPC_CheckChild1Integer, 122|128,2/*378*/, 
/*63286*/       OPC_RecordChild2, // #1 = $vdata
/*63287*/       OPC_Scope, 55|128,1/*183*/, /*->63473*/ // 3 children in Scope
/*63290*/         OPC_CheckChild2Type, MVT::f32,
/*63292*/         OPC_RecordChild3, // #2 = $rsrc
/*63293*/         OPC_Scope, 78, /*->63373*/ // 2 children in Scope
/*63295*/           OPC_CheckChild4Integer, 0, 
/*63297*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63298*/           OPC_RecordChild6, // #4 = $glc
/*63299*/           OPC_MoveChild6,
/*63300*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63303*/           OPC_MoveParent,
/*63304*/           OPC_RecordChild7, // #5 = $slc
/*63305*/           OPC_MoveChild7,
/*63306*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63309*/           OPC_MoveParent,
/*63310*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63312*/           OPC_Scope, 29, /*->63343*/ // 2 children in Scope
/*63314*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63317*/             OPC_EmitMergeInputChains1_0,
/*63318*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63321*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63324*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63327*/             OPC_EmitInteger, MVT::i1, 0, 
/*63330*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63343*/           /*Scope*/ 28, /*->63372*/
/*63344*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63347*/             OPC_EmitMergeInputChains1_0,
/*63348*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63351*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63354*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63357*/             OPC_EmitInteger, MVT::i1, 0, 
/*63360*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 378:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63372*/           0, /*End of Scope*/
/*63373*/         /*Scope*/ 98, /*->63472*/
/*63374*/           OPC_RecordChild4, // #3 = $vindex
/*63375*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63376*/           OPC_RecordChild6, // #5 = $glc
/*63377*/           OPC_MoveChild6,
/*63378*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63381*/           OPC_MoveParent,
/*63382*/           OPC_RecordChild7, // #6 = $slc
/*63383*/           OPC_MoveChild7,
/*63384*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63387*/           OPC_MoveParent,
/*63388*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63390*/           OPC_Scope, 49, /*->63441*/ // 2 children in Scope
/*63392*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63395*/             OPC_EmitMergeInputChains1_0,
/*63396*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63399*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63402*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63405*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63416*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63419*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63422*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63425*/             OPC_EmitInteger, MVT::i1, 0, 
/*63428*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 378:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63441*/           /*Scope*/ 29, /*->63471*/
/*63442*/             OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63445*/             OPC_EmitMergeInputChains1_0,
/*63446*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63449*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63452*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63455*/             OPC_EmitInteger, MVT::i1, 0, 
/*63458*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63471*/           0, /*End of Scope*/
/*63472*/         0, /*End of Scope*/
/*63473*/       /*Scope*/ 55|128,1/*183*/, /*->63658*/
/*63475*/         OPC_CheckChild2Type, MVT::v2f32,
/*63477*/         OPC_RecordChild3, // #2 = $rsrc
/*63478*/         OPC_Scope, 78, /*->63558*/ // 2 children in Scope
/*63480*/           OPC_CheckChild4Integer, 0, 
/*63482*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63483*/           OPC_RecordChild6, // #4 = $glc
/*63484*/           OPC_MoveChild6,
/*63485*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63488*/           OPC_MoveParent,
/*63489*/           OPC_RecordChild7, // #5 = $slc
/*63490*/           OPC_MoveChild7,
/*63491*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63494*/           OPC_MoveParent,
/*63495*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63497*/           OPC_Scope, 29, /*->63528*/ // 2 children in Scope
/*63499*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63502*/             OPC_EmitMergeInputChains1_0,
/*63503*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63506*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63509*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63512*/             OPC_EmitInteger, MVT::i1, 0, 
/*63515*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63528*/           /*Scope*/ 28, /*->63557*/
/*63529*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63532*/             OPC_EmitMergeInputChains1_0,
/*63533*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63536*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63539*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63542*/             OPC_EmitInteger, MVT::i1, 0, 
/*63545*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 378:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63557*/           0, /*End of Scope*/
/*63558*/         /*Scope*/ 98, /*->63657*/
/*63559*/           OPC_RecordChild4, // #3 = $vindex
/*63560*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63561*/           OPC_RecordChild6, // #5 = $glc
/*63562*/           OPC_MoveChild6,
/*63563*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63566*/           OPC_MoveParent,
/*63567*/           OPC_RecordChild7, // #6 = $slc
/*63568*/           OPC_MoveChild7,
/*63569*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63572*/           OPC_MoveParent,
/*63573*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63575*/           OPC_Scope, 49, /*->63626*/ // 2 children in Scope
/*63577*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63580*/             OPC_EmitMergeInputChains1_0,
/*63581*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63584*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63587*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63590*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63601*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63604*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63607*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63610*/             OPC_EmitInteger, MVT::i1, 0, 
/*63613*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 378:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63626*/           /*Scope*/ 29, /*->63656*/
/*63627*/             OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63630*/             OPC_EmitMergeInputChains1_0,
/*63631*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63634*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63637*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63640*/             OPC_EmitInteger, MVT::i1, 0, 
/*63643*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63656*/           0, /*End of Scope*/
/*63657*/         0, /*End of Scope*/
/*63658*/       /*Scope*/ 55|128,1/*183*/, /*->63843*/
/*63660*/         OPC_CheckChild2Type, MVT::v4f32,
/*63662*/         OPC_RecordChild3, // #2 = $rsrc
/*63663*/         OPC_Scope, 78, /*->63743*/ // 2 children in Scope
/*63665*/           OPC_CheckChild4Integer, 0, 
/*63667*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63668*/           OPC_RecordChild6, // #4 = $glc
/*63669*/           OPC_MoveChild6,
/*63670*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63673*/           OPC_MoveParent,
/*63674*/           OPC_RecordChild7, // #5 = $slc
/*63675*/           OPC_MoveChild7,
/*63676*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63679*/           OPC_MoveParent,
/*63680*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63682*/           OPC_Scope, 29, /*->63713*/ // 2 children in Scope
/*63684*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63687*/             OPC_EmitMergeInputChains1_0,
/*63688*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63691*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63694*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63697*/             OPC_EmitInteger, MVT::i1, 0, 
/*63700*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63713*/           /*Scope*/ 28, /*->63742*/
/*63714*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63717*/             OPC_EmitMergeInputChains1_0,
/*63718*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63721*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63724*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63727*/             OPC_EmitInteger, MVT::i1, 0, 
/*63730*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 378:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63742*/           0, /*End of Scope*/
/*63743*/         /*Scope*/ 98, /*->63842*/
/*63744*/           OPC_RecordChild4, // #3 = $vindex
/*63745*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63746*/           OPC_RecordChild6, // #5 = $glc
/*63747*/           OPC_MoveChild6,
/*63748*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63751*/           OPC_MoveParent,
/*63752*/           OPC_RecordChild7, // #6 = $slc
/*63753*/           OPC_MoveChild7,
/*63754*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63757*/           OPC_MoveParent,
/*63758*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63760*/           OPC_Scope, 49, /*->63811*/ // 2 children in Scope
/*63762*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63765*/             OPC_EmitMergeInputChains1_0,
/*63766*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63769*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63772*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63775*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63786*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63789*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63792*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63795*/             OPC_EmitInteger, MVT::i1, 0, 
/*63798*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 378:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63811*/           /*Scope*/ 29, /*->63841*/
/*63812*/             OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63815*/             OPC_EmitMergeInputChains1_0,
/*63816*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63819*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63822*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63825*/             OPC_EmitInteger, MVT::i1, 0, 
/*63828*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63841*/           0, /*End of Scope*/
/*63842*/         0, /*End of Scope*/
/*63843*/       0, /*End of Scope*/
/*63844*/     /*Scope*/ 49|128,4/*561*/, /*->64407*/
/*63846*/       OPC_CheckChild1Integer, 121|128,2/*377*/, 
/*63849*/       OPC_RecordChild2, // #1 = $vdata
/*63850*/       OPC_Scope, 55|128,1/*183*/, /*->64036*/ // 3 children in Scope
/*63853*/         OPC_CheckChild2Type, MVT::f32,
/*63855*/         OPC_RecordChild3, // #2 = $rsrc
/*63856*/         OPC_Scope, 78, /*->63936*/ // 2 children in Scope
/*63858*/           OPC_CheckChild4Integer, 0, 
/*63860*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63861*/           OPC_RecordChild6, // #4 = $glc
/*63862*/           OPC_MoveChild6,
/*63863*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63866*/           OPC_MoveParent,
/*63867*/           OPC_RecordChild7, // #5 = $slc
/*63868*/           OPC_MoveChild7,
/*63869*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63872*/           OPC_MoveParent,
/*63873*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63875*/           OPC_Scope, 29, /*->63906*/ // 2 children in Scope
/*63877*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63880*/             OPC_EmitMergeInputChains1_0,
/*63881*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63884*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63887*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63890*/             OPC_EmitInteger, MVT::i1, 0, 
/*63893*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORD_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63906*/           /*Scope*/ 28, /*->63935*/
/*63907*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63910*/             OPC_EmitMergeInputChains1_0,
/*63911*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63914*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63917*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63920*/             OPC_EmitInteger, MVT::i1, 0, 
/*63923*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 377:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORD_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63935*/           0, /*End of Scope*/
/*63936*/         /*Scope*/ 98, /*->64035*/
/*63937*/           OPC_RecordChild4, // #3 = $vindex
/*63938*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63939*/           OPC_RecordChild6, // #5 = $glc
/*63940*/           OPC_MoveChild6,
/*63941*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63944*/           OPC_MoveParent,
/*63945*/           OPC_RecordChild7, // #6 = $slc
/*63946*/           OPC_MoveChild7,
/*63947*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63950*/           OPC_MoveParent,
/*63951*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63953*/           OPC_Scope, 49, /*->64004*/ // 2 children in Scope
/*63955*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63958*/             OPC_EmitMergeInputChains1_0,
/*63959*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63962*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63965*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63968*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63979*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63982*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63985*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63988*/             OPC_EmitInteger, MVT::i1, 0, 
/*63991*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 377:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORD_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64004*/           /*Scope*/ 29, /*->64034*/
/*64005*/             OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64008*/             OPC_EmitMergeInputChains1_0,
/*64009*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64012*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64015*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64018*/             OPC_EmitInteger, MVT::i1, 0, 
/*64021*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORD_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64034*/           0, /*End of Scope*/
/*64035*/         0, /*End of Scope*/
/*64036*/       /*Scope*/ 55|128,1/*183*/, /*->64221*/
/*64038*/         OPC_CheckChild2Type, MVT::v2f32,
/*64040*/         OPC_RecordChild3, // #2 = $rsrc
/*64041*/         OPC_Scope, 78, /*->64121*/ // 2 children in Scope
/*64043*/           OPC_CheckChild4Integer, 0, 
/*64045*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64046*/           OPC_RecordChild6, // #4 = $glc
/*64047*/           OPC_MoveChild6,
/*64048*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64051*/           OPC_MoveParent,
/*64052*/           OPC_RecordChild7, // #5 = $slc
/*64053*/           OPC_MoveChild7,
/*64054*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64057*/           OPC_MoveParent,
/*64058*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64060*/           OPC_Scope, 29, /*->64091*/ // 2 children in Scope
/*64062*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*64065*/             OPC_EmitMergeInputChains1_0,
/*64066*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64069*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64072*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64075*/             OPC_EmitInteger, MVT::i1, 0, 
/*64078*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX2_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64091*/           /*Scope*/ 28, /*->64120*/
/*64092*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*64095*/             OPC_EmitMergeInputChains1_0,
/*64096*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64099*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64102*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64105*/             OPC_EmitInteger, MVT::i1, 0, 
/*64108*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 377:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64120*/           0, /*End of Scope*/
/*64121*/         /*Scope*/ 98, /*->64220*/
/*64122*/           OPC_RecordChild4, // #3 = $vindex
/*64123*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64124*/           OPC_RecordChild6, // #5 = $glc
/*64125*/           OPC_MoveChild6,
/*64126*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64129*/           OPC_MoveParent,
/*64130*/           OPC_RecordChild7, // #6 = $slc
/*64131*/           OPC_MoveChild7,
/*64132*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64135*/           OPC_MoveParent,
/*64136*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64138*/           OPC_Scope, 49, /*->64189*/ // 2 children in Scope
/*64140*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64143*/             OPC_EmitMergeInputChains1_0,
/*64144*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64147*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64150*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64153*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64164*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64167*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64170*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64173*/             OPC_EmitInteger, MVT::i1, 0, 
/*64176*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 377:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX2_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64189*/           /*Scope*/ 29, /*->64219*/
/*64190*/             OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64193*/             OPC_EmitMergeInputChains1_0,
/*64194*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64197*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64200*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64203*/             OPC_EmitInteger, MVT::i1, 0, 
/*64206*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX2_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64219*/           0, /*End of Scope*/
/*64220*/         0, /*End of Scope*/
/*64221*/       /*Scope*/ 55|128,1/*183*/, /*->64406*/
/*64223*/         OPC_CheckChild2Type, MVT::v4f32,
/*64225*/         OPC_RecordChild3, // #2 = $rsrc
/*64226*/         OPC_Scope, 78, /*->64306*/ // 2 children in Scope
/*64228*/           OPC_CheckChild4Integer, 0, 
/*64230*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64231*/           OPC_RecordChild6, // #4 = $glc
/*64232*/           OPC_MoveChild6,
/*64233*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64236*/           OPC_MoveParent,
/*64237*/           OPC_RecordChild7, // #5 = $slc
/*64238*/           OPC_MoveChild7,
/*64239*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64242*/           OPC_MoveParent,
/*64243*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64245*/           OPC_Scope, 29, /*->64276*/ // 2 children in Scope
/*64247*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*64250*/             OPC_EmitMergeInputChains1_0,
/*64251*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64254*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64257*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64260*/             OPC_EmitInteger, MVT::i1, 0, 
/*64263*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX4_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64276*/           /*Scope*/ 28, /*->64305*/
/*64277*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*64280*/             OPC_EmitMergeInputChains1_0,
/*64281*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64284*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64287*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64290*/             OPC_EmitInteger, MVT::i1, 0, 
/*64293*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 377:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64305*/           0, /*End of Scope*/
/*64306*/         /*Scope*/ 98, /*->64405*/
/*64307*/           OPC_RecordChild4, // #3 = $vindex
/*64308*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64309*/           OPC_RecordChild6, // #5 = $glc
/*64310*/           OPC_MoveChild6,
/*64311*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64314*/           OPC_MoveParent,
/*64315*/           OPC_RecordChild7, // #6 = $slc
/*64316*/           OPC_MoveChild7,
/*64317*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64320*/           OPC_MoveParent,
/*64321*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64323*/           OPC_Scope, 49, /*->64374*/ // 2 children in Scope
/*64325*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64328*/             OPC_EmitMergeInputChains1_0,
/*64329*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64332*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64335*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64338*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64349*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64352*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64355*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64358*/             OPC_EmitInteger, MVT::i1, 0, 
/*64361*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 377:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX4_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64374*/           /*Scope*/ 29, /*->64404*/
/*64375*/             OPC_CheckComplexPat, /*CP*/14, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64378*/             OPC_EmitMergeInputChains1_0,
/*64379*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64382*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64385*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64388*/             OPC_EmitInteger, MVT::i1, 0, 
/*64391*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX4_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64404*/           0, /*End of Scope*/
/*64405*/         0, /*End of Scope*/
/*64406*/       0, /*End of Scope*/
/*64407*/     /*Scope*/ 64|128,2/*320*/, /*->64729*/
/*64409*/       OPC_CheckChild1Integer, 25|128,48/*6169*/, 
/*64412*/       OPC_RecordChild2, // #1 = $src
/*64413*/       OPC_RecordChild3, // #2 = $arraybase
/*64414*/       OPC_MoveChild3,
/*64415*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64418*/       OPC_MoveParent,
/*64419*/       OPC_Scope, 76, /*->64497*/ // 4 children in Scope
/*64421*/         OPC_CheckChild4Integer, 0, 
/*64423*/         OPC_RecordChild5, // #3 = $mask
/*64424*/         OPC_MoveChild5,
/*64425*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64428*/         OPC_MoveParent,
/*64429*/         OPC_Scope, 32, /*->64463*/ // 2 children in Scope
/*64431*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64433*/           OPC_EmitMergeInputChains1_0,
/*64434*/           OPC_EmitInteger, MVT::i32, 0, 
/*64437*/           OPC_EmitConvertToTarget, 2,
/*64439*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64443*/           OPC_EmitConvertToTarget, 3,
/*64445*/           OPC_EmitInteger, MVT::i32, 32, 
/*64448*/           OPC_EmitInteger, MVT::i32, 0, 
/*64451*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6169:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*64463*/         /*Scope*/ 32, /*->64496*/
/*64464*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64466*/           OPC_EmitMergeInputChains1_0,
/*64467*/           OPC_EmitInteger, MVT::i32, 0, 
/*64470*/           OPC_EmitConvertToTarget, 2,
/*64472*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64476*/           OPC_EmitConvertToTarget, 3,
/*64478*/           OPC_EmitInteger, MVT::i32, 64, 
/*64481*/           OPC_EmitInteger, MVT::i32, 0, 
/*64484*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6169:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*64496*/         0, /*End of Scope*/
/*64497*/       /*Scope*/ 76, /*->64574*/
/*64498*/         OPC_CheckChild4Integer, 1, 
/*64500*/         OPC_RecordChild5, // #3 = $mask
/*64501*/         OPC_MoveChild5,
/*64502*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64505*/         OPC_MoveParent,
/*64506*/         OPC_Scope, 32, /*->64540*/ // 2 children in Scope
/*64508*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64510*/           OPC_EmitMergeInputChains1_0,
/*64511*/           OPC_EmitInteger, MVT::i32, 0, 
/*64514*/           OPC_EmitConvertToTarget, 2,
/*64516*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64520*/           OPC_EmitConvertToTarget, 3,
/*64522*/           OPC_EmitInteger, MVT::i32, 33, 
/*64525*/           OPC_EmitInteger, MVT::i32, 0, 
/*64528*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6169:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*64540*/         /*Scope*/ 32, /*->64573*/
/*64541*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64543*/           OPC_EmitMergeInputChains1_0,
/*64544*/           OPC_EmitInteger, MVT::i32, 0, 
/*64547*/           OPC_EmitConvertToTarget, 2,
/*64549*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64553*/           OPC_EmitConvertToTarget, 3,
/*64555*/           OPC_EmitInteger, MVT::i32, 65, 
/*64558*/           OPC_EmitInteger, MVT::i32, 0, 
/*64561*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6169:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*64573*/         0, /*End of Scope*/
/*64574*/       /*Scope*/ 76, /*->64651*/
/*64575*/         OPC_CheckChild4Integer, 2, 
/*64577*/         OPC_RecordChild5, // #3 = $mask
/*64578*/         OPC_MoveChild5,
/*64579*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64582*/         OPC_MoveParent,
/*64583*/         OPC_Scope, 32, /*->64617*/ // 2 children in Scope
/*64585*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64587*/           OPC_EmitMergeInputChains1_0,
/*64588*/           OPC_EmitInteger, MVT::i32, 0, 
/*64591*/           OPC_EmitConvertToTarget, 2,
/*64593*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64597*/           OPC_EmitConvertToTarget, 3,
/*64599*/           OPC_EmitInteger, MVT::i32, 34, 
/*64602*/           OPC_EmitInteger, MVT::i32, 0, 
/*64605*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6169:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*64617*/         /*Scope*/ 32, /*->64650*/
/*64618*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64620*/           OPC_EmitMergeInputChains1_0,
/*64621*/           OPC_EmitInteger, MVT::i32, 0, 
/*64624*/           OPC_EmitConvertToTarget, 2,
/*64626*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64630*/           OPC_EmitConvertToTarget, 3,
/*64632*/           OPC_EmitInteger, MVT::i32, 66, 
/*64635*/           OPC_EmitInteger, MVT::i32, 0, 
/*64638*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6169:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*64650*/         0, /*End of Scope*/
/*64651*/       /*Scope*/ 76, /*->64728*/
/*64652*/         OPC_CheckChild4Integer, 3, 
/*64654*/         OPC_RecordChild5, // #3 = $mask
/*64655*/         OPC_MoveChild5,
/*64656*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64659*/         OPC_MoveParent,
/*64660*/         OPC_Scope, 32, /*->64694*/ // 2 children in Scope
/*64662*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64664*/           OPC_EmitMergeInputChains1_0,
/*64665*/           OPC_EmitInteger, MVT::i32, 0, 
/*64668*/           OPC_EmitConvertToTarget, 2,
/*64670*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64674*/           OPC_EmitConvertToTarget, 3,
/*64676*/           OPC_EmitInteger, MVT::i32, 35, 
/*64679*/           OPC_EmitInteger, MVT::i32, 0, 
/*64682*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6169:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*64694*/         /*Scope*/ 32, /*->64727*/
/*64695*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64697*/           OPC_EmitMergeInputChains1_0,
/*64698*/           OPC_EmitInteger, MVT::i32, 0, 
/*64701*/           OPC_EmitConvertToTarget, 2,
/*64703*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64707*/           OPC_EmitConvertToTarget, 3,
/*64709*/           OPC_EmitInteger, MVT::i32, 67, 
/*64712*/           OPC_EmitInteger, MVT::i32, 0, 
/*64715*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6169:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*64727*/         0, /*End of Scope*/
/*64728*/       0, /*End of Scope*/
/*64729*/     /*Scope*/ 22, /*->64752*/
/*64730*/       OPC_CheckChild1Integer, 26|128,4/*538*/, 
/*64733*/       OPC_RecordChild2, // #1 = $simm16
/*64734*/       OPC_MoveChild2,
/*64735*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64738*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64740*/       OPC_MoveParent,
/*64741*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64743*/       OPC_EmitMergeInputChains1_0,
/*64744*/       OPC_EmitConvertToTarget, 1,
/*64746*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SLEEP), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 538:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_SLEEP (imm:i32):$simm16)
/*64752*/     /*Scope*/ 22, /*->64775*/
/*64753*/       OPC_CheckChild1Integer, 21|128,4/*533*/, 
/*64756*/       OPC_RecordChild2, // #1 = $simm16
/*64757*/       OPC_MoveChild2,
/*64758*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64761*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64763*/       OPC_MoveParent,
/*64764*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64766*/       OPC_EmitMergeInputChains1_0,
/*64767*/       OPC_EmitConvertToTarget, 1,
/*64769*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_INCPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 533:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_INCPERFLEVEL (imm:i32):$simm16)
/*64775*/     /*Scope*/ 22, /*->64798*/
/*64776*/       OPC_CheckChild1Integer, 18|128,4/*530*/, 
/*64779*/       OPC_RecordChild2, // #1 = $simm16
/*64780*/       OPC_MoveChild2,
/*64781*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64784*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64786*/       OPC_MoveParent,
/*64787*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64789*/       OPC_EmitMergeInputChains1_0,
/*64790*/       OPC_EmitConvertToTarget, 1,
/*64792*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DECPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 530:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_DECPERFLEVEL (imm:i32):$simm16)
/*64798*/     /*Scope*/ 49, /*->64848*/
/*64799*/       OPC_CheckChild1Integer, 37|128,34/*4389*/, 
/*64802*/       OPC_RecordChild2, // #1 = $rw_gpr
/*64803*/       OPC_RecordChild3, // #2 = $index_gpr
/*64804*/       OPC_RecordChild4, // #3 = $rat_id
/*64805*/       OPC_MoveChild4,
/*64806*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64809*/       OPC_MoveParent,
/*64810*/       OPC_Scope, 17, /*->64829*/ // 2 children in Scope
/*64812*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*64814*/         OPC_EmitMergeInputChains1_0,
/*64815*/         OPC_EmitConvertToTarget, 3,
/*64817*/         OPC_EmitInteger, MVT::i32, 0, 
/*64820*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4389:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64829*/       /*Scope*/ 17, /*->64847*/
/*64830*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*64832*/         OPC_EmitMergeInputChains1_0,
/*64833*/         OPC_EmitConvertToTarget, 3,
/*64835*/         OPC_EmitInteger, MVT::i32, 0, 
/*64838*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4389:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64847*/       0, /*End of Scope*/
/*64848*/     /*Scope*/ 11, /*->64860*/
/*64849*/       OPC_CheckChild1Integer, 35|128,34/*4387*/, 
/*64852*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64854*/       OPC_EmitMergeInputChains1_0,
/*64855*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 4387:iPTR) - Complexity = 8
                // Dst: (GROUP_BARRIER)
/*64860*/     /*Scope*/ 11, /*->64872*/
/*64861*/       OPC_CheckChild1Integer, 13|128,4/*525*/, 
/*64864*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64866*/       OPC_EmitMergeInputChains1_0,
/*64867*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 525:iPTR) - Complexity = 8
                // Dst: (S_BARRIER)
/*64872*/     /*Scope*/ 16, /*->64889*/
/*64873*/       OPC_CheckChild1Integer, 27|128,4/*539*/, 
/*64876*/       OPC_RecordChild2, // #1 = $simm16
/*64877*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64879*/       OPC_EmitMergeInputChains1_0,
/*64880*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*64883*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_WAITCNT), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 539:iPTR, i32:i32:$simm16) - Complexity = 8
                // Dst: (S_WAITCNT (as_i16imm:i32 ?:i32:$simm16))
/*64889*/     /*Scope*/ 11, /*->64901*/
/*64890*/       OPC_CheckChild1Integer, 14|128,4/*526*/, 
/*64893*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64895*/       OPC_EmitMergeInputChains1_0,
/*64896*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 526:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV)
/*64901*/     /*Scope*/ 11, /*->64913*/
/*64902*/       OPC_CheckChild1Integer, 15|128,4/*527*/, 
/*64905*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*64907*/       OPC_EmitMergeInputChains1_0,
/*64908*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 527:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOL)
/*64913*/     /*Scope*/ 11, /*->64925*/
/*64914*/       OPC_CheckChild1Integer, 16|128,4/*528*/, 
/*64917*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64919*/       OPC_EmitMergeInputChains1_0,
/*64920*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 528:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*64925*/     /*Scope*/ 11, /*->64937*/
/*64926*/       OPC_CheckChild1Integer, 17|128,4/*529*/, 
/*64929*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64931*/       OPC_EmitMergeInputChains1_0,
/*64932*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 529:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*64937*/     /*Scope*/ 11, /*->64949*/
/*64938*/       OPC_CheckChild1Integer, 124|128,2/*380*/, 
/*64941*/       OPC_CheckPatternPredicate, 14, // (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*64943*/       OPC_EmitMergeInputChains1_0,
/*64944*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 380:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*64949*/     /*Scope*/ 11, /*->64961*/
/*64950*/       OPC_CheckChild1Integer, 123|128,2/*379*/, 
/*64953*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64955*/       OPC_EmitMergeInputChains1_0,
/*64956*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 379:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*64961*/     /*Scope*/ 11, /*->64973*/
/*64962*/       OPC_CheckChild1Integer, 125|128,2/*381*/, 
/*64965*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*64967*/       OPC_EmitMergeInputChains1_0,
/*64968*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 381:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*64973*/     /*Scope*/ 11, /*->64985*/
/*64974*/       OPC_CheckChild1Integer, 41|128,4/*553*/, 
/*64977*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64979*/       OPC_EmitMergeInputChains1_0,
/*64980*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::WAVE_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 553:iPTR) - Complexity = 8
                // Dst: (WAVE_BARRIER)
/*64985*/     /*Scope*/ 13, /*->64999*/
/*64986*/       OPC_CheckChild1Integer, 16|128,3/*400*/, 
/*64989*/       OPC_RecordChild2, // #1 = $saved
/*64990*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64992*/       OPC_EmitMergeInputChains1_0,
/*64993*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (intrinsic_void 400:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*64999*/     /*Scope*/ 11, /*->65011*/
/*65000*/       OPC_CheckChild1Integer, 39|128,4/*551*/, 
/*65003*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65005*/       OPC_EmitMergeInputChains1_0,
/*65006*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_MASKED_UNREACHABLE), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 551:iPTR) - Complexity = 8
                // Dst: (SI_MASKED_UNREACHABLE)
/*65011*/     /*Scope*/ 8|128,1/*136*/, /*->65149*/
/*65013*/       OPC_CheckChild1Integer, 18|128,48/*6162*/, 
/*65016*/       OPC_Scope, 16, /*->65034*/ // 2 children in Scope
/*65018*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65020*/         OPC_EmitMergeInputChains1_0,
/*65021*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*65028*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6162:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*65034*/       /*Scope*/ 113, /*->65148*/
/*65035*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*65037*/         OPC_EmitMergeInputChains1_0,
/*65038*/         OPC_EmitInteger, MVT::i32, 0, 
/*65041*/         OPC_EmitInteger, MVT::i32, 0, 
/*65044*/         OPC_EmitInteger, MVT::i32, 1, 
/*65047*/         OPC_EmitInteger, MVT::i32, 0, 
/*65050*/         OPC_EmitInteger, MVT::i32, 0, 
/*65053*/         OPC_EmitInteger, MVT::i32, 0, 
/*65056*/         OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*65059*/         OPC_EmitInteger, MVT::i32, 0, 
/*65062*/         OPC_EmitInteger, MVT::i32, 0, 
/*65065*/         OPC_EmitInteger, MVT::i32, 0, 
/*65068*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65080*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*65083*/         OPC_EmitInteger, MVT::i32, 0, 
/*65086*/         OPC_EmitInteger, MVT::i32, 0, 
/*65089*/         OPC_EmitInteger, MVT::i32, 0, 
/*65092*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65104*/         OPC_EmitInteger, MVT::i32, 1, 
/*65107*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65110*/         OPC_EmitInteger, MVT::i32, 0, 
/*65113*/         OPC_EmitInteger, MVT::i32, 0, 
/*65116*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*65142*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6162:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*65148*/       0, /*End of Scope*/
/*65149*/     /*Scope*/ 37|128,4/*549*/, /*->65700*/
/*65151*/       OPC_CheckChild1Integer, 111|128,3/*495*/, 
/*65154*/       OPC_RecordChild2, // #1 = $data
/*65155*/       OPC_Scope, 51|128,1/*179*/, /*->65337*/ // 3 children in Scope
/*65158*/         OPC_CheckChild2Type, MVT::f32,
/*65160*/         OPC_RecordChild3, // #2 = $addr
/*65161*/         OPC_Scope, 57, /*->65220*/ // 3 children in Scope
/*65163*/           OPC_CheckChild3Type, MVT::i32,
/*65165*/           OPC_RecordChild4, // #3 = $rsrc
/*65166*/           OPC_CheckChild4Type, MVT::v8i32,
/*65168*/           OPC_RecordChild5, // #4 = $dmask
/*65169*/           OPC_RecordChild6, // #5 = $glc
/*65170*/           OPC_RecordChild7, // #6 = $slc
/*65171*/           OPC_MoveChild, 8,
/*65173*/           OPC_RecordNode, // #7 = $lwe
/*65174*/           OPC_MoveParent,
/*65175*/           OPC_MoveChild, 9,
/*65177*/           OPC_RecordNode, // #8 = $da
/*65178*/           OPC_MoveParent,
/*65179*/           OPC_EmitMergeInputChains1_0,
/*65180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65183*/           OPC_EmitInteger, MVT::i1, 1, 
/*65186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65192*/           OPC_EmitInteger, MVT::i1, 0, 
/*65195*/           OPC_EmitInteger, MVT::i1, 0, 
/*65198*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65204*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65220*/         /*Scope*/ 57, /*->65278*/
/*65221*/           OPC_CheckChild3Type, MVT::v2i32,
/*65223*/           OPC_RecordChild4, // #3 = $rsrc
/*65224*/           OPC_CheckChild4Type, MVT::v8i32,
/*65226*/           OPC_RecordChild5, // #4 = $dmask
/*65227*/           OPC_RecordChild6, // #5 = $glc
/*65228*/           OPC_RecordChild7, // #6 = $slc
/*65229*/           OPC_MoveChild, 8,
/*65231*/           OPC_RecordNode, // #7 = $lwe
/*65232*/           OPC_MoveParent,
/*65233*/           OPC_MoveChild, 9,
/*65235*/           OPC_RecordNode, // #8 = $da
/*65236*/           OPC_MoveParent,
/*65237*/           OPC_EmitMergeInputChains1_0,
/*65238*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65241*/           OPC_EmitInteger, MVT::i1, 1, 
/*65244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65250*/           OPC_EmitInteger, MVT::i1, 0, 
/*65253*/           OPC_EmitInteger, MVT::i1, 0, 
/*65256*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65262*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65278*/         /*Scope*/ 57, /*->65336*/
/*65279*/           OPC_CheckChild3Type, MVT::v4i32,
/*65281*/           OPC_RecordChild4, // #3 = $rsrc
/*65282*/           OPC_CheckChild4Type, MVT::v8i32,
/*65284*/           OPC_RecordChild5, // #4 = $dmask
/*65285*/           OPC_RecordChild6, // #5 = $glc
/*65286*/           OPC_RecordChild7, // #6 = $slc
/*65287*/           OPC_MoveChild, 8,
/*65289*/           OPC_RecordNode, // #7 = $lwe
/*65290*/           OPC_MoveParent,
/*65291*/           OPC_MoveChild, 9,
/*65293*/           OPC_RecordNode, // #8 = $da
/*65294*/           OPC_MoveParent,
/*65295*/           OPC_EmitMergeInputChains1_0,
/*65296*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65299*/           OPC_EmitInteger, MVT::i1, 1, 
/*65302*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65305*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65308*/           OPC_EmitInteger, MVT::i1, 0, 
/*65311*/           OPC_EmitInteger, MVT::i1, 0, 
/*65314*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65317*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65320*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65336*/         0, /*End of Scope*/
/*65337*/       /*Scope*/ 51|128,1/*179*/, /*->65518*/
/*65339*/         OPC_CheckChild2Type, MVT::v2f32,
/*65341*/         OPC_RecordChild3, // #2 = $addr
/*65342*/         OPC_Scope, 57, /*->65401*/ // 3 children in Scope
/*65344*/           OPC_CheckChild3Type, MVT::i32,
/*65346*/           OPC_RecordChild4, // #3 = $rsrc
/*65347*/           OPC_CheckChild4Type, MVT::v8i32,
/*65349*/           OPC_RecordChild5, // #4 = $dmask
/*65350*/           OPC_RecordChild6, // #5 = $glc
/*65351*/           OPC_RecordChild7, // #6 = $slc
/*65352*/           OPC_MoveChild, 8,
/*65354*/           OPC_RecordNode, // #7 = $lwe
/*65355*/           OPC_MoveParent,
/*65356*/           OPC_MoveChild, 9,
/*65358*/           OPC_RecordNode, // #8 = $da
/*65359*/           OPC_MoveParent,
/*65360*/           OPC_EmitMergeInputChains1_0,
/*65361*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65364*/           OPC_EmitInteger, MVT::i1, 1, 
/*65367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65373*/           OPC_EmitInteger, MVT::i1, 0, 
/*65376*/           OPC_EmitInteger, MVT::i1, 0, 
/*65379*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65385*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65401*/         /*Scope*/ 57, /*->65459*/
/*65402*/           OPC_CheckChild3Type, MVT::v2i32,
/*65404*/           OPC_RecordChild4, // #3 = $rsrc
/*65405*/           OPC_CheckChild4Type, MVT::v8i32,
/*65407*/           OPC_RecordChild5, // #4 = $dmask
/*65408*/           OPC_RecordChild6, // #5 = $glc
/*65409*/           OPC_RecordChild7, // #6 = $slc
/*65410*/           OPC_MoveChild, 8,
/*65412*/           OPC_RecordNode, // #7 = $lwe
/*65413*/           OPC_MoveParent,
/*65414*/           OPC_MoveChild, 9,
/*65416*/           OPC_RecordNode, // #8 = $da
/*65417*/           OPC_MoveParent,
/*65418*/           OPC_EmitMergeInputChains1_0,
/*65419*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65422*/           OPC_EmitInteger, MVT::i1, 1, 
/*65425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65431*/           OPC_EmitInteger, MVT::i1, 0, 
/*65434*/           OPC_EmitInteger, MVT::i1, 0, 
/*65437*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65443*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65459*/         /*Scope*/ 57, /*->65517*/
/*65460*/           OPC_CheckChild3Type, MVT::v4i32,
/*65462*/           OPC_RecordChild4, // #3 = $rsrc
/*65463*/           OPC_CheckChild4Type, MVT::v8i32,
/*65465*/           OPC_RecordChild5, // #4 = $dmask
/*65466*/           OPC_RecordChild6, // #5 = $glc
/*65467*/           OPC_RecordChild7, // #6 = $slc
/*65468*/           OPC_MoveChild, 8,
/*65470*/           OPC_RecordNode, // #7 = $lwe
/*65471*/           OPC_MoveParent,
/*65472*/           OPC_MoveChild, 9,
/*65474*/           OPC_RecordNode, // #8 = $da
/*65475*/           OPC_MoveParent,
/*65476*/           OPC_EmitMergeInputChains1_0,
/*65477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65480*/           OPC_EmitInteger, MVT::i1, 1, 
/*65483*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65486*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65489*/           OPC_EmitInteger, MVT::i1, 0, 
/*65492*/           OPC_EmitInteger, MVT::i1, 0, 
/*65495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65498*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65501*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65517*/         0, /*End of Scope*/
/*65518*/       /*Scope*/ 51|128,1/*179*/, /*->65699*/
/*65520*/         OPC_CheckChild2Type, MVT::v4f32,
/*65522*/         OPC_RecordChild3, // #2 = $addr
/*65523*/         OPC_Scope, 57, /*->65582*/ // 3 children in Scope
/*65525*/           OPC_CheckChild3Type, MVT::i32,
/*65527*/           OPC_RecordChild4, // #3 = $rsrc
/*65528*/           OPC_CheckChild4Type, MVT::v8i32,
/*65530*/           OPC_RecordChild5, // #4 = $dmask
/*65531*/           OPC_RecordChild6, // #5 = $glc
/*65532*/           OPC_RecordChild7, // #6 = $slc
/*65533*/           OPC_MoveChild, 8,
/*65535*/           OPC_RecordNode, // #7 = $lwe
/*65536*/           OPC_MoveParent,
/*65537*/           OPC_MoveChild, 9,
/*65539*/           OPC_RecordNode, // #8 = $da
/*65540*/           OPC_MoveParent,
/*65541*/           OPC_EmitMergeInputChains1_0,
/*65542*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65545*/           OPC_EmitInteger, MVT::i1, 1, 
/*65548*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65551*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65554*/           OPC_EmitInteger, MVT::i1, 0, 
/*65557*/           OPC_EmitInteger, MVT::i1, 0, 
/*65560*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65563*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65566*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65582*/         /*Scope*/ 57, /*->65640*/
/*65583*/           OPC_CheckChild3Type, MVT::v2i32,
/*65585*/           OPC_RecordChild4, // #3 = $rsrc
/*65586*/           OPC_CheckChild4Type, MVT::v8i32,
/*65588*/           OPC_RecordChild5, // #4 = $dmask
/*65589*/           OPC_RecordChild6, // #5 = $glc
/*65590*/           OPC_RecordChild7, // #6 = $slc
/*65591*/           OPC_MoveChild, 8,
/*65593*/           OPC_RecordNode, // #7 = $lwe
/*65594*/           OPC_MoveParent,
/*65595*/           OPC_MoveChild, 9,
/*65597*/           OPC_RecordNode, // #8 = $da
/*65598*/           OPC_MoveParent,
/*65599*/           OPC_EmitMergeInputChains1_0,
/*65600*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65603*/           OPC_EmitInteger, MVT::i1, 1, 
/*65606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65612*/           OPC_EmitInteger, MVT::i1, 0, 
/*65615*/           OPC_EmitInteger, MVT::i1, 0, 
/*65618*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65624*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65640*/         /*Scope*/ 57, /*->65698*/
/*65641*/           OPC_CheckChild3Type, MVT::v4i32,
/*65643*/           OPC_RecordChild4, // #3 = $rsrc
/*65644*/           OPC_CheckChild4Type, MVT::v8i32,
/*65646*/           OPC_RecordChild5, // #4 = $dmask
/*65647*/           OPC_RecordChild6, // #5 = $glc
/*65648*/           OPC_RecordChild7, // #6 = $slc
/*65649*/           OPC_MoveChild, 8,
/*65651*/           OPC_RecordNode, // #7 = $lwe
/*65652*/           OPC_MoveParent,
/*65653*/           OPC_MoveChild, 9,
/*65655*/           OPC_RecordNode, // #8 = $da
/*65656*/           OPC_MoveParent,
/*65657*/           OPC_EmitMergeInputChains1_0,
/*65658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65661*/           OPC_EmitInteger, MVT::i1, 1, 
/*65664*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65667*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65670*/           OPC_EmitInteger, MVT::i1, 0, 
/*65673*/           OPC_EmitInteger, MVT::i1, 0, 
/*65676*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65679*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65682*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65698*/         0, /*End of Scope*/
/*65699*/       0, /*End of Scope*/
/*65700*/     /*Scope*/ 37|128,4/*549*/, /*->66251*/
/*65702*/       OPC_CheckChild1Integer, 112|128,3/*496*/, 
/*65705*/       OPC_RecordChild2, // #1 = $data
/*65706*/       OPC_Scope, 51|128,1/*179*/, /*->65888*/ // 3 children in Scope
/*65709*/         OPC_CheckChild2Type, MVT::f32,
/*65711*/         OPC_RecordChild3, // #2 = $addr
/*65712*/         OPC_Scope, 57, /*->65771*/ // 3 children in Scope
/*65714*/           OPC_CheckChild3Type, MVT::i32,
/*65716*/           OPC_RecordChild4, // #3 = $rsrc
/*65717*/           OPC_CheckChild4Type, MVT::v8i32,
/*65719*/           OPC_RecordChild5, // #4 = $dmask
/*65720*/           OPC_RecordChild6, // #5 = $glc
/*65721*/           OPC_RecordChild7, // #6 = $slc
/*65722*/           OPC_MoveChild, 8,
/*65724*/           OPC_RecordNode, // #7 = $lwe
/*65725*/           OPC_MoveParent,
/*65726*/           OPC_MoveChild, 9,
/*65728*/           OPC_RecordNode, // #8 = $da
/*65729*/           OPC_MoveParent,
/*65730*/           OPC_EmitMergeInputChains1_0,
/*65731*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65734*/           OPC_EmitInteger, MVT::i1, 1, 
/*65737*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65740*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65743*/           OPC_EmitInteger, MVT::i1, 0, 
/*65746*/           OPC_EmitInteger, MVT::i1, 0, 
/*65749*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65752*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65755*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65771*/         /*Scope*/ 57, /*->65829*/
/*65772*/           OPC_CheckChild3Type, MVT::v2i32,
/*65774*/           OPC_RecordChild4, // #3 = $rsrc
/*65775*/           OPC_CheckChild4Type, MVT::v8i32,
/*65777*/           OPC_RecordChild5, // #4 = $dmask
/*65778*/           OPC_RecordChild6, // #5 = $glc
/*65779*/           OPC_RecordChild7, // #6 = $slc
/*65780*/           OPC_MoveChild, 8,
/*65782*/           OPC_RecordNode, // #7 = $lwe
/*65783*/           OPC_MoveParent,
/*65784*/           OPC_MoveChild, 9,
/*65786*/           OPC_RecordNode, // #8 = $da
/*65787*/           OPC_MoveParent,
/*65788*/           OPC_EmitMergeInputChains1_0,
/*65789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65792*/           OPC_EmitInteger, MVT::i1, 1, 
/*65795*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65798*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65801*/           OPC_EmitInteger, MVT::i1, 0, 
/*65804*/           OPC_EmitInteger, MVT::i1, 0, 
/*65807*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65810*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65813*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65829*/         /*Scope*/ 57, /*->65887*/
/*65830*/           OPC_CheckChild3Type, MVT::v4i32,
/*65832*/           OPC_RecordChild4, // #3 = $rsrc
/*65833*/           OPC_CheckChild4Type, MVT::v8i32,
/*65835*/           OPC_RecordChild5, // #4 = $dmask
/*65836*/           OPC_RecordChild6, // #5 = $glc
/*65837*/           OPC_RecordChild7, // #6 = $slc
/*65838*/           OPC_MoveChild, 8,
/*65840*/           OPC_RecordNode, // #7 = $lwe
/*65841*/           OPC_MoveParent,
/*65842*/           OPC_MoveChild, 9,
/*65844*/           OPC_RecordNode, // #8 = $da
/*65845*/           OPC_MoveParent,
/*65846*/           OPC_EmitMergeInputChains1_0,
/*65847*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65850*/           OPC_EmitInteger, MVT::i1, 1, 
/*65853*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65856*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65859*/           OPC_EmitInteger, MVT::i1, 0, 
/*65862*/           OPC_EmitInteger, MVT::i1, 0, 
/*65865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65868*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65871*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65887*/         0, /*End of Scope*/
/*65888*/       /*Scope*/ 51|128,1/*179*/, /*->66069*/
/*65890*/         OPC_CheckChild2Type, MVT::v2f32,
/*65892*/         OPC_RecordChild3, // #2 = $addr
/*65893*/         OPC_Scope, 57, /*->65952*/ // 3 children in Scope
/*65895*/           OPC_CheckChild3Type, MVT::i32,
/*65897*/           OPC_RecordChild4, // #3 = $rsrc
/*65898*/           OPC_CheckChild4Type, MVT::v8i32,
/*65900*/           OPC_RecordChild5, // #4 = $dmask
/*65901*/           OPC_RecordChild6, // #5 = $glc
/*65902*/           OPC_RecordChild7, // #6 = $slc
/*65903*/           OPC_MoveChild, 8,
/*65905*/           OPC_RecordNode, // #7 = $lwe
/*65906*/           OPC_MoveParent,
/*65907*/           OPC_MoveChild, 9,
/*65909*/           OPC_RecordNode, // #8 = $da
/*65910*/           OPC_MoveParent,
/*65911*/           OPC_EmitMergeInputChains1_0,
/*65912*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65915*/           OPC_EmitInteger, MVT::i1, 1, 
/*65918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65924*/           OPC_EmitInteger, MVT::i1, 0, 
/*65927*/           OPC_EmitInteger, MVT::i1, 0, 
/*65930*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65936*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65952*/         /*Scope*/ 57, /*->66010*/
/*65953*/           OPC_CheckChild3Type, MVT::v2i32,
/*65955*/           OPC_RecordChild4, // #3 = $rsrc
/*65956*/           OPC_CheckChild4Type, MVT::v8i32,
/*65958*/           OPC_RecordChild5, // #4 = $dmask
/*65959*/           OPC_RecordChild6, // #5 = $glc
/*65960*/           OPC_RecordChild7, // #6 = $slc
/*65961*/           OPC_MoveChild, 8,
/*65963*/           OPC_RecordNode, // #7 = $lwe
/*65964*/           OPC_MoveParent,
/*65965*/           OPC_MoveChild, 9,
/*65967*/           OPC_RecordNode, // #8 = $da
/*65968*/           OPC_MoveParent,
/*65969*/           OPC_EmitMergeInputChains1_0,
/*65970*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65973*/           OPC_EmitInteger, MVT::i1, 1, 
/*65976*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65979*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65982*/           OPC_EmitInteger, MVT::i1, 0, 
/*65985*/           OPC_EmitInteger, MVT::i1, 0, 
/*65988*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65991*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65994*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66010*/         /*Scope*/ 57, /*->66068*/
/*66011*/           OPC_CheckChild3Type, MVT::v4i32,
/*66013*/           OPC_RecordChild4, // #3 = $rsrc
/*66014*/           OPC_CheckChild4Type, MVT::v8i32,
/*66016*/           OPC_RecordChild5, // #4 = $dmask
/*66017*/           OPC_RecordChild6, // #5 = $glc
/*66018*/           OPC_RecordChild7, // #6 = $slc
/*66019*/           OPC_MoveChild, 8,
/*66021*/           OPC_RecordNode, // #7 = $lwe
/*66022*/           OPC_MoveParent,
/*66023*/           OPC_MoveChild, 9,
/*66025*/           OPC_RecordNode, // #8 = $da
/*66026*/           OPC_MoveParent,
/*66027*/           OPC_EmitMergeInputChains1_0,
/*66028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66031*/           OPC_EmitInteger, MVT::i1, 1, 
/*66034*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66037*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66040*/           OPC_EmitInteger, MVT::i1, 0, 
/*66043*/           OPC_EmitInteger, MVT::i1, 0, 
/*66046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66049*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66052*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66068*/         0, /*End of Scope*/
/*66069*/       /*Scope*/ 51|128,1/*179*/, /*->66250*/
/*66071*/         OPC_CheckChild2Type, MVT::v4f32,
/*66073*/         OPC_RecordChild3, // #2 = $addr
/*66074*/         OPC_Scope, 57, /*->66133*/ // 3 children in Scope
/*66076*/           OPC_CheckChild3Type, MVT::i32,
/*66078*/           OPC_RecordChild4, // #3 = $rsrc
/*66079*/           OPC_CheckChild4Type, MVT::v8i32,
/*66081*/           OPC_RecordChild5, // #4 = $dmask
/*66082*/           OPC_RecordChild6, // #5 = $glc
/*66083*/           OPC_RecordChild7, // #6 = $slc
/*66084*/           OPC_MoveChild, 8,
/*66086*/           OPC_RecordNode, // #7 = $lwe
/*66087*/           OPC_MoveParent,
/*66088*/           OPC_MoveChild, 9,
/*66090*/           OPC_RecordNode, // #8 = $da
/*66091*/           OPC_MoveParent,
/*66092*/           OPC_EmitMergeInputChains1_0,
/*66093*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66096*/           OPC_EmitInteger, MVT::i1, 1, 
/*66099*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66105*/           OPC_EmitInteger, MVT::i1, 0, 
/*66108*/           OPC_EmitInteger, MVT::i1, 0, 
/*66111*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66114*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66117*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66133*/         /*Scope*/ 57, /*->66191*/
/*66134*/           OPC_CheckChild3Type, MVT::v2i32,
/*66136*/           OPC_RecordChild4, // #3 = $rsrc
/*66137*/           OPC_CheckChild4Type, MVT::v8i32,
/*66139*/           OPC_RecordChild5, // #4 = $dmask
/*66140*/           OPC_RecordChild6, // #5 = $glc
/*66141*/           OPC_RecordChild7, // #6 = $slc
/*66142*/           OPC_MoveChild, 8,
/*66144*/           OPC_RecordNode, // #7 = $lwe
/*66145*/           OPC_MoveParent,
/*66146*/           OPC_MoveChild, 9,
/*66148*/           OPC_RecordNode, // #8 = $da
/*66149*/           OPC_MoveParent,
/*66150*/           OPC_EmitMergeInputChains1_0,
/*66151*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66154*/           OPC_EmitInteger, MVT::i1, 1, 
/*66157*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66160*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66163*/           OPC_EmitInteger, MVT::i1, 0, 
/*66166*/           OPC_EmitInteger, MVT::i1, 0, 
/*66169*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66172*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66175*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66191*/         /*Scope*/ 57, /*->66249*/
/*66192*/           OPC_CheckChild3Type, MVT::v4i32,
/*66194*/           OPC_RecordChild4, // #3 = $rsrc
/*66195*/           OPC_CheckChild4Type, MVT::v8i32,
/*66197*/           OPC_RecordChild5, // #4 = $dmask
/*66198*/           OPC_RecordChild6, // #5 = $glc
/*66199*/           OPC_RecordChild7, // #6 = $slc
/*66200*/           OPC_MoveChild, 8,
/*66202*/           OPC_RecordNode, // #7 = $lwe
/*66203*/           OPC_MoveParent,
/*66204*/           OPC_MoveChild, 9,
/*66206*/           OPC_RecordNode, // #8 = $da
/*66207*/           OPC_MoveParent,
/*66208*/           OPC_EmitMergeInputChains1_0,
/*66209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66212*/           OPC_EmitInteger, MVT::i1, 1, 
/*66215*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66218*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66221*/           OPC_EmitInteger, MVT::i1, 0, 
/*66224*/           OPC_EmitInteger, MVT::i1, 0, 
/*66227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66230*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66233*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66249*/         0, /*End of Scope*/
/*66250*/       0, /*End of Scope*/
/*66251*/     /*Scope*/ 114, /*->66366*/
/*66252*/       OPC_CheckChild1Integer, 17|128,48/*6161*/, 
/*66255*/       OPC_RecordChild2, // #1 = $src0
/*66256*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*66258*/       OPC_EmitMergeInputChains1_0,
/*66259*/       OPC_EmitInteger, MVT::i32, 0, 
/*66262*/       OPC_EmitInteger, MVT::i32, 0, 
/*66265*/       OPC_EmitInteger, MVT::i32, 1, 
/*66268*/       OPC_EmitInteger, MVT::i32, 0, 
/*66271*/       OPC_EmitInteger, MVT::i32, 0, 
/*66274*/       OPC_EmitInteger, MVT::i32, 0, 
/*66277*/       OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*66280*/       OPC_EmitInteger, MVT::i32, 0, 
/*66283*/       OPC_EmitInteger, MVT::i32, 0, 
/*66286*/       OPC_EmitInteger, MVT::i32, 0, 
/*66289*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66301*/       OPC_EmitInteger, MVT::i32, 0, 
/*66304*/       OPC_EmitInteger, MVT::i32, 0, 
/*66307*/       OPC_EmitInteger, MVT::i32, 0, 
/*66310*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66322*/       OPC_EmitInteger, MVT::i32, 1, 
/*66325*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66328*/       OPC_EmitInteger, MVT::i32, 0, 
/*66331*/       OPC_EmitInteger, MVT::i32, 0, 
/*66334*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*66360*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                    1/*#Ops*/, 21, 
                // Src: (intrinsic_void 6161:iPTR, f32:f32:$src0) - Complexity = 8
                // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*66366*/     0, /*End of Scope*/
/*66367*/   /*SwitchOpcode*/ 94|128,1/*222*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->66593
/*66371*/     OPC_RecordMemRef,
/*66372*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*66373*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*66374*/     OPC_Scope, 122, /*->66498*/ // 3 children in Scope
/*66376*/       OPC_CheckPredicate, 5, // Predicate_mubuf_load_atomic
/*66378*/       OPC_SwitchType /*2 cases */, 57, MVT::i32,// ->66438
/*66381*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66383*/         OPC_Scope, 23, /*->66408*/ // 2 children in Scope
/*66385*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*66388*/           OPC_EmitMergeInputChains1_0,
/*66389*/           OPC_EmitInteger, MVT::i1, 0, 
/*66392*/           OPC_EmitInteger, MVT::i1, 0, 
/*66395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, ?:i1:$slc, 0:i1)
/*66408*/         /*Scope*/ 28, /*->66437*/
/*66409*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66412*/           OPC_EmitMergeInputChains1_0,
/*66413*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66416*/           OPC_EmitInteger, MVT::i1, 0, 
/*66419*/           OPC_EmitInteger, MVT::i1, 0, 
/*66422*/           OPC_EmitInteger, MVT::i1, 0, 
/*66425*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i32 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 0:i1, 0:i1, 0:i1)
/*66437*/         0, /*End of Scope*/
/*66438*/       /*SwitchType*/ 57, MVT::i64,// ->66497
/*66440*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66442*/         OPC_Scope, 23, /*->66467*/ // 2 children in Scope
/*66444*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*66447*/           OPC_EmitMergeInputChains1_0,
/*66448*/           OPC_EmitInteger, MVT::i1, 0, 
/*66451*/           OPC_EmitInteger, MVT::i1, 0, 
/*66454*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i64 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:i64 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, ?:i1:$slc, 0:i1)
/*66467*/         /*Scope*/ 28, /*->66496*/
/*66468*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66471*/           OPC_EmitMergeInputChains1_0,
/*66472*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66475*/           OPC_EmitInteger, MVT::i1, 0, 
/*66478*/           OPC_EmitInteger, MVT::i1, 0, 
/*66481*/           OPC_EmitInteger, MVT::i1, 0, 
/*66484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i64 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:i64 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 0:i1, 0:i1, 0:i1)
/*66496*/         0, /*End of Scope*/
/*66497*/       0, // EndSwitchType
/*66498*/     /*Scope*/ 46, /*->66545*/
/*66499*/       OPC_CheckPredicate, 17, // Predicate_global_atomic_load
/*66501*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->66523
/*66504*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*66506*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*66509*/         OPC_EmitMergeInputChains1_0,
/*66510*/         OPC_EmitInteger, MVT::i1, 0, 
/*66513*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (atomic_load:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_global_atomic_load>> - Complexity = 7
                  // Dst: (GLOBAL_LOAD_DWORD:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*66523*/       /*SwitchType*/ 19, MVT::i64,// ->66544
/*66525*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*66527*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*66530*/         OPC_EmitMergeInputChains1_0,
/*66531*/         OPC_EmitInteger, MVT::i1, 0, 
/*66534*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (atomic_load:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_global_atomic_load>> - Complexity = 7
                  // Dst: (GLOBAL_LOAD_DWORDX2:i64 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*66544*/       0, // EndSwitchType
/*66545*/     /*Scope*/ 46, /*->66592*/
/*66546*/       OPC_CheckPredicate, 19, // Predicate_atomic_flat_load
/*66548*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->66570
/*66551*/         OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*66553*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*66556*/         OPC_EmitMergeInputChains1_0,
/*66557*/         OPC_EmitInteger, MVT::i1, 0, 
/*66560*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (atomic_load:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_atomic_flat_load>> - Complexity = -3
                  // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*66570*/       /*SwitchType*/ 19, MVT::i64,// ->66591
/*66572*/         OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*66574*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*66577*/         OPC_EmitMergeInputChains1_0,
/*66578*/         OPC_EmitInteger, MVT::i1, 0, 
/*66581*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (atomic_load:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_atomic_flat_load>> - Complexity = -3
                  // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*66591*/       0, // EndSwitchType
/*66592*/     0, /*End of Scope*/
/*66593*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->66823
/*66597*/     OPC_RecordMemRef,
/*66598*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*66599*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*66600*/     OPC_RecordChild2, // #2 = $val
/*66601*/     OPC_Scope, 109, /*->66712*/ // 2 children in Scope
/*66603*/       OPC_CheckChild2Type, MVT::i32,
/*66605*/       OPC_Scope, 82, /*->66689*/ // 2 children in Scope
/*66607*/         OPC_CheckPredicate, 17, // Predicate_global_store_atomic
/*66609*/         OPC_Scope, 57, /*->66668*/ // 2 children in Scope
/*66611*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66613*/           OPC_Scope, 23, /*->66638*/ // 2 children in Scope
/*66615*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66618*/             OPC_EmitMergeInputChains1_0,
/*66619*/             OPC_EmitInteger, MVT::i1, 0, 
/*66622*/             OPC_EmitInteger, MVT::i1, 0, 
/*66625*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                      // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORD_ADDR64 ?:i32:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, ?:i1:$slc, 0:i1)
/*66638*/           /*Scope*/ 28, /*->66667*/
/*66639*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66642*/             OPC_EmitMergeInputChains1_0,
/*66643*/             OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66646*/             OPC_EmitInteger, MVT::i1, 0, 
/*66649*/             OPC_EmitInteger, MVT::i1, 0, 
/*66652*/             OPC_EmitInteger, MVT::i1, 0, 
/*66655*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                      // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                      // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 0:i1, 0:i1, 0:i1)
/*66667*/           0, /*End of Scope*/
/*66668*/         /*Scope*/ 19, /*->66688*/
/*66669*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*66671*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*66674*/           OPC_EmitMergeInputChains1_0,
/*66675*/           OPC_EmitInteger, MVT::i1, 0, 
/*66678*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GLOBAL_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 2, 4, 6, 5, 
                    // Src: (atomic_store (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_global_store_atomic>> - Complexity = 7
                    // Dst: (GLOBAL_STORE_DWORD ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*66688*/         0, /*End of Scope*/
/*66689*/       /*Scope*/ 21, /*->66711*/
/*66690*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66692*/         OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*66694*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*66697*/         OPC_EmitMergeInputChains1_0,
/*66698*/         OPC_EmitInteger, MVT::i1, 0, 
/*66701*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 3, 2, 4, 6, 5, 
                  // Src: (atomic_store (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_flat_store>> - Complexity = -3
                  // Dst: (FLAT_STORE_DWORD ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*66711*/       0, /*End of Scope*/
/*66712*/     /*Scope*/ 109, /*->66822*/
/*66713*/       OPC_CheckChild2Type, MVT::i64,
/*66715*/       OPC_Scope, 82, /*->66799*/ // 2 children in Scope
/*66717*/         OPC_CheckPredicate, 17, // Predicate_global_store_atomic
/*66719*/         OPC_Scope, 57, /*->66778*/ // 2 children in Scope
/*66721*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66723*/           OPC_Scope, 23, /*->66748*/ // 2 children in Scope
/*66725*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66728*/             OPC_EmitMergeInputChains1_0,
/*66729*/             OPC_EmitInteger, MVT::i1, 0, 
/*66732*/             OPC_EmitInteger, MVT::i1, 0, 
/*66735*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                      // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 ?:i64:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, ?:i1:$slc, 0:i1)
/*66748*/           /*Scope*/ 28, /*->66777*/
/*66749*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66752*/             OPC_EmitMergeInputChains1_0,
/*66753*/             OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66756*/             OPC_EmitInteger, MVT::i1, 0, 
/*66759*/             OPC_EmitInteger, MVT::i1, 0, 
/*66762*/             OPC_EmitInteger, MVT::i1, 0, 
/*66765*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                      // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:i64:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 0:i1, 0:i1, 0:i1)
/*66777*/           0, /*End of Scope*/
/*66778*/         /*Scope*/ 19, /*->66798*/
/*66779*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*66781*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*66784*/           OPC_EmitMergeInputChains1_0,
/*66785*/           OPC_EmitInteger, MVT::i1, 0, 
/*66788*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GLOBAL_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 2, 4, 6, 5, 
                    // Src: (atomic_store (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_global_store_atomic>> - Complexity = 7
                    // Dst: (GLOBAL_STORE_DWORDX2 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*66798*/         0, /*End of Scope*/
/*66799*/       /*Scope*/ 21, /*->66821*/
/*66800*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66802*/         OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*66804*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*66807*/         OPC_EmitMergeInputChains1_0,
/*66808*/         OPC_EmitInteger, MVT::i1, 0, 
/*66811*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 3, 2, 4, 6, 5, 
                  // Src: (atomic_store (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_flat_store>> - Complexity = -3
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*66821*/       0, /*End of Scope*/
/*66822*/     0, /*End of Scope*/
/*66823*/   /*SwitchOpcode*/ 117|128,13/*1781*/, TARGET_VAL(AMDGPUISD::TBUFFER_LOAD_FORMAT),// ->68608
/*66827*/     OPC_RecordMemRef,
/*66828*/     OPC_RecordNode, // #0 = 'SItbuffer_load' chained node
/*66829*/     OPC_RecordChild1, // #1 = $rsrc
/*66830*/     OPC_Scope, 74, /*->66906*/ // 20 children in Scope
/*66832*/       OPC_CheckChild2Integer, 0, 
/*66834*/       OPC_CheckChild3Integer, 0, 
/*66836*/       OPC_RecordChild4, // #2 = $soffset
/*66837*/       OPC_RecordChild5, // #3 = $offset
/*66838*/       OPC_MoveChild5,
/*66839*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66842*/       OPC_MoveParent,
/*66843*/       OPC_RecordChild6, // #4 = $dfmt
/*66844*/       OPC_MoveChild6,
/*66845*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66848*/       OPC_MoveParent,
/*66849*/       OPC_RecordChild7, // #5 = $nfmt
/*66850*/       OPC_MoveChild7,
/*66851*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66854*/       OPC_MoveParent,
/*66855*/       OPC_MoveChild, 8,
/*66857*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66860*/       OPC_RecordNode, // #6 = $glc
/*66861*/       OPC_MoveParent,
/*66862*/       OPC_MoveChild, 9,
/*66864*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66867*/       OPC_RecordNode, // #7 = $slc
/*66868*/       OPC_MoveParent,
/*66869*/       OPC_CheckType, MVT::i32,
/*66871*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66873*/       OPC_EmitMergeInputChains1_0,
/*66874*/       OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*66877*/       OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*66880*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*66883*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66886*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66889*/       OPC_EmitInteger, MVT::i1, 0, 
/*66892*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                // Src: (SItbuffer_load:i32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                // Dst: (TBUFFER_LOAD_FORMAT_X_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66906*/     /*Scope*/ 74, /*->66981*/
/*66907*/       OPC_RecordChild2, // #2 = $vindex
/*66908*/       OPC_CheckChild3Integer, 0, 
/*66910*/       OPC_RecordChild4, // #3 = $soffset
/*66911*/       OPC_RecordChild5, // #4 = $offset
/*66912*/       OPC_MoveChild5,
/*66913*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66916*/       OPC_MoveParent,
/*66917*/       OPC_RecordChild6, // #5 = $dfmt
/*66918*/       OPC_MoveChild6,
/*66919*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66922*/       OPC_MoveParent,
/*66923*/       OPC_RecordChild7, // #6 = $nfmt
/*66924*/       OPC_MoveChild7,
/*66925*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66928*/       OPC_MoveParent,
/*66929*/       OPC_MoveChild, 8,
/*66931*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66934*/       OPC_RecordNode, // #7 = $glc
/*66935*/       OPC_MoveParent,
/*66936*/       OPC_MoveChild, 9,
/*66938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66941*/       OPC_RecordNode, // #8 = $slc
/*66942*/       OPC_MoveParent,
/*66943*/       OPC_CheckType, MVT::i32,
/*66945*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66947*/       OPC_EmitMergeInputChains1_0,
/*66948*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66951*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*66954*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*66957*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66960*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66963*/       OPC_EmitInteger, MVT::i1, 0, 
/*66966*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_X_IDXEN:i32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66981*/     /*Scope*/ 74, /*->67056*/
/*66982*/       OPC_CheckChild2Integer, 0, 
/*66984*/       OPC_RecordChild3, // #2 = $voffset
/*66985*/       OPC_RecordChild4, // #3 = $soffset
/*66986*/       OPC_RecordChild5, // #4 = $offset
/*66987*/       OPC_MoveChild5,
/*66988*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66991*/       OPC_MoveParent,
/*66992*/       OPC_RecordChild6, // #5 = $dfmt
/*66993*/       OPC_MoveChild6,
/*66994*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66997*/       OPC_MoveParent,
/*66998*/       OPC_RecordChild7, // #6 = $nfmt
/*66999*/       OPC_MoveChild7,
/*67000*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67003*/       OPC_MoveParent,
/*67004*/       OPC_MoveChild, 8,
/*67006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67009*/       OPC_RecordNode, // #7 = $glc
/*67010*/       OPC_MoveParent,
/*67011*/       OPC_MoveChild, 9,
/*67013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67016*/       OPC_RecordNode, // #8 = $slc
/*67017*/       OPC_MoveParent,
/*67018*/       OPC_CheckType, MVT::i32,
/*67020*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67022*/       OPC_EmitMergeInputChains1_0,
/*67023*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67026*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67029*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67032*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67035*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67038*/       OPC_EmitInteger, MVT::i1, 0, 
/*67041*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:i32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_X_OFFEN:i32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67056*/     /*Scope*/ 93, /*->67150*/
/*67057*/       OPC_RecordChild2, // #2 = $vindex
/*67058*/       OPC_RecordChild3, // #3 = $voffset
/*67059*/       OPC_RecordChild4, // #4 = $soffset
/*67060*/       OPC_RecordChild5, // #5 = $offset
/*67061*/       OPC_MoveChild5,
/*67062*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67065*/       OPC_MoveParent,
/*67066*/       OPC_RecordChild6, // #6 = $dfmt
/*67067*/       OPC_MoveChild6,
/*67068*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67071*/       OPC_MoveParent,
/*67072*/       OPC_RecordChild7, // #7 = $nfmt
/*67073*/       OPC_MoveChild7,
/*67074*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67077*/       OPC_MoveParent,
/*67078*/       OPC_MoveChild, 8,
/*67080*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67083*/       OPC_RecordNode, // #8 = $glc
/*67084*/       OPC_MoveParent,
/*67085*/       OPC_MoveChild, 9,
/*67087*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67090*/       OPC_RecordNode, // #9 = $slc
/*67091*/       OPC_MoveParent,
/*67092*/       OPC_CheckType, MVT::i32,
/*67094*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67096*/       OPC_EmitMergeInputChains1_0,
/*67097*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*67100*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67103*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67106*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*67117*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*67120*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67123*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*67126*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67129*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*67132*/       OPC_EmitInteger, MVT::i1, 0, 
/*67135*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                // Src: (SItbuffer_load:i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                // Dst: (TBUFFER_LOAD_FORMAT_X_BOTHEN:i32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67150*/     /*Scope*/ 74, /*->67225*/
/*67151*/       OPC_CheckChild2Integer, 0, 
/*67153*/       OPC_CheckChild3Integer, 0, 
/*67155*/       OPC_RecordChild4, // #2 = $soffset
/*67156*/       OPC_RecordChild5, // #3 = $offset
/*67157*/       OPC_MoveChild5,
/*67158*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67161*/       OPC_MoveParent,
/*67162*/       OPC_RecordChild6, // #4 = $dfmt
/*67163*/       OPC_MoveChild6,
/*67164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67167*/       OPC_MoveParent,
/*67168*/       OPC_RecordChild7, // #5 = $nfmt
/*67169*/       OPC_MoveChild7,
/*67170*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67173*/       OPC_MoveParent,
/*67174*/       OPC_MoveChild, 8,
/*67176*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67179*/       OPC_RecordNode, // #6 = $glc
/*67180*/       OPC_MoveParent,
/*67181*/       OPC_MoveChild, 9,
/*67183*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67186*/       OPC_RecordNode, // #7 = $slc
/*67187*/       OPC_MoveParent,
/*67188*/       OPC_CheckType, MVT::f32,
/*67190*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67192*/       OPC_EmitMergeInputChains1_0,
/*67193*/       OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*67196*/       OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*67199*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67202*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*67205*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67208*/       OPC_EmitInteger, MVT::i1, 0, 
/*67211*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::f32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                // Src: (SItbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                // Dst: (TBUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67225*/     /*Scope*/ 74, /*->67300*/
/*67226*/       OPC_RecordChild2, // #2 = $vindex
/*67227*/       OPC_CheckChild3Integer, 0, 
/*67229*/       OPC_RecordChild4, // #3 = $soffset
/*67230*/       OPC_RecordChild5, // #4 = $offset
/*67231*/       OPC_MoveChild5,
/*67232*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67235*/       OPC_MoveParent,
/*67236*/       OPC_RecordChild6, // #5 = $dfmt
/*67237*/       OPC_MoveChild6,
/*67238*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67241*/       OPC_MoveParent,
/*67242*/       OPC_RecordChild7, // #6 = $nfmt
/*67243*/       OPC_MoveChild7,
/*67244*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67247*/       OPC_MoveParent,
/*67248*/       OPC_MoveChild, 8,
/*67250*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67253*/       OPC_RecordNode, // #7 = $glc
/*67254*/       OPC_MoveParent,
/*67255*/       OPC_MoveChild, 9,
/*67257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67260*/       OPC_RecordNode, // #8 = $slc
/*67261*/       OPC_MoveParent,
/*67262*/       OPC_CheckType, MVT::f32,
/*67264*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67266*/       OPC_EmitMergeInputChains1_0,
/*67267*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67270*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67273*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67276*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67279*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67282*/       OPC_EmitInteger, MVT::i1, 0, 
/*67285*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67300*/     /*Scope*/ 74, /*->67375*/
/*67301*/       OPC_CheckChild2Integer, 0, 
/*67303*/       OPC_RecordChild3, // #2 = $voffset
/*67304*/       OPC_RecordChild4, // #3 = $soffset
/*67305*/       OPC_RecordChild5, // #4 = $offset
/*67306*/       OPC_MoveChild5,
/*67307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67310*/       OPC_MoveParent,
/*67311*/       OPC_RecordChild6, // #5 = $dfmt
/*67312*/       OPC_MoveChild6,
/*67313*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67316*/       OPC_MoveParent,
/*67317*/       OPC_RecordChild7, // #6 = $nfmt
/*67318*/       OPC_MoveChild7,
/*67319*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67322*/       OPC_MoveParent,
/*67323*/       OPC_MoveChild, 8,
/*67325*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67328*/       OPC_RecordNode, // #7 = $glc
/*67329*/       OPC_MoveParent,
/*67330*/       OPC_MoveChild, 9,
/*67332*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67335*/       OPC_RecordNode, // #8 = $slc
/*67336*/       OPC_MoveParent,
/*67337*/       OPC_CheckType, MVT::f32,
/*67339*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67341*/       OPC_EmitMergeInputChains1_0,
/*67342*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67345*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67348*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67351*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67354*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67357*/       OPC_EmitInteger, MVT::i1, 0, 
/*67360*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67375*/     /*Scope*/ 93, /*->67469*/
/*67376*/       OPC_RecordChild2, // #2 = $vindex
/*67377*/       OPC_RecordChild3, // #3 = $voffset
/*67378*/       OPC_RecordChild4, // #4 = $soffset
/*67379*/       OPC_RecordChild5, // #5 = $offset
/*67380*/       OPC_MoveChild5,
/*67381*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67384*/       OPC_MoveParent,
/*67385*/       OPC_RecordChild6, // #6 = $dfmt
/*67386*/       OPC_MoveChild6,
/*67387*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67390*/       OPC_MoveParent,
/*67391*/       OPC_RecordChild7, // #7 = $nfmt
/*67392*/       OPC_MoveChild7,
/*67393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67396*/       OPC_MoveParent,
/*67397*/       OPC_MoveChild, 8,
/*67399*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67402*/       OPC_RecordNode, // #8 = $glc
/*67403*/       OPC_MoveParent,
/*67404*/       OPC_MoveChild, 9,
/*67406*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67409*/       OPC_RecordNode, // #9 = $slc
/*67410*/       OPC_MoveParent,
/*67411*/       OPC_CheckType, MVT::f32,
/*67413*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67415*/       OPC_EmitMergeInputChains1_0,
/*67416*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*67419*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67422*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67425*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*67436*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*67439*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67442*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*67445*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67448*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*67451*/       OPC_EmitInteger, MVT::i1, 0, 
/*67454*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::f32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                // Src: (SItbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                // Dst: (TBUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67469*/     /*Scope*/ 113, /*->67583*/
/*67470*/       OPC_CheckChild2Integer, 0, 
/*67472*/       OPC_CheckChild3Integer, 0, 
/*67474*/       OPC_RecordChild4, // #2 = $soffset
/*67475*/       OPC_RecordChild5, // #3 = $offset
/*67476*/       OPC_MoveChild5,
/*67477*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67480*/       OPC_MoveParent,
/*67481*/       OPC_RecordChild6, // #4 = $dfmt
/*67482*/       OPC_MoveChild6,
/*67483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67486*/       OPC_MoveParent,
/*67487*/       OPC_RecordChild7, // #5 = $nfmt
/*67488*/       OPC_MoveChild7,
/*67489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67492*/       OPC_MoveParent,
/*67493*/       OPC_MoveChild, 8,
/*67495*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67498*/       OPC_RecordNode, // #6 = $glc
/*67499*/       OPC_MoveParent,
/*67500*/       OPC_MoveChild, 9,
/*67502*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67505*/       OPC_RecordNode, // #7 = $slc
/*67506*/       OPC_MoveParent,
/*67507*/       OPC_SwitchType /*2 cases */, 35, MVT::v2i32,// ->67545
/*67510*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67512*/         OPC_EmitMergeInputChains1_0,
/*67513*/         OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*67516*/         OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*67519*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67522*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*67525*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67528*/         OPC_EmitInteger, MVT::i1, 0, 
/*67531*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                  // Src: (SItbuffer_load:v2i32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_LOAD_FORMAT_XY_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67545*/       /*SwitchType*/ 35, MVT::v4i32,// ->67582
/*67547*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67549*/         OPC_EmitMergeInputChains1_0,
/*67550*/         OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*67553*/         OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*67556*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67559*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*67562*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67565*/         OPC_EmitInteger, MVT::i1, 0, 
/*67568*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                  // Src: (SItbuffer_load:v4i32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_LOAD_FORMAT_XYZW_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67582*/       0, // EndSwitchType
/*67583*/     /*Scope*/ 74, /*->67658*/
/*67584*/       OPC_RecordChild2, // #2 = $vindex
/*67585*/       OPC_CheckChild3Integer, 0, 
/*67587*/       OPC_RecordChild4, // #3 = $soffset
/*67588*/       OPC_RecordChild5, // #4 = $offset
/*67589*/       OPC_MoveChild5,
/*67590*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67593*/       OPC_MoveParent,
/*67594*/       OPC_RecordChild6, // #5 = $dfmt
/*67595*/       OPC_MoveChild6,
/*67596*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67599*/       OPC_MoveParent,
/*67600*/       OPC_RecordChild7, // #6 = $nfmt
/*67601*/       OPC_MoveChild7,
/*67602*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67605*/       OPC_MoveParent,
/*67606*/       OPC_MoveChild, 8,
/*67608*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67611*/       OPC_RecordNode, // #7 = $glc
/*67612*/       OPC_MoveParent,
/*67613*/       OPC_MoveChild, 9,
/*67615*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67618*/       OPC_RecordNode, // #8 = $slc
/*67619*/       OPC_MoveParent,
/*67620*/       OPC_CheckType, MVT::v2i32,
/*67622*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67624*/       OPC_EmitMergeInputChains1_0,
/*67625*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67628*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67631*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67634*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67637*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67640*/       OPC_EmitInteger, MVT::i1, 0, 
/*67643*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v2i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v2i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XY_IDXEN:v2i32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67658*/     /*Scope*/ 74, /*->67733*/
/*67659*/       OPC_CheckChild2Integer, 0, 
/*67661*/       OPC_RecordChild3, // #2 = $voffset
/*67662*/       OPC_RecordChild4, // #3 = $soffset
/*67663*/       OPC_RecordChild5, // #4 = $offset
/*67664*/       OPC_MoveChild5,
/*67665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67668*/       OPC_MoveParent,
/*67669*/       OPC_RecordChild6, // #5 = $dfmt
/*67670*/       OPC_MoveChild6,
/*67671*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67674*/       OPC_MoveParent,
/*67675*/       OPC_RecordChild7, // #6 = $nfmt
/*67676*/       OPC_MoveChild7,
/*67677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67680*/       OPC_MoveParent,
/*67681*/       OPC_MoveChild, 8,
/*67683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67686*/       OPC_RecordNode, // #7 = $glc
/*67687*/       OPC_MoveParent,
/*67688*/       OPC_MoveChild, 9,
/*67690*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67693*/       OPC_RecordNode, // #8 = $slc
/*67694*/       OPC_MoveParent,
/*67695*/       OPC_CheckType, MVT::v2i32,
/*67697*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67699*/       OPC_EmitMergeInputChains1_0,
/*67700*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67703*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67706*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67709*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67712*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67715*/       OPC_EmitInteger, MVT::i1, 0, 
/*67718*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v2i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v2i32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XY_OFFEN:v2i32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67733*/     /*Scope*/ 74, /*->67808*/
/*67734*/       OPC_RecordChild2, // #2 = $vindex
/*67735*/       OPC_CheckChild3Integer, 0, 
/*67737*/       OPC_RecordChild4, // #3 = $soffset
/*67738*/       OPC_RecordChild5, // #4 = $offset
/*67739*/       OPC_MoveChild5,
/*67740*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67743*/       OPC_MoveParent,
/*67744*/       OPC_RecordChild6, // #5 = $dfmt
/*67745*/       OPC_MoveChild6,
/*67746*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67749*/       OPC_MoveParent,
/*67750*/       OPC_RecordChild7, // #6 = $nfmt
/*67751*/       OPC_MoveChild7,
/*67752*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67755*/       OPC_MoveParent,
/*67756*/       OPC_MoveChild, 8,
/*67758*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67761*/       OPC_RecordNode, // #7 = $glc
/*67762*/       OPC_MoveParent,
/*67763*/       OPC_MoveChild, 9,
/*67765*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67768*/       OPC_RecordNode, // #8 = $slc
/*67769*/       OPC_MoveParent,
/*67770*/       OPC_CheckType, MVT::v4i32,
/*67772*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67774*/       OPC_EmitMergeInputChains1_0,
/*67775*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67778*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67781*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67784*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67787*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67790*/       OPC_EmitInteger, MVT::i1, 0, 
/*67793*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v4i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v4i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XYZW_IDXEN:v4i32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67808*/     /*Scope*/ 74, /*->67883*/
/*67809*/       OPC_CheckChild2Integer, 0, 
/*67811*/       OPC_RecordChild3, // #2 = $voffset
/*67812*/       OPC_RecordChild4, // #3 = $soffset
/*67813*/       OPC_RecordChild5, // #4 = $offset
/*67814*/       OPC_MoveChild5,
/*67815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67818*/       OPC_MoveParent,
/*67819*/       OPC_RecordChild6, // #5 = $dfmt
/*67820*/       OPC_MoveChild6,
/*67821*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67824*/       OPC_MoveParent,
/*67825*/       OPC_RecordChild7, // #6 = $nfmt
/*67826*/       OPC_MoveChild7,
/*67827*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67830*/       OPC_MoveParent,
/*67831*/       OPC_MoveChild, 8,
/*67833*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67836*/       OPC_RecordNode, // #7 = $glc
/*67837*/       OPC_MoveParent,
/*67838*/       OPC_MoveChild, 9,
/*67840*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67843*/       OPC_RecordNode, // #8 = $slc
/*67844*/       OPC_MoveParent,
/*67845*/       OPC_CheckType, MVT::v4i32,
/*67847*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67849*/       OPC_EmitMergeInputChains1_0,
/*67850*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67853*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67856*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67859*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67862*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67865*/       OPC_EmitInteger, MVT::i1, 0, 
/*67868*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v4i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v4i32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XYZW_OFFEN:v4i32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67883*/     /*Scope*/ 25|128,1/*153*/, /*->68038*/
/*67885*/       OPC_RecordChild2, // #2 = $vindex
/*67886*/       OPC_RecordChild3, // #3 = $voffset
/*67887*/       OPC_RecordChild4, // #4 = $soffset
/*67888*/       OPC_RecordChild5, // #5 = $offset
/*67889*/       OPC_MoveChild5,
/*67890*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67893*/       OPC_MoveParent,
/*67894*/       OPC_RecordChild6, // #6 = $dfmt
/*67895*/       OPC_MoveChild6,
/*67896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67899*/       OPC_MoveParent,
/*67900*/       OPC_RecordChild7, // #7 = $nfmt
/*67901*/       OPC_MoveChild7,
/*67902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67905*/       OPC_MoveParent,
/*67906*/       OPC_MoveChild, 8,
/*67908*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67911*/       OPC_RecordNode, // #8 = $glc
/*67912*/       OPC_MoveParent,
/*67913*/       OPC_MoveChild, 9,
/*67915*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67918*/       OPC_RecordNode, // #9 = $slc
/*67919*/       OPC_MoveParent,
/*67920*/       OPC_SwitchType /*2 cases */, 56, MVT::v2i32,// ->67979
/*67923*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67925*/         OPC_EmitMergeInputChains1_0,
/*67926*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*67929*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67932*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67935*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*67946*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*67949*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67952*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*67955*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67958*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*67961*/         OPC_EmitInteger, MVT::i1, 0, 
/*67964*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                  // Src: (SItbuffer_load:v2i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_LOAD_FORMAT_XY_BOTHEN:v2i32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67979*/       /*SwitchType*/ 56, MVT::v4i32,// ->68037
/*67981*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67983*/         OPC_EmitMergeInputChains1_0,
/*67984*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*67987*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67990*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67993*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*68004*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68007*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68010*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68013*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68016*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68019*/         OPC_EmitInteger, MVT::i1, 0, 
/*68022*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                  // Src: (SItbuffer_load:v4i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4i32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68037*/       0, // EndSwitchType
/*68038*/     /*Scope*/ 113, /*->68152*/
/*68039*/       OPC_CheckChild2Integer, 0, 
/*68041*/       OPC_CheckChild3Integer, 0, 
/*68043*/       OPC_RecordChild4, // #2 = $soffset
/*68044*/       OPC_RecordChild5, // #3 = $offset
/*68045*/       OPC_MoveChild5,
/*68046*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68049*/       OPC_MoveParent,
/*68050*/       OPC_RecordChild6, // #4 = $dfmt
/*68051*/       OPC_MoveChild6,
/*68052*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68055*/       OPC_MoveParent,
/*68056*/       OPC_RecordChild7, // #5 = $nfmt
/*68057*/       OPC_MoveChild7,
/*68058*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68061*/       OPC_MoveParent,
/*68062*/       OPC_MoveChild, 8,
/*68064*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68067*/       OPC_RecordNode, // #6 = $glc
/*68068*/       OPC_MoveParent,
/*68069*/       OPC_MoveChild, 9,
/*68071*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68074*/       OPC_RecordNode, // #7 = $slc
/*68075*/       OPC_MoveParent,
/*68076*/       OPC_SwitchType /*2 cases */, 35, MVT::v2f32,// ->68114
/*68079*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68081*/         OPC_EmitMergeInputChains1_0,
/*68082*/         OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*68085*/         OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*68088*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68091*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*68094*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68097*/         OPC_EmitInteger, MVT::i1, 0, 
/*68100*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                  // Src: (SItbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68114*/       /*SwitchType*/ 35, MVT::v4f32,// ->68151
/*68116*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68118*/         OPC_EmitMergeInputChains1_0,
/*68119*/         OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*68122*/         OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*68125*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68128*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*68131*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68134*/         OPC_EmitInteger, MVT::i1, 0, 
/*68137*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                  // Src: (SItbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68151*/       0, // EndSwitchType
/*68152*/     /*Scope*/ 74, /*->68227*/
/*68153*/       OPC_RecordChild2, // #2 = $vindex
/*68154*/       OPC_CheckChild3Integer, 0, 
/*68156*/       OPC_RecordChild4, // #3 = $soffset
/*68157*/       OPC_RecordChild5, // #4 = $offset
/*68158*/       OPC_MoveChild5,
/*68159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68162*/       OPC_MoveParent,
/*68163*/       OPC_RecordChild6, // #5 = $dfmt
/*68164*/       OPC_MoveChild6,
/*68165*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68168*/       OPC_MoveParent,
/*68169*/       OPC_RecordChild7, // #6 = $nfmt
/*68170*/       OPC_MoveChild7,
/*68171*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68174*/       OPC_MoveParent,
/*68175*/       OPC_MoveChild, 8,
/*68177*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68180*/       OPC_RecordNode, // #7 = $glc
/*68181*/       OPC_MoveParent,
/*68182*/       OPC_MoveChild, 9,
/*68184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68187*/       OPC_RecordNode, // #8 = $slc
/*68188*/       OPC_MoveParent,
/*68189*/       OPC_CheckType, MVT::v2f32,
/*68191*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68193*/       OPC_EmitMergeInputChains1_0,
/*68194*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68197*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68200*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68203*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68206*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68209*/       OPC_EmitInteger, MVT::i1, 0, 
/*68212*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v2f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68227*/     /*Scope*/ 74, /*->68302*/
/*68228*/       OPC_CheckChild2Integer, 0, 
/*68230*/       OPC_RecordChild3, // #2 = $voffset
/*68231*/       OPC_RecordChild4, // #3 = $soffset
/*68232*/       OPC_RecordChild5, // #4 = $offset
/*68233*/       OPC_MoveChild5,
/*68234*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68237*/       OPC_MoveParent,
/*68238*/       OPC_RecordChild6, // #5 = $dfmt
/*68239*/       OPC_MoveChild6,
/*68240*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68243*/       OPC_MoveParent,
/*68244*/       OPC_RecordChild7, // #6 = $nfmt
/*68245*/       OPC_MoveChild7,
/*68246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68249*/       OPC_MoveParent,
/*68250*/       OPC_MoveChild, 8,
/*68252*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68255*/       OPC_RecordNode, // #7 = $glc
/*68256*/       OPC_MoveParent,
/*68257*/       OPC_MoveChild, 9,
/*68259*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68262*/       OPC_RecordNode, // #8 = $slc
/*68263*/       OPC_MoveParent,
/*68264*/       OPC_CheckType, MVT::v2f32,
/*68266*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68268*/       OPC_EmitMergeInputChains1_0,
/*68269*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68272*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68275*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68278*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68281*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68284*/       OPC_EmitInteger, MVT::i1, 0, 
/*68287*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v2f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68302*/     /*Scope*/ 74, /*->68377*/
/*68303*/       OPC_RecordChild2, // #2 = $vindex
/*68304*/       OPC_CheckChild3Integer, 0, 
/*68306*/       OPC_RecordChild4, // #3 = $soffset
/*68307*/       OPC_RecordChild5, // #4 = $offset
/*68308*/       OPC_MoveChild5,
/*68309*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68312*/       OPC_MoveParent,
/*68313*/       OPC_RecordChild6, // #5 = $dfmt
/*68314*/       OPC_MoveChild6,
/*68315*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68318*/       OPC_MoveParent,
/*68319*/       OPC_RecordChild7, // #6 = $nfmt
/*68320*/       OPC_MoveChild7,
/*68321*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68324*/       OPC_MoveParent,
/*68325*/       OPC_MoveChild, 8,
/*68327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68330*/       OPC_RecordNode, // #7 = $glc
/*68331*/       OPC_MoveParent,
/*68332*/       OPC_MoveChild, 9,
/*68334*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68337*/       OPC_RecordNode, // #8 = $slc
/*68338*/       OPC_MoveParent,
/*68339*/       OPC_CheckType, MVT::v4f32,
/*68341*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68343*/       OPC_EmitMergeInputChains1_0,
/*68344*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68347*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68350*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68353*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68356*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68359*/       OPC_EmitInteger, MVT::i1, 0, 
/*68362*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v4f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68377*/     /*Scope*/ 74, /*->68452*/
/*68378*/       OPC_CheckChild2Integer, 0, 
/*68380*/       OPC_RecordChild3, // #2 = $voffset
/*68381*/       OPC_RecordChild4, // #3 = $soffset
/*68382*/       OPC_RecordChild5, // #4 = $offset
/*68383*/       OPC_MoveChild5,
/*68384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68387*/       OPC_MoveParent,
/*68388*/       OPC_RecordChild6, // #5 = $dfmt
/*68389*/       OPC_MoveChild6,
/*68390*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68393*/       OPC_MoveParent,
/*68394*/       OPC_RecordChild7, // #6 = $nfmt
/*68395*/       OPC_MoveChild7,
/*68396*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68399*/       OPC_MoveParent,
/*68400*/       OPC_MoveChild, 8,
/*68402*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68405*/       OPC_RecordNode, // #7 = $glc
/*68406*/       OPC_MoveParent,
/*68407*/       OPC_MoveChild, 9,
/*68409*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68412*/       OPC_RecordNode, // #8 = $slc
/*68413*/       OPC_MoveParent,
/*68414*/       OPC_CheckType, MVT::v4f32,
/*68416*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68418*/       OPC_EmitMergeInputChains1_0,
/*68419*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68422*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68425*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68428*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68431*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68434*/       OPC_EmitInteger, MVT::i1, 0, 
/*68437*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v4f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68452*/     /*Scope*/ 25|128,1/*153*/, /*->68607*/
/*68454*/       OPC_RecordChild2, // #2 = $vindex
/*68455*/       OPC_RecordChild3, // #3 = $voffset
/*68456*/       OPC_RecordChild4, // #4 = $soffset
/*68457*/       OPC_RecordChild5, // #5 = $offset
/*68458*/       OPC_MoveChild5,
/*68459*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68462*/       OPC_MoveParent,
/*68463*/       OPC_RecordChild6, // #6 = $dfmt
/*68464*/       OPC_MoveChild6,
/*68465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68468*/       OPC_MoveParent,
/*68469*/       OPC_RecordChild7, // #7 = $nfmt
/*68470*/       OPC_MoveChild7,
/*68471*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68474*/       OPC_MoveParent,
/*68475*/       OPC_MoveChild, 8,
/*68477*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68480*/       OPC_RecordNode, // #8 = $glc
/*68481*/       OPC_MoveParent,
/*68482*/       OPC_MoveChild, 9,
/*68484*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68487*/       OPC_RecordNode, // #9 = $slc
/*68488*/       OPC_MoveParent,
/*68489*/       OPC_SwitchType /*2 cases */, 56, MVT::v2f32,// ->68548
/*68492*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68494*/         OPC_EmitMergeInputChains1_0,
/*68495*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*68498*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68501*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68504*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*68515*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68518*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68521*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68524*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68527*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68530*/         OPC_EmitInteger, MVT::i1, 0, 
/*68533*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                  // Src: (SItbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68548*/       /*SwitchType*/ 56, MVT::v4f32,// ->68606
/*68550*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68552*/         OPC_EmitMergeInputChains1_0,
/*68553*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*68556*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68559*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68562*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*68573*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68576*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68579*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68582*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68585*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68588*/         OPC_EmitInteger, MVT::i1, 0, 
/*68591*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                  // Src: (SItbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68606*/       0, // EndSwitchType
/*68607*/     0, /*End of Scope*/
/*68608*/   /*SwitchOpcode*/ 17|128,15/*1937*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->70549
/*68612*/     OPC_RecordMemRef,
/*68613*/     OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*68614*/     OPC_RecordChild1, // #1 = $vdata
/*68615*/     OPC_Scope, 64|128,2/*320*/, /*->68938*/ // 6 children in Scope
/*68618*/       OPC_CheckChild1Type, MVT::i32,
/*68620*/       OPC_RecordChild2, // #2 = $rsrc
/*68621*/       OPC_Scope, 73, /*->68696*/ // 4 children in Scope
/*68623*/         OPC_CheckChild3Integer, 0, 
/*68625*/         OPC_CheckChild4Integer, 0, 
/*68627*/         OPC_RecordChild5, // #3 = $soffset
/*68628*/         OPC_RecordChild6, // #4 = $offset
/*68629*/         OPC_MoveChild6,
/*68630*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68633*/         OPC_MoveParent,
/*68634*/         OPC_RecordChild7, // #5 = $dfmt
/*68635*/         OPC_MoveChild7,
/*68636*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68639*/         OPC_MoveParent,
/*68640*/         OPC_MoveChild, 8,
/*68642*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68645*/         OPC_RecordNode, // #6 = $nfmt
/*68646*/         OPC_MoveParent,
/*68647*/         OPC_MoveChild, 9,
/*68649*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68652*/         OPC_RecordNode, // #7 = $glc
/*68653*/         OPC_MoveParent,
/*68654*/         OPC_MoveChild, 10,
/*68656*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68659*/         OPC_RecordNode, // #8 = $slc
/*68660*/         OPC_MoveParent,
/*68661*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68663*/         OPC_EmitMergeInputChains1_0,
/*68664*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68667*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68670*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68673*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68676*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68679*/         OPC_EmitInteger, MVT::i1, 0, 
/*68682*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store i32:i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_X_OFFSET_exact ?:i32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68696*/       /*Scope*/ 73, /*->68770*/
/*68697*/         OPC_RecordChild3, // #3 = $vindex
/*68698*/         OPC_CheckChild4Integer, 0, 
/*68700*/         OPC_RecordChild5, // #4 = $soffset
/*68701*/         OPC_RecordChild6, // #5 = $offset
/*68702*/         OPC_MoveChild6,
/*68703*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68706*/         OPC_MoveParent,
/*68707*/         OPC_RecordChild7, // #6 = $dfmt
/*68708*/         OPC_MoveChild7,
/*68709*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68712*/         OPC_MoveParent,
/*68713*/         OPC_MoveChild, 8,
/*68715*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68718*/         OPC_RecordNode, // #7 = $nfmt
/*68719*/         OPC_MoveParent,
/*68720*/         OPC_MoveChild, 9,
/*68722*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68725*/         OPC_RecordNode, // #8 = $glc
/*68726*/         OPC_MoveParent,
/*68727*/         OPC_MoveChild, 10,
/*68729*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68732*/         OPC_RecordNode, // #9 = $slc
/*68733*/         OPC_MoveParent,
/*68734*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68736*/         OPC_EmitMergeInputChains1_0,
/*68737*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68740*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68743*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68746*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68749*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68752*/         OPC_EmitInteger, MVT::i1, 0, 
/*68755*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store i32:i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_X_IDXEN_exact ?:i32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68770*/       /*Scope*/ 73, /*->68844*/
/*68771*/         OPC_CheckChild3Integer, 0, 
/*68773*/         OPC_RecordChild4, // #3 = $voffset
/*68774*/         OPC_RecordChild5, // #4 = $soffset
/*68775*/         OPC_RecordChild6, // #5 = $offset
/*68776*/         OPC_MoveChild6,
/*68777*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68780*/         OPC_MoveParent,
/*68781*/         OPC_RecordChild7, // #6 = $dfmt
/*68782*/         OPC_MoveChild7,
/*68783*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68786*/         OPC_MoveParent,
/*68787*/         OPC_MoveChild, 8,
/*68789*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68792*/         OPC_RecordNode, // #7 = $nfmt
/*68793*/         OPC_MoveParent,
/*68794*/         OPC_MoveChild, 9,
/*68796*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68799*/         OPC_RecordNode, // #8 = $glc
/*68800*/         OPC_MoveParent,
/*68801*/         OPC_MoveChild, 10,
/*68803*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68806*/         OPC_RecordNode, // #9 = $slc
/*68807*/         OPC_MoveParent,
/*68808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68810*/         OPC_EmitMergeInputChains1_0,
/*68811*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68814*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68817*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68820*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68823*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68826*/         OPC_EmitInteger, MVT::i1, 0, 
/*68829*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store i32:i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_X_OFFEN_exact ?:i32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68844*/       /*Scope*/ 92, /*->68937*/
/*68845*/         OPC_RecordChild3, // #3 = $vindex
/*68846*/         OPC_RecordChild4, // #4 = $voffset
/*68847*/         OPC_RecordChild5, // #5 = $soffset
/*68848*/         OPC_RecordChild6, // #6 = $offset
/*68849*/         OPC_MoveChild6,
/*68850*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68853*/         OPC_MoveParent,
/*68854*/         OPC_RecordChild7, // #7 = $dfmt
/*68855*/         OPC_MoveChild7,
/*68856*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68859*/         OPC_MoveParent,
/*68860*/         OPC_MoveChild, 8,
/*68862*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68865*/         OPC_RecordNode, // #8 = $nfmt
/*68866*/         OPC_MoveParent,
/*68867*/         OPC_MoveChild, 9,
/*68869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68872*/         OPC_RecordNode, // #9 = $glc
/*68873*/         OPC_MoveParent,
/*68874*/         OPC_MoveChild, 10,
/*68876*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68879*/         OPC_RecordNode, // #10 = $slc
/*68880*/         OPC_MoveParent,
/*68881*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68883*/         OPC_EmitMergeInputChains1_0,
/*68884*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*68887*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68890*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68893*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*68904*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*68907*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68910*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*68913*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68916*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*68919*/         OPC_EmitInteger, MVT::i1, 0, 
/*68922*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store i32:i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_X_BOTHEN_exact ?:i32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68937*/       0, /*End of Scope*/
/*68938*/     /*Scope*/ 64|128,2/*320*/, /*->69260*/
/*68940*/       OPC_CheckChild1Type, MVT::v2i32,
/*68942*/       OPC_RecordChild2, // #2 = $rsrc
/*68943*/       OPC_Scope, 73, /*->69018*/ // 4 children in Scope
/*68945*/         OPC_CheckChild3Integer, 0, 
/*68947*/         OPC_CheckChild4Integer, 0, 
/*68949*/         OPC_RecordChild5, // #3 = $soffset
/*68950*/         OPC_RecordChild6, // #4 = $offset
/*68951*/         OPC_MoveChild6,
/*68952*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68955*/         OPC_MoveParent,
/*68956*/         OPC_RecordChild7, // #5 = $dfmt
/*68957*/         OPC_MoveChild7,
/*68958*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68961*/         OPC_MoveParent,
/*68962*/         OPC_MoveChild, 8,
/*68964*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68967*/         OPC_RecordNode, // #6 = $nfmt
/*68968*/         OPC_MoveParent,
/*68969*/         OPC_MoveChild, 9,
/*68971*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68974*/         OPC_RecordNode, // #7 = $glc
/*68975*/         OPC_MoveParent,
/*68976*/         OPC_MoveChild, 10,
/*68978*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68981*/         OPC_RecordNode, // #8 = $slc
/*68982*/         OPC_MoveParent,
/*68983*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68985*/         OPC_EmitMergeInputChains1_0,
/*68986*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68989*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68992*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68995*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68998*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69001*/         OPC_EmitInteger, MVT::i1, 0, 
/*69004*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store v2i32:v2i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2i32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69018*/       /*Scope*/ 73, /*->69092*/
/*69019*/         OPC_RecordChild3, // #3 = $vindex
/*69020*/         OPC_CheckChild4Integer, 0, 
/*69022*/         OPC_RecordChild5, // #4 = $soffset
/*69023*/         OPC_RecordChild6, // #5 = $offset
/*69024*/         OPC_MoveChild6,
/*69025*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69028*/         OPC_MoveParent,
/*69029*/         OPC_RecordChild7, // #6 = $dfmt
/*69030*/         OPC_MoveChild7,
/*69031*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69034*/         OPC_MoveParent,
/*69035*/         OPC_MoveChild, 8,
/*69037*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69040*/         OPC_RecordNode, // #7 = $nfmt
/*69041*/         OPC_MoveParent,
/*69042*/         OPC_MoveChild, 9,
/*69044*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69047*/         OPC_RecordNode, // #8 = $glc
/*69048*/         OPC_MoveParent,
/*69049*/         OPC_MoveChild, 10,
/*69051*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69054*/         OPC_RecordNode, // #9 = $slc
/*69055*/         OPC_MoveParent,
/*69056*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69058*/         OPC_EmitMergeInputChains1_0,
/*69059*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69062*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69065*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69068*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69071*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69074*/         OPC_EmitInteger, MVT::i1, 0, 
/*69077*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v2i32:v2i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2i32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69092*/       /*Scope*/ 73, /*->69166*/
/*69093*/         OPC_CheckChild3Integer, 0, 
/*69095*/         OPC_RecordChild4, // #3 = $voffset
/*69096*/         OPC_RecordChild5, // #4 = $soffset
/*69097*/         OPC_RecordChild6, // #5 = $offset
/*69098*/         OPC_MoveChild6,
/*69099*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69102*/         OPC_MoveParent,
/*69103*/         OPC_RecordChild7, // #6 = $dfmt
/*69104*/         OPC_MoveChild7,
/*69105*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69108*/         OPC_MoveParent,
/*69109*/         OPC_MoveChild, 8,
/*69111*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69114*/         OPC_RecordNode, // #7 = $nfmt
/*69115*/         OPC_MoveParent,
/*69116*/         OPC_MoveChild, 9,
/*69118*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69121*/         OPC_RecordNode, // #8 = $glc
/*69122*/         OPC_MoveParent,
/*69123*/         OPC_MoveChild, 10,
/*69125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69128*/         OPC_RecordNode, // #9 = $slc
/*69129*/         OPC_MoveParent,
/*69130*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69132*/         OPC_EmitMergeInputChains1_0,
/*69133*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69136*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69139*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69142*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69145*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69148*/         OPC_EmitInteger, MVT::i1, 0, 
/*69151*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v2i32:v2i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2i32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69166*/       /*Scope*/ 92, /*->69259*/
/*69167*/         OPC_RecordChild3, // #3 = $vindex
/*69168*/         OPC_RecordChild4, // #4 = $voffset
/*69169*/         OPC_RecordChild5, // #5 = $soffset
/*69170*/         OPC_RecordChild6, // #6 = $offset
/*69171*/         OPC_MoveChild6,
/*69172*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69175*/         OPC_MoveParent,
/*69176*/         OPC_RecordChild7, // #7 = $dfmt
/*69177*/         OPC_MoveChild7,
/*69178*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69181*/         OPC_MoveParent,
/*69182*/         OPC_MoveChild, 8,
/*69184*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69187*/         OPC_RecordNode, // #8 = $nfmt
/*69188*/         OPC_MoveParent,
/*69189*/         OPC_MoveChild, 9,
/*69191*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69194*/         OPC_RecordNode, // #9 = $glc
/*69195*/         OPC_MoveParent,
/*69196*/         OPC_MoveChild, 10,
/*69198*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69201*/         OPC_RecordNode, // #10 = $slc
/*69202*/         OPC_MoveParent,
/*69203*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69205*/         OPC_EmitMergeInputChains1_0,
/*69206*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*69209*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69212*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69215*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*69226*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*69229*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69232*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*69235*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69238*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*69241*/         OPC_EmitInteger, MVT::i1, 0, 
/*69244*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store v2i32:v2i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2i32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69259*/       0, /*End of Scope*/
/*69260*/     /*Scope*/ 64|128,2/*320*/, /*->69582*/
/*69262*/       OPC_CheckChild1Type, MVT::v4i32,
/*69264*/       OPC_RecordChild2, // #2 = $rsrc
/*69265*/       OPC_Scope, 73, /*->69340*/ // 4 children in Scope
/*69267*/         OPC_CheckChild3Integer, 0, 
/*69269*/         OPC_CheckChild4Integer, 0, 
/*69271*/         OPC_RecordChild5, // #3 = $soffset
/*69272*/         OPC_RecordChild6, // #4 = $offset
/*69273*/         OPC_MoveChild6,
/*69274*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69277*/         OPC_MoveParent,
/*69278*/         OPC_RecordChild7, // #5 = $dfmt
/*69279*/         OPC_MoveChild7,
/*69280*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69283*/         OPC_MoveParent,
/*69284*/         OPC_MoveChild, 8,
/*69286*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69289*/         OPC_RecordNode, // #6 = $nfmt
/*69290*/         OPC_MoveParent,
/*69291*/         OPC_MoveChild, 9,
/*69293*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69296*/         OPC_RecordNode, // #7 = $glc
/*69297*/         OPC_MoveParent,
/*69298*/         OPC_MoveChild, 10,
/*69300*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69303*/         OPC_RecordNode, // #8 = $slc
/*69304*/         OPC_MoveParent,
/*69305*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69307*/         OPC_EmitMergeInputChains1_0,
/*69308*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69311*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*69314*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69317*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*69320*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69323*/         OPC_EmitInteger, MVT::i1, 0, 
/*69326*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4i32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69340*/       /*Scope*/ 73, /*->69414*/
/*69341*/         OPC_RecordChild3, // #3 = $vindex
/*69342*/         OPC_CheckChild4Integer, 0, 
/*69344*/         OPC_RecordChild5, // #4 = $soffset
/*69345*/         OPC_RecordChild6, // #5 = $offset
/*69346*/         OPC_MoveChild6,
/*69347*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69350*/         OPC_MoveParent,
/*69351*/         OPC_RecordChild7, // #6 = $dfmt
/*69352*/         OPC_MoveChild7,
/*69353*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69356*/         OPC_MoveParent,
/*69357*/         OPC_MoveChild, 8,
/*69359*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69362*/         OPC_RecordNode, // #7 = $nfmt
/*69363*/         OPC_MoveParent,
/*69364*/         OPC_MoveChild, 9,
/*69366*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69369*/         OPC_RecordNode, // #8 = $glc
/*69370*/         OPC_MoveParent,
/*69371*/         OPC_MoveChild, 10,
/*69373*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69376*/         OPC_RecordNode, // #9 = $slc
/*69377*/         OPC_MoveParent,
/*69378*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69380*/         OPC_EmitMergeInputChains1_0,
/*69381*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69384*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69387*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69390*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69393*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69396*/         OPC_EmitInteger, MVT::i1, 0, 
/*69399*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4i32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69414*/       /*Scope*/ 73, /*->69488*/
/*69415*/         OPC_CheckChild3Integer, 0, 
/*69417*/         OPC_RecordChild4, // #3 = $voffset
/*69418*/         OPC_RecordChild5, // #4 = $soffset
/*69419*/         OPC_RecordChild6, // #5 = $offset
/*69420*/         OPC_MoveChild6,
/*69421*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69424*/         OPC_MoveParent,
/*69425*/         OPC_RecordChild7, // #6 = $dfmt
/*69426*/         OPC_MoveChild7,
/*69427*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69430*/         OPC_MoveParent,
/*69431*/         OPC_MoveChild, 8,
/*69433*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69436*/         OPC_RecordNode, // #7 = $nfmt
/*69437*/         OPC_MoveParent,
/*69438*/         OPC_MoveChild, 9,
/*69440*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69443*/         OPC_RecordNode, // #8 = $glc
/*69444*/         OPC_MoveParent,
/*69445*/         OPC_MoveChild, 10,
/*69447*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69450*/         OPC_RecordNode, // #9 = $slc
/*69451*/         OPC_MoveParent,
/*69452*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69454*/         OPC_EmitMergeInputChains1_0,
/*69455*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69458*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69461*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69464*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69467*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69470*/         OPC_EmitInteger, MVT::i1, 0, 
/*69473*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4i32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69488*/       /*Scope*/ 92, /*->69581*/
/*69489*/         OPC_RecordChild3, // #3 = $vindex
/*69490*/         OPC_RecordChild4, // #4 = $voffset
/*69491*/         OPC_RecordChild5, // #5 = $soffset
/*69492*/         OPC_RecordChild6, // #6 = $offset
/*69493*/         OPC_MoveChild6,
/*69494*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69497*/         OPC_MoveParent,
/*69498*/         OPC_RecordChild7, // #7 = $dfmt
/*69499*/         OPC_MoveChild7,
/*69500*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69503*/         OPC_MoveParent,
/*69504*/         OPC_MoveChild, 8,
/*69506*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69509*/         OPC_RecordNode, // #8 = $nfmt
/*69510*/         OPC_MoveParent,
/*69511*/         OPC_MoveChild, 9,
/*69513*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69516*/         OPC_RecordNode, // #9 = $glc
/*69517*/         OPC_MoveParent,
/*69518*/         OPC_MoveChild, 10,
/*69520*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69523*/         OPC_RecordNode, // #10 = $slc
/*69524*/         OPC_MoveParent,
/*69525*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69527*/         OPC_EmitMergeInputChains1_0,
/*69528*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*69531*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69534*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69537*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*69548*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*69551*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69554*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*69557*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69560*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*69563*/         OPC_EmitInteger, MVT::i1, 0, 
/*69566*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4i32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69581*/       0, /*End of Scope*/
/*69582*/     /*Scope*/ 64|128,2/*320*/, /*->69904*/
/*69584*/       OPC_CheckChild1Type, MVT::f32,
/*69586*/       OPC_RecordChild2, // #2 = $rsrc
/*69587*/       OPC_Scope, 73, /*->69662*/ // 4 children in Scope
/*69589*/         OPC_CheckChild3Integer, 0, 
/*69591*/         OPC_CheckChild4Integer, 0, 
/*69593*/         OPC_RecordChild5, // #3 = $soffset
/*69594*/         OPC_RecordChild6, // #4 = $offset
/*69595*/         OPC_MoveChild6,
/*69596*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69599*/         OPC_MoveParent,
/*69600*/         OPC_RecordChild7, // #5 = $dfmt
/*69601*/         OPC_MoveChild7,
/*69602*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69605*/         OPC_MoveParent,
/*69606*/         OPC_MoveChild, 8,
/*69608*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69611*/         OPC_RecordNode, // #6 = $nfmt
/*69612*/         OPC_MoveParent,
/*69613*/         OPC_MoveChild, 9,
/*69615*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69618*/         OPC_RecordNode, // #7 = $glc
/*69619*/         OPC_MoveParent,
/*69620*/         OPC_MoveChild, 10,
/*69622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69625*/         OPC_RecordNode, // #8 = $slc
/*69626*/         OPC_MoveParent,
/*69627*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69629*/         OPC_EmitMergeInputChains1_0,
/*69630*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69633*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*69636*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69639*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*69642*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69645*/         OPC_EmitInteger, MVT::i1, 0, 
/*69648*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69662*/       /*Scope*/ 73, /*->69736*/
/*69663*/         OPC_RecordChild3, // #3 = $vindex
/*69664*/         OPC_CheckChild4Integer, 0, 
/*69666*/         OPC_RecordChild5, // #4 = $soffset
/*69667*/         OPC_RecordChild6, // #5 = $offset
/*69668*/         OPC_MoveChild6,
/*69669*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69672*/         OPC_MoveParent,
/*69673*/         OPC_RecordChild7, // #6 = $dfmt
/*69674*/         OPC_MoveChild7,
/*69675*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69678*/         OPC_MoveParent,
/*69679*/         OPC_MoveChild, 8,
/*69681*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69684*/         OPC_RecordNode, // #7 = $nfmt
/*69685*/         OPC_MoveParent,
/*69686*/         OPC_MoveChild, 9,
/*69688*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69691*/         OPC_RecordNode, // #8 = $glc
/*69692*/         OPC_MoveParent,
/*69693*/         OPC_MoveChild, 10,
/*69695*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69698*/         OPC_RecordNode, // #9 = $slc
/*69699*/         OPC_MoveParent,
/*69700*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69702*/         OPC_EmitMergeInputChains1_0,
/*69703*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69706*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69709*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69712*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69715*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69718*/         OPC_EmitInteger, MVT::i1, 0, 
/*69721*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69736*/       /*Scope*/ 73, /*->69810*/
/*69737*/         OPC_CheckChild3Integer, 0, 
/*69739*/         OPC_RecordChild4, // #3 = $voffset
/*69740*/         OPC_RecordChild5, // #4 = $soffset
/*69741*/         OPC_RecordChild6, // #5 = $offset
/*69742*/         OPC_MoveChild6,
/*69743*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69746*/         OPC_MoveParent,
/*69747*/         OPC_RecordChild7, // #6 = $dfmt
/*69748*/         OPC_MoveChild7,
/*69749*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69752*/         OPC_MoveParent,
/*69753*/         OPC_MoveChild, 8,
/*69755*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69758*/         OPC_RecordNode, // #7 = $nfmt
/*69759*/         OPC_MoveParent,
/*69760*/         OPC_MoveChild, 9,
/*69762*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69765*/         OPC_RecordNode, // #8 = $glc
/*69766*/         OPC_MoveParent,
/*69767*/         OPC_MoveChild, 10,
/*69769*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69772*/         OPC_RecordNode, // #9 = $slc
/*69773*/         OPC_MoveParent,
/*69774*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69776*/         OPC_EmitMergeInputChains1_0,
/*69777*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69780*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69783*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69786*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69789*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69792*/         OPC_EmitInteger, MVT::i1, 0, 
/*69795*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69810*/       /*Scope*/ 92, /*->69903*/
/*69811*/         OPC_RecordChild3, // #3 = $vindex
/*69812*/         OPC_RecordChild4, // #4 = $voffset
/*69813*/         OPC_RecordChild5, // #5 = $soffset
/*69814*/         OPC_RecordChild6, // #6 = $offset
/*69815*/         OPC_MoveChild6,
/*69816*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69819*/         OPC_MoveParent,
/*69820*/         OPC_RecordChild7, // #7 = $dfmt
/*69821*/         OPC_MoveChild7,
/*69822*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69825*/         OPC_MoveParent,
/*69826*/         OPC_MoveChild, 8,
/*69828*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69831*/         OPC_RecordNode, // #8 = $nfmt
/*69832*/         OPC_MoveParent,
/*69833*/         OPC_MoveChild, 9,
/*69835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69838*/         OPC_RecordNode, // #9 = $glc
/*69839*/         OPC_MoveParent,
/*69840*/         OPC_MoveChild, 10,
/*69842*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69845*/         OPC_RecordNode, // #10 = $slc
/*69846*/         OPC_MoveParent,
/*69847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69849*/         OPC_EmitMergeInputChains1_0,
/*69850*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*69853*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69856*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69859*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*69870*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*69873*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69876*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*69879*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69882*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*69885*/         OPC_EmitInteger, MVT::i1, 0, 
/*69888*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69903*/       0, /*End of Scope*/
/*69904*/     /*Scope*/ 64|128,2/*320*/, /*->70226*/
/*69906*/       OPC_CheckChild1Type, MVT::v2f32,
/*69908*/       OPC_RecordChild2, // #2 = $rsrc
/*69909*/       OPC_Scope, 73, /*->69984*/ // 4 children in Scope
/*69911*/         OPC_CheckChild3Integer, 0, 
/*69913*/         OPC_CheckChild4Integer, 0, 
/*69915*/         OPC_RecordChild5, // #3 = $soffset
/*69916*/         OPC_RecordChild6, // #4 = $offset
/*69917*/         OPC_MoveChild6,
/*69918*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69921*/         OPC_MoveParent,
/*69922*/         OPC_RecordChild7, // #5 = $dfmt
/*69923*/         OPC_MoveChild7,
/*69924*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69927*/         OPC_MoveParent,
/*69928*/         OPC_MoveChild, 8,
/*69930*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69933*/         OPC_RecordNode, // #6 = $nfmt
/*69934*/         OPC_MoveParent,
/*69935*/         OPC_MoveChild, 9,
/*69937*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69940*/         OPC_RecordNode, // #7 = $glc
/*69941*/         OPC_MoveParent,
/*69942*/         OPC_MoveChild, 10,
/*69944*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69947*/         OPC_RecordNode, // #8 = $slc
/*69948*/         OPC_MoveParent,
/*69949*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69951*/         OPC_EmitMergeInputChains1_0,
/*69952*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69955*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*69958*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69961*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*69964*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69967*/         OPC_EmitInteger, MVT::i1, 0, 
/*69970*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69984*/       /*Scope*/ 73, /*->70058*/
/*69985*/         OPC_RecordChild3, // #3 = $vindex
/*69986*/         OPC_CheckChild4Integer, 0, 
/*69988*/         OPC_RecordChild5, // #4 = $soffset
/*69989*/         OPC_RecordChild6, // #5 = $offset
/*69990*/         OPC_MoveChild6,
/*69991*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69994*/         OPC_MoveParent,
/*69995*/         OPC_RecordChild7, // #6 = $dfmt
/*69996*/         OPC_MoveChild7,
/*69997*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70000*/         OPC_MoveParent,
/*70001*/         OPC_MoveChild, 8,
/*70003*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70006*/         OPC_RecordNode, // #7 = $nfmt
/*70007*/         OPC_MoveParent,
/*70008*/         OPC_MoveChild, 9,
/*70010*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70013*/         OPC_RecordNode, // #8 = $glc
/*70014*/         OPC_MoveParent,
/*70015*/         OPC_MoveChild, 10,
/*70017*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70020*/         OPC_RecordNode, // #9 = $slc
/*70021*/         OPC_MoveParent,
/*70022*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70024*/         OPC_EmitMergeInputChains1_0,
/*70025*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70028*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70031*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70034*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70037*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70040*/         OPC_EmitInteger, MVT::i1, 0, 
/*70043*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70058*/       /*Scope*/ 73, /*->70132*/
/*70059*/         OPC_CheckChild3Integer, 0, 
/*70061*/         OPC_RecordChild4, // #3 = $voffset
/*70062*/         OPC_RecordChild5, // #4 = $soffset
/*70063*/         OPC_RecordChild6, // #5 = $offset
/*70064*/         OPC_MoveChild6,
/*70065*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70068*/         OPC_MoveParent,
/*70069*/         OPC_RecordChild7, // #6 = $dfmt
/*70070*/         OPC_MoveChild7,
/*70071*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70074*/         OPC_MoveParent,
/*70075*/         OPC_MoveChild, 8,
/*70077*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70080*/         OPC_RecordNode, // #7 = $nfmt
/*70081*/         OPC_MoveParent,
/*70082*/         OPC_MoveChild, 9,
/*70084*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70087*/         OPC_RecordNode, // #8 = $glc
/*70088*/         OPC_MoveParent,
/*70089*/         OPC_MoveChild, 10,
/*70091*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70094*/         OPC_RecordNode, // #9 = $slc
/*70095*/         OPC_MoveParent,
/*70096*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70098*/         OPC_EmitMergeInputChains1_0,
/*70099*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70102*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70105*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70108*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70111*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70114*/         OPC_EmitInteger, MVT::i1, 0, 
/*70117*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70132*/       /*Scope*/ 92, /*->70225*/
/*70133*/         OPC_RecordChild3, // #3 = $vindex
/*70134*/         OPC_RecordChild4, // #4 = $voffset
/*70135*/         OPC_RecordChild5, // #5 = $soffset
/*70136*/         OPC_RecordChild6, // #6 = $offset
/*70137*/         OPC_MoveChild6,
/*70138*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70141*/         OPC_MoveParent,
/*70142*/         OPC_RecordChild7, // #7 = $dfmt
/*70143*/         OPC_MoveChild7,
/*70144*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70147*/         OPC_MoveParent,
/*70148*/         OPC_MoveChild, 8,
/*70150*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70153*/         OPC_RecordNode, // #8 = $nfmt
/*70154*/         OPC_MoveParent,
/*70155*/         OPC_MoveChild, 9,
/*70157*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70160*/         OPC_RecordNode, // #9 = $glc
/*70161*/         OPC_MoveParent,
/*70162*/         OPC_MoveChild, 10,
/*70164*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70167*/         OPC_RecordNode, // #10 = $slc
/*70168*/         OPC_MoveParent,
/*70169*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70171*/         OPC_EmitMergeInputChains1_0,
/*70172*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*70175*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70178*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70181*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*70192*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*70195*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70198*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*70201*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70204*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*70207*/         OPC_EmitInteger, MVT::i1, 0, 
/*70210*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70225*/       0, /*End of Scope*/
/*70226*/     /*Scope*/ 64|128,2/*320*/, /*->70548*/
/*70228*/       OPC_CheckChild1Type, MVT::v4f32,
/*70230*/       OPC_RecordChild2, // #2 = $rsrc
/*70231*/       OPC_Scope, 73, /*->70306*/ // 4 children in Scope
/*70233*/         OPC_CheckChild3Integer, 0, 
/*70235*/         OPC_CheckChild4Integer, 0, 
/*70237*/         OPC_RecordChild5, // #3 = $soffset
/*70238*/         OPC_RecordChild6, // #4 = $offset
/*70239*/         OPC_MoveChild6,
/*70240*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70243*/         OPC_MoveParent,
/*70244*/         OPC_RecordChild7, // #5 = $dfmt
/*70245*/         OPC_MoveChild7,
/*70246*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70249*/         OPC_MoveParent,
/*70250*/         OPC_MoveChild, 8,
/*70252*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70255*/         OPC_RecordNode, // #6 = $nfmt
/*70256*/         OPC_MoveParent,
/*70257*/         OPC_MoveChild, 9,
/*70259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70262*/         OPC_RecordNode, // #7 = $glc
/*70263*/         OPC_MoveParent,
/*70264*/         OPC_MoveChild, 10,
/*70266*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70269*/         OPC_RecordNode, // #8 = $slc
/*70270*/         OPC_MoveParent,
/*70271*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70273*/         OPC_EmitMergeInputChains1_0,
/*70274*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70277*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*70280*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70283*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*70286*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70289*/         OPC_EmitInteger, MVT::i1, 0, 
/*70292*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70306*/       /*Scope*/ 73, /*->70380*/
/*70307*/         OPC_RecordChild3, // #3 = $vindex
/*70308*/         OPC_CheckChild4Integer, 0, 
/*70310*/         OPC_RecordChild5, // #4 = $soffset
/*70311*/         OPC_RecordChild6, // #5 = $offset
/*70312*/         OPC_MoveChild6,
/*70313*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70316*/         OPC_MoveParent,
/*70317*/         OPC_RecordChild7, // #6 = $dfmt
/*70318*/         OPC_MoveChild7,
/*70319*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70322*/         OPC_MoveParent,
/*70323*/         OPC_MoveChild, 8,
/*70325*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70328*/         OPC_RecordNode, // #7 = $nfmt
/*70329*/         OPC_MoveParent,
/*70330*/         OPC_MoveChild, 9,
/*70332*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70335*/         OPC_RecordNode, // #8 = $glc
/*70336*/         OPC_MoveParent,
/*70337*/         OPC_MoveChild, 10,
/*70339*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70342*/         OPC_RecordNode, // #9 = $slc
/*70343*/         OPC_MoveParent,
/*70344*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70346*/         OPC_EmitMergeInputChains1_0,
/*70347*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70350*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70353*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70356*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70359*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70362*/         OPC_EmitInteger, MVT::i1, 0, 
/*70365*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70380*/       /*Scope*/ 73, /*->70454*/
/*70381*/         OPC_CheckChild3Integer, 0, 
/*70383*/         OPC_RecordChild4, // #3 = $voffset
/*70384*/         OPC_RecordChild5, // #4 = $soffset
/*70385*/         OPC_RecordChild6, // #5 = $offset
/*70386*/         OPC_MoveChild6,
/*70387*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70390*/         OPC_MoveParent,
/*70391*/         OPC_RecordChild7, // #6 = $dfmt
/*70392*/         OPC_MoveChild7,
/*70393*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70396*/         OPC_MoveParent,
/*70397*/         OPC_MoveChild, 8,
/*70399*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70402*/         OPC_RecordNode, // #7 = $nfmt
/*70403*/         OPC_MoveParent,
/*70404*/         OPC_MoveChild, 9,
/*70406*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70409*/         OPC_RecordNode, // #8 = $glc
/*70410*/         OPC_MoveParent,
/*70411*/         OPC_MoveChild, 10,
/*70413*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70416*/         OPC_RecordNode, // #9 = $slc
/*70417*/         OPC_MoveParent,
/*70418*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70420*/         OPC_EmitMergeInputChains1_0,
/*70421*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70424*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70427*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70430*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70433*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70436*/         OPC_EmitInteger, MVT::i1, 0, 
/*70439*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70454*/       /*Scope*/ 92, /*->70547*/
/*70455*/         OPC_RecordChild3, // #3 = $vindex
/*70456*/         OPC_RecordChild4, // #4 = $voffset
/*70457*/         OPC_RecordChild5, // #5 = $soffset
/*70458*/         OPC_RecordChild6, // #6 = $offset
/*70459*/         OPC_MoveChild6,
/*70460*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70463*/         OPC_MoveParent,
/*70464*/         OPC_RecordChild7, // #7 = $dfmt
/*70465*/         OPC_MoveChild7,
/*70466*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70469*/         OPC_MoveParent,
/*70470*/         OPC_MoveChild, 8,
/*70472*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70475*/         OPC_RecordNode, // #8 = $nfmt
/*70476*/         OPC_MoveParent,
/*70477*/         OPC_MoveChild, 9,
/*70479*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70482*/         OPC_RecordNode, // #9 = $glc
/*70483*/         OPC_MoveParent,
/*70484*/         OPC_MoveChild, 10,
/*70486*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70489*/         OPC_RecordNode, // #10 = $slc
/*70490*/         OPC_MoveParent,
/*70491*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70493*/         OPC_EmitMergeInputChains1_0,
/*70494*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*70497*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70500*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70503*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*70514*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*70517*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70520*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*70523*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70526*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*70529*/         OPC_EmitInteger, MVT::i1, 0, 
/*70532*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70547*/       0, /*End of Scope*/
/*70548*/     0, /*End of Scope*/
/*70549*/   /*SwitchOpcode*/ 9|128,5/*649*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT_X3),// ->71202
/*70553*/     OPC_RecordMemRef,
/*70554*/     OPC_RecordNode, // #0 = 'SItbuffer_store_x3' chained node
/*70555*/     OPC_RecordChild1, // #1 = $vdata
/*70556*/     OPC_Scope, 64|128,2/*320*/, /*->70879*/ // 2 children in Scope
/*70559*/       OPC_CheckChild1Type, MVT::v4i32,
/*70561*/       OPC_RecordChild2, // #2 = $rsrc
/*70562*/       OPC_Scope, 73, /*->70637*/ // 4 children in Scope
/*70564*/         OPC_CheckChild3Integer, 0, 
/*70566*/         OPC_CheckChild4Integer, 0, 
/*70568*/         OPC_RecordChild5, // #3 = $soffset
/*70569*/         OPC_RecordChild6, // #4 = $offset
/*70570*/         OPC_MoveChild6,
/*70571*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70574*/         OPC_MoveParent,
/*70575*/         OPC_RecordChild7, // #5 = $dfmt
/*70576*/         OPC_MoveChild7,
/*70577*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70580*/         OPC_MoveParent,
/*70581*/         OPC_MoveChild, 8,
/*70583*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70586*/         OPC_RecordNode, // #6 = $nfmt
/*70587*/         OPC_MoveParent,
/*70588*/         OPC_MoveChild, 9,
/*70590*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70593*/         OPC_RecordNode, // #7 = $glc
/*70594*/         OPC_MoveParent,
/*70595*/         OPC_MoveChild, 10,
/*70597*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70600*/         OPC_RecordNode, // #8 = $slc
/*70601*/         OPC_MoveParent,
/*70602*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70604*/         OPC_EmitMergeInputChains1_0,
/*70605*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70608*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*70611*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70614*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*70617*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70620*/         OPC_EmitInteger, MVT::i1, 0, 
/*70623*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store_x3 v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact ?:v4i32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70637*/       /*Scope*/ 73, /*->70711*/
/*70638*/         OPC_RecordChild3, // #3 = $vindex
/*70639*/         OPC_CheckChild4Integer, 0, 
/*70641*/         OPC_RecordChild5, // #4 = $soffset
/*70642*/         OPC_RecordChild6, // #5 = $offset
/*70643*/         OPC_MoveChild6,
/*70644*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70647*/         OPC_MoveParent,
/*70648*/         OPC_RecordChild7, // #6 = $dfmt
/*70649*/         OPC_MoveChild7,
/*70650*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70653*/         OPC_MoveParent,
/*70654*/         OPC_MoveChild, 8,
/*70656*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70659*/         OPC_RecordNode, // #7 = $nfmt
/*70660*/         OPC_MoveParent,
/*70661*/         OPC_MoveChild, 9,
/*70663*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70666*/         OPC_RecordNode, // #8 = $glc
/*70667*/         OPC_MoveParent,
/*70668*/         OPC_MoveChild, 10,
/*70670*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70673*/         OPC_RecordNode, // #9 = $slc
/*70674*/         OPC_MoveParent,
/*70675*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70677*/         OPC_EmitMergeInputChains1_0,
/*70678*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70681*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70684*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70687*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70690*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70693*/         OPC_EmitInteger, MVT::i1, 0, 
/*70696*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store_x3 v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact ?:v4i32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70711*/       /*Scope*/ 73, /*->70785*/
/*70712*/         OPC_CheckChild3Integer, 0, 
/*70714*/         OPC_RecordChild4, // #3 = $voffset
/*70715*/         OPC_RecordChild5, // #4 = $soffset
/*70716*/         OPC_RecordChild6, // #5 = $offset
/*70717*/         OPC_MoveChild6,
/*70718*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70721*/         OPC_MoveParent,
/*70722*/         OPC_RecordChild7, // #6 = $dfmt
/*70723*/         OPC_MoveChild7,
/*70724*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70727*/         OPC_MoveParent,
/*70728*/         OPC_MoveChild, 8,
/*70730*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70733*/         OPC_RecordNode, // #7 = $nfmt
/*70734*/         OPC_MoveParent,
/*70735*/         OPC_MoveChild, 9,
/*70737*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70740*/         OPC_RecordNode, // #8 = $glc
/*70741*/         OPC_MoveParent,
/*70742*/         OPC_MoveChild, 10,
/*70744*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70747*/         OPC_RecordNode, // #9 = $slc
/*70748*/         OPC_MoveParent,
/*70749*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70751*/         OPC_EmitMergeInputChains1_0,
/*70752*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70755*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70758*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70761*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70764*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70767*/         OPC_EmitInteger, MVT::i1, 0, 
/*70770*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store_x3 v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact ?:v4i32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70785*/       /*Scope*/ 92, /*->70878*/
/*70786*/         OPC_RecordChild3, // #3 = $vindex
/*70787*/         OPC_RecordChild4, // #4 = $voffset
/*70788*/         OPC_RecordChild5, // #5 = $soffset
/*70789*/         OPC_RecordChild6, // #6 = $offset
/*70790*/         OPC_MoveChild6,
/*70791*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70794*/         OPC_MoveParent,
/*70795*/         OPC_RecordChild7, // #7 = $dfmt
/*70796*/         OPC_MoveChild7,
/*70797*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70800*/         OPC_MoveParent,
/*70801*/         OPC_MoveChild, 8,
/*70803*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70806*/         OPC_RecordNode, // #8 = $nfmt
/*70807*/         OPC_MoveParent,
/*70808*/         OPC_MoveChild, 9,
/*70810*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70813*/         OPC_RecordNode, // #9 = $glc
/*70814*/         OPC_MoveParent,
/*70815*/         OPC_MoveChild, 10,
/*70817*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70820*/         OPC_RecordNode, // #10 = $slc
/*70821*/         OPC_MoveParent,
/*70822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70824*/         OPC_EmitMergeInputChains1_0,
/*70825*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*70828*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70831*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70834*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*70845*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*70848*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70851*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*70854*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70857*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*70860*/         OPC_EmitInteger, MVT::i1, 0, 
/*70863*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store_x3 v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact ?:v4i32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70878*/       0, /*End of Scope*/
/*70879*/     /*Scope*/ 64|128,2/*320*/, /*->71201*/
/*70881*/       OPC_CheckChild1Type, MVT::v4f32,
/*70883*/       OPC_RecordChild2, // #2 = $rsrc
/*70884*/       OPC_Scope, 73, /*->70959*/ // 4 children in Scope
/*70886*/         OPC_CheckChild3Integer, 0, 
/*70888*/         OPC_CheckChild4Integer, 0, 
/*70890*/         OPC_RecordChild5, // #3 = $soffset
/*70891*/         OPC_RecordChild6, // #4 = $offset
/*70892*/         OPC_MoveChild6,
/*70893*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70896*/         OPC_MoveParent,
/*70897*/         OPC_RecordChild7, // #5 = $dfmt
/*70898*/         OPC_MoveChild7,
/*70899*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70902*/         OPC_MoveParent,
/*70903*/         OPC_MoveChild, 8,
/*70905*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70908*/         OPC_RecordNode, // #6 = $nfmt
/*70909*/         OPC_MoveParent,
/*70910*/         OPC_MoveChild, 9,
/*70912*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70915*/         OPC_RecordNode, // #7 = $glc
/*70916*/         OPC_MoveParent,
/*70917*/         OPC_MoveChild, 10,
/*70919*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70922*/         OPC_RecordNode, // #8 = $slc
/*70923*/         OPC_MoveParent,
/*70924*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70926*/         OPC_EmitMergeInputChains1_0,
/*70927*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70930*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*70933*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70936*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*70939*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70942*/         OPC_EmitInteger, MVT::i1, 0, 
/*70945*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store_x3 v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70959*/       /*Scope*/ 73, /*->71033*/
/*70960*/         OPC_RecordChild3, // #3 = $vindex
/*70961*/         OPC_CheckChild4Integer, 0, 
/*70963*/         OPC_RecordChild5, // #4 = $soffset
/*70964*/         OPC_RecordChild6, // #5 = $offset
/*70965*/         OPC_MoveChild6,
/*70966*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70969*/         OPC_MoveParent,
/*70970*/         OPC_RecordChild7, // #6 = $dfmt
/*70971*/         OPC_MoveChild7,
/*70972*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70975*/         OPC_MoveParent,
/*70976*/         OPC_MoveChild, 8,
/*70978*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70981*/         OPC_RecordNode, // #7 = $nfmt
/*70982*/         OPC_MoveParent,
/*70983*/         OPC_MoveChild, 9,
/*70985*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70988*/         OPC_RecordNode, // #8 = $glc
/*70989*/         OPC_MoveParent,
/*70990*/         OPC_MoveChild, 10,
/*70992*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70995*/         OPC_RecordNode, // #9 = $slc
/*70996*/         OPC_MoveParent,
/*70997*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70999*/         OPC_EmitMergeInputChains1_0,
/*71000*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*71003*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*71006*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*71009*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*71012*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*71015*/         OPC_EmitInteger, MVT::i1, 0, 
/*71018*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store_x3 v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*71033*/       /*Scope*/ 73, /*->71107*/
/*71034*/         OPC_CheckChild3Integer, 0, 
/*71036*/         OPC_RecordChild4, // #3 = $voffset
/*71037*/         OPC_RecordChild5, // #4 = $soffset
/*71038*/         OPC_RecordChild6, // #5 = $offset
/*71039*/         OPC_MoveChild6,
/*71040*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71043*/         OPC_MoveParent,
/*71044*/         OPC_RecordChild7, // #6 = $dfmt
/*71045*/         OPC_MoveChild7,
/*71046*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71049*/         OPC_MoveParent,
/*71050*/         OPC_MoveChild, 8,
/*71052*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71055*/         OPC_RecordNode, // #7 = $nfmt
/*71056*/         OPC_MoveParent,
/*71057*/         OPC_MoveChild, 9,
/*71059*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71062*/         OPC_RecordNode, // #8 = $glc
/*71063*/         OPC_MoveParent,
/*71064*/         OPC_MoveChild, 10,
/*71066*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71069*/         OPC_RecordNode, // #9 = $slc
/*71070*/         OPC_MoveParent,
/*71071*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71073*/         OPC_EmitMergeInputChains1_0,
/*71074*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*71077*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*71080*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*71083*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*71086*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*71089*/         OPC_EmitInteger, MVT::i1, 0, 
/*71092*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store_x3 v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*71107*/       /*Scope*/ 92, /*->71200*/
/*71108*/         OPC_RecordChild3, // #3 = $vindex
/*71109*/         OPC_RecordChild4, // #4 = $voffset
/*71110*/         OPC_RecordChild5, // #5 = $soffset
/*71111*/         OPC_RecordChild6, // #6 = $offset
/*71112*/         OPC_MoveChild6,
/*71113*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71116*/         OPC_MoveParent,
/*71117*/         OPC_RecordChild7, // #7 = $dfmt
/*71118*/         OPC_MoveChild7,
/*71119*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71122*/         OPC_MoveParent,
/*71123*/         OPC_MoveChild, 8,
/*71125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71128*/         OPC_RecordNode, // #8 = $nfmt
/*71129*/         OPC_MoveParent,
/*71130*/         OPC_MoveChild, 9,
/*71132*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71135*/         OPC_RecordNode, // #9 = $glc
/*71136*/         OPC_MoveParent,
/*71137*/         OPC_MoveChild, 10,
/*71139*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71142*/         OPC_RecordNode, // #10 = $slc
/*71143*/         OPC_MoveParent,
/*71144*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71146*/         OPC_EmitMergeInputChains1_0,
/*71147*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*71150*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*71153*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*71156*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*71167*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*71170*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*71173*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*71176*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*71179*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*71182*/         OPC_EmitInteger, MVT::i1, 0, 
/*71185*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store_x3 v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*71200*/       0, /*End of Scope*/
/*71201*/     0, /*End of Scope*/
/*71202*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRL),// ->71657
/*71206*/     OPC_Scope, 22|128,1/*150*/, /*->71359*/ // 2 children in Scope
/*71209*/       OPC_MoveChild0,
/*71210*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*71213*/       OPC_RecordChild0, // #0 = $src
/*71214*/       OPC_MoveChild1,
/*71215*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*71218*/       OPC_CheckChild0Integer, 32, 
/*71220*/       OPC_RecordChild1, // #1 = $width
/*71221*/       OPC_CheckType, MVT::i32,
/*71223*/       OPC_MoveParent,
/*71224*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*71226*/       OPC_MoveParent,
/*71227*/       OPC_MoveChild1,
/*71228*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*71231*/       OPC_CheckChild0Integer, 32, 
/*71233*/       OPC_CheckChild1Same, 1,
/*71235*/       OPC_CheckType, MVT::i32,
/*71237*/       OPC_MoveParent,
/*71238*/       OPC_CheckType, MVT::i32,
/*71240*/       OPC_Scope, 101, /*->71343*/ // 2 children in Scope
/*71242*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71244*/         OPC_EmitInteger, MVT::i32, 0, 
/*71247*/         OPC_EmitInteger, MVT::i32, 0, 
/*71250*/         OPC_EmitInteger, MVT::i32, 0, 
/*71253*/         OPC_EmitInteger, MVT::i32, 0, 
/*71256*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71268*/         OPC_EmitInteger, MVT::i32, 0, 
/*71271*/         OPC_EmitInteger, MVT::i32, 0, 
/*71274*/         OPC_EmitInteger, MVT::i32, 0, 
/*71277*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71289*/         OPC_EmitInteger, MVT::i32, 0, 
/*71292*/         OPC_EmitInteger, MVT::i32, 0, 
/*71295*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71307*/         OPC_EmitInteger, MVT::i32, 1, 
/*71310*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71313*/         OPC_EmitInteger, MVT::i32, 0, 
/*71316*/         OPC_EmitInteger, MVT::i32, 0, 
/*71319*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*71343*/       /*Scope*/ 14, /*->71358*/
/*71344*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71346*/         OPC_EmitInteger, MVT::i32, 0, 
/*71349*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*71358*/       0, /*End of Scope*/
/*71359*/     /*Scope*/ 39|128,2/*295*/, /*->71656*/
/*71361*/       OPC_RecordChild0, // #0 = $src0
/*71362*/       OPC_RecordChild1, // #1 = $src1
/*71363*/       OPC_Scope, 108|128,1/*236*/, /*->71602*/ // 3 children in Scope
/*71366*/         OPC_CheckChild1Type, MVT::i32,
/*71368*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->71588
/*71372*/           OPC_Scope, 11, /*->71385*/ // 3 children in Scope
/*71374*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71376*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*71385*/           /*Scope*/ 100, /*->71486*/
/*71386*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*71388*/             OPC_EmitInteger, MVT::i32, 0, 
/*71391*/             OPC_EmitInteger, MVT::i32, 0, 
/*71394*/             OPC_EmitInteger, MVT::i32, 1, 
/*71397*/             OPC_EmitInteger, MVT::i32, 0, 
/*71400*/             OPC_EmitInteger, MVT::i32, 0, 
/*71403*/             OPC_EmitInteger, MVT::i32, 0, 
/*71406*/             OPC_EmitInteger, MVT::i32, 0, 
/*71409*/             OPC_EmitInteger, MVT::i32, 0, 
/*71412*/             OPC_EmitInteger, MVT::i32, 0, 
/*71415*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71427*/             OPC_EmitInteger, MVT::i32, 0, 
/*71430*/             OPC_EmitInteger, MVT::i32, 0, 
/*71433*/             OPC_EmitInteger, MVT::i32, 0, 
/*71436*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71448*/             OPC_EmitInteger, MVT::i32, 1, 
/*71451*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71454*/             OPC_EmitInteger, MVT::i32, 0, 
/*71457*/             OPC_EmitInteger, MVT::i32, 0, 
/*71460*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*71486*/           /*Scope*/ 100, /*->71587*/
/*71487*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71489*/             OPC_EmitInteger, MVT::i32, 0, 
/*71492*/             OPC_EmitInteger, MVT::i32, 0, 
/*71495*/             OPC_EmitInteger, MVT::i32, 1, 
/*71498*/             OPC_EmitInteger, MVT::i32, 0, 
/*71501*/             OPC_EmitInteger, MVT::i32, 0, 
/*71504*/             OPC_EmitInteger, MVT::i32, 0, 
/*71507*/             OPC_EmitInteger, MVT::i32, 0, 
/*71510*/             OPC_EmitInteger, MVT::i32, 0, 
/*71513*/             OPC_EmitInteger, MVT::i32, 0, 
/*71516*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71528*/             OPC_EmitInteger, MVT::i32, 0, 
/*71531*/             OPC_EmitInteger, MVT::i32, 0, 
/*71534*/             OPC_EmitInteger, MVT::i32, 0, 
/*71537*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71549*/             OPC_EmitInteger, MVT::i32, 1, 
/*71552*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71555*/             OPC_EmitInteger, MVT::i32, 0, 
/*71558*/             OPC_EmitInteger, MVT::i32, 0, 
/*71561*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*71587*/           0, /*End of Scope*/
/*71588*/         /*SwitchType*/ 11, MVT::i64,// ->71601
/*71590*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71592*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*71601*/         0, // EndSwitchType
/*71602*/       /*Scope*/ 14, /*->71617*/
/*71603*/         OPC_CheckChild1Type, MVT::i16,
/*71605*/         OPC_CheckType, MVT::i16,
/*71607*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*71609*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (srl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*71617*/       /*Scope*/ 37, /*->71655*/
/*71618*/         OPC_CheckChild1Type, MVT::v2i16,
/*71620*/         OPC_CheckType, MVT::v2i16,
/*71622*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*71625*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*71628*/         OPC_EmitInteger, MVT::i32, 0, 
/*71631*/         OPC_EmitInteger, MVT::i32, 0, 
/*71634*/         OPC_EmitInteger, MVT::i32, 0, 
/*71637*/         OPC_EmitInteger, MVT::i32, 0, 
/*71640*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHRREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (srl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHRREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*71655*/       0, /*End of Scope*/
/*71656*/     0, /*End of Scope*/
/*71657*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRA),// ->72112
/*71661*/     OPC_Scope, 22|128,1/*150*/, /*->71814*/ // 2 children in Scope
/*71664*/       OPC_MoveChild0,
/*71665*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*71668*/       OPC_RecordChild0, // #0 = $src
/*71669*/       OPC_MoveChild1,
/*71670*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*71673*/       OPC_CheckChild0Integer, 32, 
/*71675*/       OPC_RecordChild1, // #1 = $width
/*71676*/       OPC_CheckType, MVT::i32,
/*71678*/       OPC_MoveParent,
/*71679*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*71681*/       OPC_MoveParent,
/*71682*/       OPC_MoveChild1,
/*71683*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*71686*/       OPC_CheckChild0Integer, 32, 
/*71688*/       OPC_CheckChild1Same, 1,
/*71690*/       OPC_CheckType, MVT::i32,
/*71692*/       OPC_MoveParent,
/*71693*/       OPC_CheckType, MVT::i32,
/*71695*/       OPC_Scope, 101, /*->71798*/ // 2 children in Scope
/*71697*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71699*/         OPC_EmitInteger, MVT::i32, 0, 
/*71702*/         OPC_EmitInteger, MVT::i32, 0, 
/*71705*/         OPC_EmitInteger, MVT::i32, 0, 
/*71708*/         OPC_EmitInteger, MVT::i32, 0, 
/*71711*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71723*/         OPC_EmitInteger, MVT::i32, 0, 
/*71726*/         OPC_EmitInteger, MVT::i32, 0, 
/*71729*/         OPC_EmitInteger, MVT::i32, 0, 
/*71732*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71744*/         OPC_EmitInteger, MVT::i32, 0, 
/*71747*/         OPC_EmitInteger, MVT::i32, 0, 
/*71750*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71762*/         OPC_EmitInteger, MVT::i32, 1, 
/*71765*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71768*/         OPC_EmitInteger, MVT::i32, 0, 
/*71771*/         OPC_EmitInteger, MVT::i32, 0, 
/*71774*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_INT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*71798*/       /*Scope*/ 14, /*->71813*/
/*71799*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71801*/         OPC_EmitInteger, MVT::i32, 0, 
/*71804*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_I32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*71813*/       0, /*End of Scope*/
/*71814*/     /*Scope*/ 39|128,2/*295*/, /*->72111*/
/*71816*/       OPC_RecordChild0, // #0 = $src0
/*71817*/       OPC_RecordChild1, // #1 = $src1
/*71818*/       OPC_Scope, 108|128,1/*236*/, /*->72057*/ // 3 children in Scope
/*71821*/         OPC_CheckChild1Type, MVT::i32,
/*71823*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->72043
/*71827*/           OPC_Scope, 11, /*->71840*/ // 3 children in Scope
/*71829*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71831*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_ASHR_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*71840*/           /*Scope*/ 100, /*->71941*/
/*71841*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*71843*/             OPC_EmitInteger, MVT::i32, 0, 
/*71846*/             OPC_EmitInteger, MVT::i32, 0, 
/*71849*/             OPC_EmitInteger, MVT::i32, 1, 
/*71852*/             OPC_EmitInteger, MVT::i32, 0, 
/*71855*/             OPC_EmitInteger, MVT::i32, 0, 
/*71858*/             OPC_EmitInteger, MVT::i32, 0, 
/*71861*/             OPC_EmitInteger, MVT::i32, 0, 
/*71864*/             OPC_EmitInteger, MVT::i32, 0, 
/*71867*/             OPC_EmitInteger, MVT::i32, 0, 
/*71870*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71882*/             OPC_EmitInteger, MVT::i32, 0, 
/*71885*/             OPC_EmitInteger, MVT::i32, 0, 
/*71888*/             OPC_EmitInteger, MVT::i32, 0, 
/*71891*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71903*/             OPC_EmitInteger, MVT::i32, 1, 
/*71906*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71909*/             OPC_EmitInteger, MVT::i32, 0, 
/*71912*/             OPC_EmitInteger, MVT::i32, 0, 
/*71915*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*71941*/           /*Scope*/ 100, /*->72042*/
/*71942*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71944*/             OPC_EmitInteger, MVT::i32, 0, 
/*71947*/             OPC_EmitInteger, MVT::i32, 0, 
/*71950*/             OPC_EmitInteger, MVT::i32, 1, 
/*71953*/             OPC_EmitInteger, MVT::i32, 0, 
/*71956*/             OPC_EmitInteger, MVT::i32, 0, 
/*71959*/             OPC_EmitInteger, MVT::i32, 0, 
/*71962*/             OPC_EmitInteger, MVT::i32, 0, 
/*71965*/             OPC_EmitInteger, MVT::i32, 0, 
/*71968*/             OPC_EmitInteger, MVT::i32, 0, 
/*71971*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71983*/             OPC_EmitInteger, MVT::i32, 0, 
/*71986*/             OPC_EmitInteger, MVT::i32, 0, 
/*71989*/             OPC_EmitInteger, MVT::i32, 0, 
/*71992*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72004*/             OPC_EmitInteger, MVT::i32, 1, 
/*72007*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*72010*/             OPC_EmitInteger, MVT::i32, 0, 
/*72013*/             OPC_EmitInteger, MVT::i32, 0, 
/*72016*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*72042*/           0, /*End of Scope*/
/*72043*/         /*SwitchType*/ 11, MVT::i64,// ->72056
/*72045*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72047*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*72056*/         0, // EndSwitchType
/*72057*/       /*Scope*/ 14, /*->72072*/
/*72058*/         OPC_CheckChild1Type, MVT::i16,
/*72060*/         OPC_CheckType, MVT::i16,
/*72062*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*72064*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (sra:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*72072*/       /*Scope*/ 37, /*->72110*/
/*72073*/         OPC_CheckChild1Type, MVT::v2i16,
/*72075*/         OPC_CheckType, MVT::v2i16,
/*72077*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*72080*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*72083*/         OPC_EmitInteger, MVT::i32, 0, 
/*72086*/         OPC_EmitInteger, MVT::i32, 0, 
/*72089*/         OPC_EmitInteger, MVT::i32, 0, 
/*72092*/         OPC_EmitInteger, MVT::i32, 0, 
/*72095*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ASHRREV_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (sra:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_ASHRREV_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*72110*/       0, /*End of Scope*/
/*72111*/     0, /*End of Scope*/
/*72112*/   /*SwitchOpcode*/ 45|128,3/*429*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->72545
/*72116*/     OPC_RecordMemRef,
/*72117*/     OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*72118*/     OPC_Scope, 84, /*->72204*/ // 3 children in Scope
/*72120*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*72121*/       OPC_RecordChild2, // #2 = $vdata_in
/*72122*/       OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*72124*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->72164
/*72127*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72129*/         OPC_Scope, 16, /*->72147*/ // 2 children in Scope
/*72131*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*72134*/           OPC_EmitMergeInputChains1_0,
/*72135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SWAP_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72147*/         /*Scope*/ 15, /*->72163*/
/*72148*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*72151*/           OPC_EmitMergeInputChains1_0,
/*72152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72163*/         0, /*End of Scope*/
/*72164*/       /*SwitchType*/ 37, MVT::i64,// ->72203
/*72166*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72168*/         OPC_Scope, 16, /*->72186*/ // 2 children in Scope
/*72170*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*72173*/           OPC_EmitMergeInputChains1_0,
/*72174*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_swap:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SWAP_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72186*/         /*Scope*/ 15, /*->72202*/
/*72187*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*72190*/           OPC_EmitMergeInputChains1_0,
/*72191*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_swap:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72202*/         0, /*End of Scope*/
/*72203*/       0, // EndSwitchType
/*72204*/     /*Scope*/ 55, /*->72260*/
/*72205*/       OPC_CaptureGlueInput,
/*72206*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*72207*/       OPC_RecordChild2, // #2 = $value
/*72208*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_swap_local
/*72210*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->72235
/*72213*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72215*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*72218*/         OPC_EmitMergeInputChains1_0,
/*72219*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*72222*/         OPC_EmitInteger, MVT::i1, 0, 
/*72225*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*72235*/       /*SwitchType*/ 22, MVT::i64,// ->72259
/*72237*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72239*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*72242*/         OPC_EmitMergeInputChains1_0,
/*72243*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*72246*/         OPC_EmitInteger, MVT::i1, 0, 
/*72249*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*72259*/       0, // EndSwitchType
/*72260*/     /*Scope*/ 26|128,2/*282*/, /*->72544*/
/*72262*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*72263*/       OPC_Scope, 41, /*->72306*/ // 3 children in Scope
/*72265*/         OPC_RecordChild2, // #2 = $data
/*72266*/         OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*72268*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->72287
/*72271*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*72273*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*72276*/           OPC_EmitMergeInputChains1_0,
/*72277*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_SWAP_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*72287*/         /*SwitchType*/ 16, MVT::i64,// ->72305
/*72289*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*72291*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*72294*/           OPC_EmitMergeInputChains1_0,
/*72295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_SWAP_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*72305*/         0, // EndSwitchType
/*72306*/       /*Scope*/ 110, /*->72417*/
/*72307*/         OPC_CheckChild1Type, MVT::i32,
/*72309*/         OPC_RecordChild2, // #2 = $data
/*72310*/         OPC_CheckType, MVT::i32,
/*72312*/         OPC_Scope, 42, /*->72356*/ // 2 children in Scope
/*72314*/           OPC_CheckPredicate, 32, // Predicate_atomic_swap_global_noret
/*72316*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72318*/           OPC_EmitMergeInputChains1_0,
/*72319*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*72325*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72328*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*72337*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*72345*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72348*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_swap:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_swap_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*72356*/         /*Scope*/ 59, /*->72416*/
/*72357*/           OPC_CheckPredicate, 18, // Predicate_atomic_swap_local
/*72359*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72361*/           OPC_EmitMergeInputChains1_0,
/*72362*/           OPC_EmitInteger, MVT::i32, 0, 
/*72365*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72377*/           OPC_EmitInteger, MVT::i32, 0, 
/*72380*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72392*/           OPC_EmitInteger, MVT::i32, 1, 
/*72395*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*72398*/           OPC_EmitInteger, MVT::i32, 0, 
/*72401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                    // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*72416*/         0, /*End of Scope*/
/*72417*/       /*Scope*/ 125, /*->72543*/
/*72418*/         OPC_RecordChild2, // #2 = $vdata
/*72419*/         OPC_Scope, 40, /*->72461*/ // 2 children in Scope
/*72421*/           OPC_CheckPredicate, 33, // Predicate_atomic_swap_flat
/*72423*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->72442
/*72426*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*72428*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72431*/             OPC_EmitMergeInputChains1_0,
/*72432*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*72442*/           /*SwitchType*/ 16, MVT::i64,// ->72460
/*72444*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*72446*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72449*/             OPC_EmitMergeInputChains1_0,
/*72450*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*72460*/           0, // EndSwitchType
/*72461*/         /*Scope*/ 80, /*->72542*/
/*72462*/           OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*72464*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->72503
/*72467*/             OPC_Scope, 16, /*->72485*/ // 2 children in Scope
/*72469*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*72471*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*72474*/               OPC_EmitMergeInputChains1_0,
/*72475*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_swap:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_swap_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_SWAP_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*72485*/             /*Scope*/ 16, /*->72502*/
/*72486*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*72488*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72491*/               OPC_EmitMergeInputChains1_0,
/*72492*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*72502*/             0, /*End of Scope*/
/*72503*/           /*SwitchType*/ 36, MVT::i64,// ->72541
/*72505*/             OPC_Scope, 16, /*->72523*/ // 2 children in Scope
/*72507*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*72509*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*72512*/               OPC_EmitMergeInputChains1_0,
/*72513*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_swap:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_swap_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_SWAP_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*72523*/             /*Scope*/ 16, /*->72540*/
/*72524*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*72526*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72529*/               OPC_EmitMergeInputChains1_0,
/*72530*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_swap_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*72540*/             0, /*End of Scope*/
/*72541*/           0, // EndSwitchType
/*72542*/         0, /*End of Scope*/
/*72543*/       0, /*End of Scope*/
/*72544*/     0, /*End of Scope*/
/*72545*/   /*SwitchOpcode*/ 62|128,4/*574*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->73123
/*72549*/     OPC_RecordMemRef,
/*72550*/     OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*72551*/     OPC_Scope, 84, /*->72637*/ // 3 children in Scope
/*72553*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*72554*/       OPC_RecordChild2, // #2 = $vdata_in
/*72555*/       OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*72557*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->72597
/*72560*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72562*/         OPC_Scope, 16, /*->72580*/ // 2 children in Scope
/*72564*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*72567*/           OPC_EmitMergeInputChains1_0,
/*72568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_ADD_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72580*/         /*Scope*/ 15, /*->72596*/
/*72581*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*72584*/           OPC_EmitMergeInputChains1_0,
/*72585*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_ADD_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72596*/         0, /*End of Scope*/
/*72597*/       /*SwitchType*/ 37, MVT::i64,// ->72636
/*72599*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72601*/         OPC_Scope, 16, /*->72619*/ // 2 children in Scope
/*72603*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*72606*/           OPC_EmitMergeInputChains1_0,
/*72607*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_add:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_ADD_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72619*/         /*Scope*/ 15, /*->72635*/
/*72620*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*72623*/           OPC_EmitMergeInputChains1_0,
/*72624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_add:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_ADD_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72635*/         0, /*End of Scope*/
/*72636*/       0, // EndSwitchType
/*72637*/     /*Scope*/ 55, /*->72693*/
/*72638*/       OPC_CaptureGlueInput,
/*72639*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*72640*/       OPC_RecordChild2, // #2 = $value
/*72641*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_add_local
/*72643*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->72668
/*72646*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72648*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*72651*/         OPC_EmitMergeInputChains1_0,
/*72652*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*72655*/         OPC_EmitInteger, MVT::i1, 0, 
/*72658*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*72668*/       /*SwitchType*/ 22, MVT::i64,// ->72692
/*72670*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72672*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*72675*/         OPC_EmitMergeInputChains1_0,
/*72676*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*72679*/         OPC_EmitInteger, MVT::i1, 0, 
/*72682*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*72692*/       0, // EndSwitchType
/*72693*/     /*Scope*/ 43|128,3/*427*/, /*->73122*/
/*72695*/       OPC_RecordChild1, // #1 = $ptr
/*72696*/       OPC_Scope, 15|128,1/*143*/, /*->72842*/ // 4 children in Scope
/*72699*/         OPC_CheckChild1Type, MVT::i32,
/*72701*/         OPC_CheckType, MVT::i32,
/*72703*/         OPC_Scope, 63, /*->72768*/ // 2 children in Scope
/*72705*/           OPC_CheckChild2Integer, 1, 
/*72707*/           OPC_CheckPredicate, 32, // Predicate_atomic_add_global_noret
/*72709*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72711*/           OPC_EmitMergeInputChains1_0,
/*72712*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*72718*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72730*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*72737*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72740*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*72749*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*72757*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72760*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*72768*/         /*Scope*/ 72, /*->72841*/
/*72769*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72780*/           OPC_CheckPredicate, 32, // Predicate_atomic_add_global_noret
/*72782*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72784*/           OPC_EmitMergeInputChains1_0,
/*72785*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*72791*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72803*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*72810*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72813*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*72822*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*72830*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72833*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*72841*/         0, /*End of Scope*/
/*72842*/       /*Scope*/ 41, /*->72884*/
/*72843*/         OPC_RecordChild2, // #2 = $data
/*72844*/         OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*72846*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->72865
/*72849*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*72851*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*72854*/           OPC_EmitMergeInputChains1_0,
/*72855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_ADD_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*72865*/         /*SwitchType*/ 16, MVT::i64,// ->72883
/*72867*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*72869*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*72872*/           OPC_EmitMergeInputChains1_0,
/*72873*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_add_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_ADD_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*72883*/         0, // EndSwitchType
/*72884*/       /*Scope*/ 110, /*->72995*/
/*72885*/         OPC_CheckChild1Type, MVT::i32,
/*72887*/         OPC_RecordChild2, // #2 = $data
/*72888*/         OPC_CheckType, MVT::i32,
/*72890*/         OPC_Scope, 42, /*->72934*/ // 2 children in Scope
/*72892*/           OPC_CheckPredicate, 32, // Predicate_atomic_add_global_noret
/*72894*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72896*/           OPC_EmitMergeInputChains1_0,
/*72897*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*72903*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72906*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*72915*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_ADD_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*72923*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72926*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_add_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_ADD_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*72934*/         /*Scope*/ 59, /*->72994*/
/*72935*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_add_local
/*72937*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72939*/           OPC_EmitMergeInputChains1_0,
/*72940*/           OPC_EmitInteger, MVT::i32, 0, 
/*72943*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72955*/           OPC_EmitInteger, MVT::i32, 0, 
/*72958*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72970*/           OPC_EmitInteger, MVT::i32, 1, 
/*72973*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*72976*/           OPC_EmitInteger, MVT::i32, 0, 
/*72979*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                    // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*72994*/         0, /*End of Scope*/
/*72995*/       /*Scope*/ 125, /*->73121*/
/*72996*/         OPC_RecordChild2, // #2 = $vdata
/*72997*/         OPC_Scope, 40, /*->73039*/ // 2 children in Scope
/*72999*/           OPC_CheckPredicate, 33, // Predicate_atomic_add_flat
/*73001*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73020
/*73004*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*73006*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73009*/             OPC_EmitMergeInputChains1_0,
/*73010*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73020*/           /*SwitchType*/ 16, MVT::i64,// ->73038
/*73022*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*73024*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73027*/             OPC_EmitMergeInputChains1_0,
/*73028*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73038*/           0, // EndSwitchType
/*73039*/         /*Scope*/ 80, /*->73120*/
/*73040*/           OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*73042*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->73081
/*73045*/             OPC_Scope, 16, /*->73063*/ // 2 children in Scope
/*73047*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*73049*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*73052*/               OPC_EmitMergeInputChains1_0,
/*73053*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_add:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_add_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_ADD_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73063*/             /*Scope*/ 16, /*->73080*/
/*73064*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*73066*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73069*/               OPC_EmitMergeInputChains1_0,
/*73070*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*73080*/             0, /*End of Scope*/
/*73081*/           /*SwitchType*/ 36, MVT::i64,// ->73119
/*73083*/             OPC_Scope, 16, /*->73101*/ // 2 children in Scope
/*73085*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*73087*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*73090*/               OPC_EmitMergeInputChains1_0,
/*73091*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_add:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_add_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_ADD_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73101*/             /*Scope*/ 16, /*->73118*/
/*73102*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*73104*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73107*/               OPC_EmitMergeInputChains1_0,
/*73108*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_add_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*73118*/             0, /*End of Scope*/
/*73119*/           0, // EndSwitchType
/*73120*/         0, /*End of Scope*/
/*73121*/       0, /*End of Scope*/
/*73122*/     0, /*End of Scope*/
/*73123*/   /*SwitchOpcode*/ 62|128,4/*574*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->73701
/*73127*/     OPC_RecordMemRef,
/*73128*/     OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*73129*/     OPC_Scope, 84, /*->73215*/ // 3 children in Scope
/*73131*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*73132*/       OPC_RecordChild2, // #2 = $vdata_in
/*73133*/       OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*73135*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->73175
/*73138*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73140*/         OPC_Scope, 16, /*->73158*/ // 2 children in Scope
/*73142*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*73145*/           OPC_EmitMergeInputChains1_0,
/*73146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SUB_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73158*/         /*Scope*/ 15, /*->73174*/
/*73159*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*73162*/           OPC_EmitMergeInputChains1_0,
/*73163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SUB_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73174*/         0, /*End of Scope*/
/*73175*/       /*SwitchType*/ 37, MVT::i64,// ->73214
/*73177*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73179*/         OPC_Scope, 16, /*->73197*/ // 2 children in Scope
/*73181*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*73184*/           OPC_EmitMergeInputChains1_0,
/*73185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_sub:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SUB_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73197*/         /*Scope*/ 15, /*->73213*/
/*73198*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*73201*/           OPC_EmitMergeInputChains1_0,
/*73202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_sub:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SUB_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73213*/         0, /*End of Scope*/
/*73214*/       0, // EndSwitchType
/*73215*/     /*Scope*/ 55, /*->73271*/
/*73216*/       OPC_CaptureGlueInput,
/*73217*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*73218*/       OPC_RecordChild2, // #2 = $value
/*73219*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_sub_local
/*73221*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->73246
/*73224*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73226*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73229*/         OPC_EmitMergeInputChains1_0,
/*73230*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73233*/         OPC_EmitInteger, MVT::i1, 0, 
/*73236*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73246*/       /*SwitchType*/ 22, MVT::i64,// ->73270
/*73248*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73250*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73253*/         OPC_EmitMergeInputChains1_0,
/*73254*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73257*/         OPC_EmitInteger, MVT::i1, 0, 
/*73260*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73270*/       0, // EndSwitchType
/*73271*/     /*Scope*/ 43|128,3/*427*/, /*->73700*/
/*73273*/       OPC_RecordChild1, // #1 = $ptr
/*73274*/       OPC_Scope, 15|128,1/*143*/, /*->73420*/ // 4 children in Scope
/*73277*/         OPC_CheckChild1Type, MVT::i32,
/*73279*/         OPC_CheckType, MVT::i32,
/*73281*/         OPC_Scope, 72, /*->73355*/ // 2 children in Scope
/*73283*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73294*/           OPC_CheckPredicate, 32, // Predicate_atomic_sub_global_noret
/*73296*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73298*/           OPC_EmitMergeInputChains1_0,
/*73299*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*73305*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73317*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*73324*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73327*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*73336*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*73344*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73347*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*73355*/         /*Scope*/ 63, /*->73419*/
/*73356*/           OPC_CheckChild2Integer, 1, 
/*73358*/           OPC_CheckPredicate, 32, // Predicate_atomic_sub_global_noret
/*73360*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73362*/           OPC_EmitMergeInputChains1_0,
/*73363*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*73369*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73381*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*73388*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73391*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*73400*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*73408*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73411*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*73419*/         0, /*End of Scope*/
/*73420*/       /*Scope*/ 41, /*->73462*/
/*73421*/         OPC_RecordChild2, // #2 = $data
/*73422*/         OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*73424*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73443
/*73427*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*73429*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*73432*/           OPC_EmitMergeInputChains1_0,
/*73433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_SUB_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*73443*/         /*SwitchType*/ 16, MVT::i64,// ->73461
/*73445*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*73447*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*73450*/           OPC_EmitMergeInputChains1_0,
/*73451*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_SUB_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*73461*/         0, // EndSwitchType
/*73462*/       /*Scope*/ 110, /*->73573*/
/*73463*/         OPC_CheckChild1Type, MVT::i32,
/*73465*/         OPC_RecordChild2, // #2 = $data
/*73466*/         OPC_CheckType, MVT::i32,
/*73468*/         OPC_Scope, 42, /*->73512*/ // 2 children in Scope
/*73470*/           OPC_CheckPredicate, 32, // Predicate_atomic_sub_global_noret
/*73472*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73474*/           OPC_EmitMergeInputChains1_0,
/*73475*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*73481*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73484*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*73493*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_SUB_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*73501*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73504*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_SUB_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*73512*/         /*Scope*/ 59, /*->73572*/
/*73513*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_sub_local
/*73515*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73517*/           OPC_EmitMergeInputChains1_0,
/*73518*/           OPC_EmitInteger, MVT::i32, 0, 
/*73521*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73533*/           OPC_EmitInteger, MVT::i32, 0, 
/*73536*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73548*/           OPC_EmitInteger, MVT::i32, 1, 
/*73551*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*73554*/           OPC_EmitInteger, MVT::i32, 0, 
/*73557*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                    // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*73572*/         0, /*End of Scope*/
/*73573*/       /*Scope*/ 125, /*->73699*/
/*73574*/         OPC_RecordChild2, // #2 = $vdata
/*73575*/         OPC_Scope, 40, /*->73617*/ // 2 children in Scope
/*73577*/           OPC_CheckPredicate, 33, // Predicate_atomic_sub_flat
/*73579*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73598
/*73582*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*73584*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73587*/             OPC_EmitMergeInputChains1_0,
/*73588*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73598*/           /*SwitchType*/ 16, MVT::i64,// ->73616
/*73600*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*73602*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73605*/             OPC_EmitMergeInputChains1_0,
/*73606*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73616*/           0, // EndSwitchType
/*73617*/         /*Scope*/ 80, /*->73698*/
/*73618*/           OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*73620*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->73659
/*73623*/             OPC_Scope, 16, /*->73641*/ // 2 children in Scope
/*73625*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*73627*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*73630*/               OPC_EmitMergeInputChains1_0,
/*73631*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_sub:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_sub_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_SUB_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73641*/             /*Scope*/ 16, /*->73658*/
/*73642*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*73644*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73647*/               OPC_EmitMergeInputChains1_0,
/*73648*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*73658*/             0, /*End of Scope*/
/*73659*/           /*SwitchType*/ 36, MVT::i64,// ->73697
/*73661*/             OPC_Scope, 16, /*->73679*/ // 2 children in Scope
/*73663*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*73665*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*73668*/               OPC_EmitMergeInputChains1_0,
/*73669*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_sub:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_sub_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_SUB_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73679*/             /*Scope*/ 16, /*->73696*/
/*73680*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*73682*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73685*/               OPC_EmitMergeInputChains1_0,
/*73686*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_sub_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*73696*/             0, /*End of Scope*/
/*73697*/           0, // EndSwitchType
/*73698*/         0, /*End of Scope*/
/*73699*/       0, /*End of Scope*/
/*73700*/     0, /*End of Scope*/
/*73701*/   /*SwitchOpcode*/ 45|128,3/*429*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->74134
/*73705*/     OPC_RecordMemRef,
/*73706*/     OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*73707*/     OPC_Scope, 84, /*->73793*/ // 3 children in Scope
/*73709*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*73710*/       OPC_RecordChild2, // #2 = $vdata_in
/*73711*/       OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*73713*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->73753
/*73716*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73718*/         OPC_Scope, 16, /*->73736*/ // 2 children in Scope
/*73720*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*73723*/           OPC_EmitMergeInputChains1_0,
/*73724*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMIN_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73736*/         /*Scope*/ 15, /*->73752*/
/*73737*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*73740*/           OPC_EmitMergeInputChains1_0,
/*73741*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73752*/         0, /*End of Scope*/
/*73753*/       /*SwitchType*/ 37, MVT::i64,// ->73792
/*73755*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73757*/         OPC_Scope, 16, /*->73775*/ // 2 children in Scope
/*73759*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*73762*/           OPC_EmitMergeInputChains1_0,
/*73763*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_min:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMIN_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73775*/         /*Scope*/ 15, /*->73791*/
/*73776*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*73779*/           OPC_EmitMergeInputChains1_0,
/*73780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_min:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73791*/         0, /*End of Scope*/
/*73792*/       0, // EndSwitchType
/*73793*/     /*Scope*/ 55, /*->73849*/
/*73794*/       OPC_CaptureGlueInput,
/*73795*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*73796*/       OPC_RecordChild2, // #2 = $value
/*73797*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_min_local
/*73799*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->73824
/*73802*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73804*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73807*/         OPC_EmitMergeInputChains1_0,
/*73808*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73811*/         OPC_EmitInteger, MVT::i1, 0, 
/*73814*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73824*/       /*SwitchType*/ 22, MVT::i64,// ->73848
/*73826*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73828*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73831*/         OPC_EmitMergeInputChains1_0,
/*73832*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73835*/         OPC_EmitInteger, MVT::i1, 0, 
/*73838*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73848*/       0, // EndSwitchType
/*73849*/     /*Scope*/ 26|128,2/*282*/, /*->74133*/
/*73851*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*73852*/       OPC_Scope, 41, /*->73895*/ // 3 children in Scope
/*73854*/         OPC_RecordChild2, // #2 = $data
/*73855*/         OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*73857*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73876
/*73860*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*73862*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*73865*/           OPC_EmitMergeInputChains1_0,
/*73866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_SMIN_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*73876*/         /*SwitchType*/ 16, MVT::i64,// ->73894
/*73878*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*73880*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*73883*/           OPC_EmitMergeInputChains1_0,
/*73884*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_min_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_SMIN_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*73894*/         0, // EndSwitchType
/*73895*/       /*Scope*/ 110, /*->74006*/
/*73896*/         OPC_CheckChild1Type, MVT::i32,
/*73898*/         OPC_RecordChild2, // #2 = $data
/*73899*/         OPC_CheckType, MVT::i32,
/*73901*/         OPC_Scope, 42, /*->73945*/ // 2 children in Scope
/*73903*/           OPC_CheckPredicate, 32, // Predicate_atomic_min_global_noret
/*73905*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73907*/           OPC_EmitMergeInputChains1_0,
/*73908*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*73914*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73917*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*73926*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*73934*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73937*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_min:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_min_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*73945*/         /*Scope*/ 59, /*->74005*/
/*73946*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_min_local
/*73948*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73950*/           OPC_EmitMergeInputChains1_0,
/*73951*/           OPC_EmitInteger, MVT::i32, 0, 
/*73954*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73966*/           OPC_EmitInteger, MVT::i32, 0, 
/*73969*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73981*/           OPC_EmitInteger, MVT::i32, 1, 
/*73984*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*73987*/           OPC_EmitInteger, MVT::i32, 0, 
/*73990*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                    // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*74005*/         0, /*End of Scope*/
/*74006*/       /*Scope*/ 125, /*->74132*/
/*74007*/         OPC_RecordChild2, // #2 = $vdata
/*74008*/         OPC_Scope, 40, /*->74050*/ // 2 children in Scope
/*74010*/           OPC_CheckPredicate, 33, // Predicate_atomic_min_flat
/*74012*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74031
/*74015*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*74017*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74020*/             OPC_EmitMergeInputChains1_0,
/*74021*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74031*/           /*SwitchType*/ 16, MVT::i64,// ->74049
/*74033*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*74035*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74038*/             OPC_EmitMergeInputChains1_0,
/*74039*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74049*/           0, // EndSwitchType
/*74050*/         /*Scope*/ 80, /*->74131*/
/*74051*/           OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*74053*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->74092
/*74056*/             OPC_Scope, 16, /*->74074*/ // 2 children in Scope
/*74058*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*74060*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74063*/               OPC_EmitMergeInputChains1_0,
/*74064*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_min:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_min_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_SMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74074*/             /*Scope*/ 16, /*->74091*/
/*74075*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*74077*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74080*/               OPC_EmitMergeInputChains1_0,
/*74081*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*74091*/             0, /*End of Scope*/
/*74092*/           /*SwitchType*/ 36, MVT::i64,// ->74130
/*74094*/             OPC_Scope, 16, /*->74112*/ // 2 children in Scope
/*74096*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*74098*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74101*/               OPC_EmitMergeInputChains1_0,
/*74102*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_min:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_min_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_SMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74112*/             /*Scope*/ 16, /*->74129*/
/*74113*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*74115*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74118*/               OPC_EmitMergeInputChains1_0,
/*74119*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_min_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*74129*/             0, /*End of Scope*/
/*74130*/           0, // EndSwitchType
/*74131*/         0, /*End of Scope*/
/*74132*/       0, /*End of Scope*/
/*74133*/     0, /*End of Scope*/
/*74134*/   /*SwitchOpcode*/ 45|128,3/*429*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->74567
/*74138*/     OPC_RecordMemRef,
/*74139*/     OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*74140*/     OPC_Scope, 84, /*->74226*/ // 3 children in Scope
/*74142*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*74143*/       OPC_RecordChild2, // #2 = $vdata_in
/*74144*/       OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*74146*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->74186
/*74149*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74151*/         OPC_Scope, 16, /*->74169*/ // 2 children in Scope
/*74153*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74156*/           OPC_EmitMergeInputChains1_0,
/*74157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMIN_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74169*/         /*Scope*/ 15, /*->74185*/
/*74170*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74173*/           OPC_EmitMergeInputChains1_0,
/*74174*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74185*/         0, /*End of Scope*/
/*74186*/       /*SwitchType*/ 37, MVT::i64,// ->74225
/*74188*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74190*/         OPC_Scope, 16, /*->74208*/ // 2 children in Scope
/*74192*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74195*/           OPC_EmitMergeInputChains1_0,
/*74196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umin:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMIN_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74208*/         /*Scope*/ 15, /*->74224*/
/*74209*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74212*/           OPC_EmitMergeInputChains1_0,
/*74213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umin:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74224*/         0, /*End of Scope*/
/*74225*/       0, // EndSwitchType
/*74226*/     /*Scope*/ 55, /*->74282*/
/*74227*/       OPC_CaptureGlueInput,
/*74228*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*74229*/       OPC_RecordChild2, // #2 = $value
/*74230*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umin_local
/*74232*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->74257
/*74235*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74237*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74240*/         OPC_EmitMergeInputChains1_0,
/*74241*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74244*/         OPC_EmitInteger, MVT::i1, 0, 
/*74247*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74257*/       /*SwitchType*/ 22, MVT::i64,// ->74281
/*74259*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74261*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74264*/         OPC_EmitMergeInputChains1_0,
/*74265*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74268*/         OPC_EmitInteger, MVT::i1, 0, 
/*74271*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74281*/       0, // EndSwitchType
/*74282*/     /*Scope*/ 26|128,2/*282*/, /*->74566*/
/*74284*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*74285*/       OPC_Scope, 41, /*->74328*/ // 3 children in Scope
/*74287*/         OPC_RecordChild2, // #2 = $data
/*74288*/         OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*74290*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74309
/*74293*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*74295*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74298*/           OPC_EmitMergeInputChains1_0,
/*74299*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_UMIN_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*74309*/         /*SwitchType*/ 16, MVT::i64,// ->74327
/*74311*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*74313*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74316*/           OPC_EmitMergeInputChains1_0,
/*74317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_UMIN_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*74327*/         0, // EndSwitchType
/*74328*/       /*Scope*/ 110, /*->74439*/
/*74329*/         OPC_CheckChild1Type, MVT::i32,
/*74331*/         OPC_RecordChild2, // #2 = $data
/*74332*/         OPC_CheckType, MVT::i32,
/*74334*/         OPC_Scope, 42, /*->74378*/ // 2 children in Scope
/*74336*/           OPC_CheckPredicate, 32, // Predicate_atomic_umin_global_noret
/*74338*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74340*/           OPC_EmitMergeInputChains1_0,
/*74341*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*74347*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*74350*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*74359*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*74367*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*74370*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umin:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umin_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*74378*/         /*Scope*/ 59, /*->74438*/
/*74379*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_umin_local
/*74381*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74383*/           OPC_EmitMergeInputChains1_0,
/*74384*/           OPC_EmitInteger, MVT::i32, 0, 
/*74387*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74399*/           OPC_EmitInteger, MVT::i32, 0, 
/*74402*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74414*/           OPC_EmitInteger, MVT::i32, 1, 
/*74417*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74420*/           OPC_EmitInteger, MVT::i32, 0, 
/*74423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                    // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*74438*/         0, /*End of Scope*/
/*74439*/       /*Scope*/ 125, /*->74565*/
/*74440*/         OPC_RecordChild2, // #2 = $vdata
/*74441*/         OPC_Scope, 40, /*->74483*/ // 2 children in Scope
/*74443*/           OPC_CheckPredicate, 33, // Predicate_atomic_umin_flat
/*74445*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74464
/*74448*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*74450*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74453*/             OPC_EmitMergeInputChains1_0,
/*74454*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74464*/           /*SwitchType*/ 16, MVT::i64,// ->74482
/*74466*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*74468*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74471*/             OPC_EmitMergeInputChains1_0,
/*74472*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74482*/           0, // EndSwitchType
/*74483*/         /*Scope*/ 80, /*->74564*/
/*74484*/           OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*74486*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->74525
/*74489*/             OPC_Scope, 16, /*->74507*/ // 2 children in Scope
/*74491*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*74493*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74496*/               OPC_EmitMergeInputChains1_0,
/*74497*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_umin:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_umin_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_UMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74507*/             /*Scope*/ 16, /*->74524*/
/*74508*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*74510*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74513*/               OPC_EmitMergeInputChains1_0,
/*74514*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*74524*/             0, /*End of Scope*/
/*74525*/           /*SwitchType*/ 36, MVT::i64,// ->74563
/*74527*/             OPC_Scope, 16, /*->74545*/ // 2 children in Scope
/*74529*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*74531*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74534*/               OPC_EmitMergeInputChains1_0,
/*74535*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_umin:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_umin_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_UMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74545*/             /*Scope*/ 16, /*->74562*/
/*74546*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*74548*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74551*/               OPC_EmitMergeInputChains1_0,
/*74552*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_umin_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*74562*/             0, /*End of Scope*/
/*74563*/           0, // EndSwitchType
/*74564*/         0, /*End of Scope*/
/*74565*/       0, /*End of Scope*/
/*74566*/     0, /*End of Scope*/
/*74567*/   /*SwitchOpcode*/ 45|128,3/*429*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->75000
/*74571*/     OPC_RecordMemRef,
/*74572*/     OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*74573*/     OPC_Scope, 84, /*->74659*/ // 3 children in Scope
/*74575*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*74576*/       OPC_RecordChild2, // #2 = $vdata_in
/*74577*/       OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*74579*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->74619
/*74582*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74584*/         OPC_Scope, 16, /*->74602*/ // 2 children in Scope
/*74586*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74589*/           OPC_EmitMergeInputChains1_0,
/*74590*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMAX_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74602*/         /*Scope*/ 15, /*->74618*/
/*74603*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74606*/           OPC_EmitMergeInputChains1_0,
/*74607*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74618*/         0, /*End of Scope*/
/*74619*/       /*SwitchType*/ 37, MVT::i64,// ->74658
/*74621*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74623*/         OPC_Scope, 16, /*->74641*/ // 2 children in Scope
/*74625*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74628*/           OPC_EmitMergeInputChains1_0,
/*74629*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_max:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMAX_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74641*/         /*Scope*/ 15, /*->74657*/
/*74642*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74645*/           OPC_EmitMergeInputChains1_0,
/*74646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_max:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74657*/         0, /*End of Scope*/
/*74658*/       0, // EndSwitchType
/*74659*/     /*Scope*/ 55, /*->74715*/
/*74660*/       OPC_CaptureGlueInput,
/*74661*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*74662*/       OPC_RecordChild2, // #2 = $value
/*74663*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_max_local
/*74665*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->74690
/*74668*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74670*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74673*/         OPC_EmitMergeInputChains1_0,
/*74674*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74677*/         OPC_EmitInteger, MVT::i1, 0, 
/*74680*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74690*/       /*SwitchType*/ 22, MVT::i64,// ->74714
/*74692*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74694*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74697*/         OPC_EmitMergeInputChains1_0,
/*74698*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74701*/         OPC_EmitInteger, MVT::i1, 0, 
/*74704*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74714*/       0, // EndSwitchType
/*74715*/     /*Scope*/ 26|128,2/*282*/, /*->74999*/
/*74717*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*74718*/       OPC_Scope, 41, /*->74761*/ // 3 children in Scope
/*74720*/         OPC_RecordChild2, // #2 = $data
/*74721*/         OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*74723*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74742
/*74726*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*74728*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74731*/           OPC_EmitMergeInputChains1_0,
/*74732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_SMAX_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*74742*/         /*SwitchType*/ 16, MVT::i64,// ->74760
/*74744*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*74746*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74749*/           OPC_EmitMergeInputChains1_0,
/*74750*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_max_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_SMAX_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*74760*/         0, // EndSwitchType
/*74761*/       /*Scope*/ 110, /*->74872*/
/*74762*/         OPC_CheckChild1Type, MVT::i32,
/*74764*/         OPC_RecordChild2, // #2 = $data
/*74765*/         OPC_CheckType, MVT::i32,
/*74767*/         OPC_Scope, 42, /*->74811*/ // 2 children in Scope
/*74769*/           OPC_CheckPredicate, 32, // Predicate_atomic_max_global_noret
/*74771*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74773*/           OPC_EmitMergeInputChains1_0,
/*74774*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*74780*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*74783*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*74792*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*74800*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*74803*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_max:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_max_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*74811*/         /*Scope*/ 59, /*->74871*/
/*74812*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_max_local
/*74814*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74816*/           OPC_EmitMergeInputChains1_0,
/*74817*/           OPC_EmitInteger, MVT::i32, 0, 
/*74820*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74832*/           OPC_EmitInteger, MVT::i32, 0, 
/*74835*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74847*/           OPC_EmitInteger, MVT::i32, 1, 
/*74850*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74853*/           OPC_EmitInteger, MVT::i32, 0, 
/*74856*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                    // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*74871*/         0, /*End of Scope*/
/*74872*/       /*Scope*/ 125, /*->74998*/
/*74873*/         OPC_RecordChild2, // #2 = $vdata
/*74874*/         OPC_Scope, 40, /*->74916*/ // 2 children in Scope
/*74876*/           OPC_CheckPredicate, 33, // Predicate_atomic_max_flat
/*74878*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74897
/*74881*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*74883*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74886*/             OPC_EmitMergeInputChains1_0,
/*74887*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74897*/           /*SwitchType*/ 16, MVT::i64,// ->74915
/*74899*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*74901*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74904*/             OPC_EmitMergeInputChains1_0,
/*74905*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74915*/           0, // EndSwitchType
/*74916*/         /*Scope*/ 80, /*->74997*/
/*74917*/           OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*74919*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->74958
/*74922*/             OPC_Scope, 16, /*->74940*/ // 2 children in Scope
/*74924*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*74926*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74929*/               OPC_EmitMergeInputChains1_0,
/*74930*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_max:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_max_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_SMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74940*/             /*Scope*/ 16, /*->74957*/
/*74941*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*74943*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74946*/               OPC_EmitMergeInputChains1_0,
/*74947*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*74957*/             0, /*End of Scope*/
/*74958*/           /*SwitchType*/ 36, MVT::i64,// ->74996
/*74960*/             OPC_Scope, 16, /*->74978*/ // 2 children in Scope
/*74962*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*74964*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*74967*/               OPC_EmitMergeInputChains1_0,
/*74968*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_max:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_max_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_SMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74978*/             /*Scope*/ 16, /*->74995*/
/*74979*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*74981*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74984*/               OPC_EmitMergeInputChains1_0,
/*74985*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_max_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*74995*/             0, /*End of Scope*/
/*74996*/           0, // EndSwitchType
/*74997*/         0, /*End of Scope*/
/*74998*/       0, /*End of Scope*/
/*74999*/     0, /*End of Scope*/
/*75000*/   /*SwitchOpcode*/ 45|128,3/*429*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->75433
/*75004*/     OPC_RecordMemRef,
/*75005*/     OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*75006*/     OPC_Scope, 84, /*->75092*/ // 3 children in Scope
/*75008*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*75009*/       OPC_RecordChild2, // #2 = $vdata_in
/*75010*/       OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*75012*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->75052
/*75015*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75017*/         OPC_Scope, 16, /*->75035*/ // 2 children in Scope
/*75019*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75022*/           OPC_EmitMergeInputChains1_0,
/*75023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMAX_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75035*/         /*Scope*/ 15, /*->75051*/
/*75036*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75039*/           OPC_EmitMergeInputChains1_0,
/*75040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75051*/         0, /*End of Scope*/
/*75052*/       /*SwitchType*/ 37, MVT::i64,// ->75091
/*75054*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75056*/         OPC_Scope, 16, /*->75074*/ // 2 children in Scope
/*75058*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75061*/           OPC_EmitMergeInputChains1_0,
/*75062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umax:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMAX_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75074*/         /*Scope*/ 15, /*->75090*/
/*75075*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75078*/           OPC_EmitMergeInputChains1_0,
/*75079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umax:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75090*/         0, /*End of Scope*/
/*75091*/       0, // EndSwitchType
/*75092*/     /*Scope*/ 55, /*->75148*/
/*75093*/       OPC_CaptureGlueInput,
/*75094*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*75095*/       OPC_RecordChild2, // #2 = $value
/*75096*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umax_local
/*75098*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->75123
/*75101*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75103*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75106*/         OPC_EmitMergeInputChains1_0,
/*75107*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75110*/         OPC_EmitInteger, MVT::i1, 0, 
/*75113*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75123*/       /*SwitchType*/ 22, MVT::i64,// ->75147
/*75125*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75127*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75130*/         OPC_EmitMergeInputChains1_0,
/*75131*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75134*/         OPC_EmitInteger, MVT::i1, 0, 
/*75137*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75147*/       0, // EndSwitchType
/*75148*/     /*Scope*/ 26|128,2/*282*/, /*->75432*/
/*75150*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*75151*/       OPC_Scope, 41, /*->75194*/ // 3 children in Scope
/*75153*/         OPC_RecordChild2, // #2 = $data
/*75154*/         OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*75156*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75175
/*75159*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*75161*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*75164*/           OPC_EmitMergeInputChains1_0,
/*75165*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_UMAX_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*75175*/         /*SwitchType*/ 16, MVT::i64,// ->75193
/*75177*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*75179*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*75182*/           OPC_EmitMergeInputChains1_0,
/*75183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_UMAX_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*75193*/         0, // EndSwitchType
/*75194*/       /*Scope*/ 110, /*->75305*/
/*75195*/         OPC_CheckChild1Type, MVT::i32,
/*75197*/         OPC_RecordChild2, // #2 = $data
/*75198*/         OPC_CheckType, MVT::i32,
/*75200*/         OPC_Scope, 42, /*->75244*/ // 2 children in Scope
/*75202*/           OPC_CheckPredicate, 32, // Predicate_atomic_umax_global_noret
/*75204*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75206*/           OPC_EmitMergeInputChains1_0,
/*75207*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*75213*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*75216*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*75225*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*75233*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*75236*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umax:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umax_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*75244*/         /*Scope*/ 59, /*->75304*/
/*75245*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_umax_local
/*75247*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75249*/           OPC_EmitMergeInputChains1_0,
/*75250*/           OPC_EmitInteger, MVT::i32, 0, 
/*75253*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75265*/           OPC_EmitInteger, MVT::i32, 0, 
/*75268*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75280*/           OPC_EmitInteger, MVT::i32, 1, 
/*75283*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75286*/           OPC_EmitInteger, MVT::i32, 0, 
/*75289*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                    // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*75304*/         0, /*End of Scope*/
/*75305*/       /*Scope*/ 125, /*->75431*/
/*75306*/         OPC_RecordChild2, // #2 = $vdata
/*75307*/         OPC_Scope, 40, /*->75349*/ // 2 children in Scope
/*75309*/           OPC_CheckPredicate, 33, // Predicate_atomic_umax_flat
/*75311*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75330
/*75314*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*75316*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75319*/             OPC_EmitMergeInputChains1_0,
/*75320*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75330*/           /*SwitchType*/ 16, MVT::i64,// ->75348
/*75332*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*75334*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75337*/             OPC_EmitMergeInputChains1_0,
/*75338*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75348*/           0, // EndSwitchType
/*75349*/         /*Scope*/ 80, /*->75430*/
/*75350*/           OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*75352*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->75391
/*75355*/             OPC_Scope, 16, /*->75373*/ // 2 children in Scope
/*75357*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*75359*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*75362*/               OPC_EmitMergeInputChains1_0,
/*75363*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_umax:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_umax_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_UMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75373*/             /*Scope*/ 16, /*->75390*/
/*75374*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*75376*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75379*/               OPC_EmitMergeInputChains1_0,
/*75380*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*75390*/             0, /*End of Scope*/
/*75391*/           /*SwitchType*/ 36, MVT::i64,// ->75429
/*75393*/             OPC_Scope, 16, /*->75411*/ // 2 children in Scope
/*75395*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*75397*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*75400*/               OPC_EmitMergeInputChains1_0,
/*75401*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_umax:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_umax_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_UMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75411*/             /*Scope*/ 16, /*->75428*/
/*75412*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*75414*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75417*/               OPC_EmitMergeInputChains1_0,
/*75418*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_umax_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*75428*/             0, /*End of Scope*/
/*75429*/           0, // EndSwitchType
/*75430*/         0, /*End of Scope*/
/*75431*/       0, /*End of Scope*/
/*75432*/     0, /*End of Scope*/
/*75433*/   /*SwitchOpcode*/ 45|128,3/*429*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->75866
/*75437*/     OPC_RecordMemRef,
/*75438*/     OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*75439*/     OPC_Scope, 84, /*->75525*/ // 3 children in Scope
/*75441*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*75442*/       OPC_RecordChild2, // #2 = $vdata_in
/*75443*/       OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*75445*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->75485
/*75448*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75450*/         OPC_Scope, 16, /*->75468*/ // 2 children in Scope
/*75452*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75455*/           OPC_EmitMergeInputChains1_0,
/*75456*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_AND_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75468*/         /*Scope*/ 15, /*->75484*/
/*75469*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75472*/           OPC_EmitMergeInputChains1_0,
/*75473*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75484*/         0, /*End of Scope*/
/*75485*/       /*SwitchType*/ 37, MVT::i64,// ->75524
/*75487*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75489*/         OPC_Scope, 16, /*->75507*/ // 2 children in Scope
/*75491*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75494*/           OPC_EmitMergeInputChains1_0,
/*75495*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_and:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_AND_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75507*/         /*Scope*/ 15, /*->75523*/
/*75508*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75511*/           OPC_EmitMergeInputChains1_0,
/*75512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_and:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75523*/         0, /*End of Scope*/
/*75524*/       0, // EndSwitchType
/*75525*/     /*Scope*/ 55, /*->75581*/
/*75526*/       OPC_CaptureGlueInput,
/*75527*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*75528*/       OPC_RecordChild2, // #2 = $value
/*75529*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_and_local
/*75531*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->75556
/*75534*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75536*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75539*/         OPC_EmitMergeInputChains1_0,
/*75540*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75543*/         OPC_EmitInteger, MVT::i1, 0, 
/*75546*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75556*/       /*SwitchType*/ 22, MVT::i64,// ->75580
/*75558*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75560*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75563*/         OPC_EmitMergeInputChains1_0,
/*75564*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75567*/         OPC_EmitInteger, MVT::i1, 0, 
/*75570*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75580*/       0, // EndSwitchType
/*75581*/     /*Scope*/ 26|128,2/*282*/, /*->75865*/
/*75583*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*75584*/       OPC_Scope, 41, /*->75627*/ // 3 children in Scope
/*75586*/         OPC_RecordChild2, // #2 = $data
/*75587*/         OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*75589*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75608
/*75592*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*75594*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*75597*/           OPC_EmitMergeInputChains1_0,
/*75598*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_AND_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*75608*/         /*SwitchType*/ 16, MVT::i64,// ->75626
/*75610*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*75612*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*75615*/           OPC_EmitMergeInputChains1_0,
/*75616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_and_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_AND_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*75626*/         0, // EndSwitchType
/*75627*/       /*Scope*/ 110, /*->75738*/
/*75628*/         OPC_CheckChild1Type, MVT::i32,
/*75630*/         OPC_RecordChild2, // #2 = $data
/*75631*/         OPC_CheckType, MVT::i32,
/*75633*/         OPC_Scope, 42, /*->75677*/ // 2 children in Scope
/*75635*/           OPC_CheckPredicate, 32, // Predicate_atomic_and_global_noret
/*75637*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75639*/           OPC_EmitMergeInputChains1_0,
/*75640*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*75646*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*75649*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*75658*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_AND_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*75666*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*75669*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_and:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_and_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_AND_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*75677*/         /*Scope*/ 59, /*->75737*/
/*75678*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_and_local
/*75680*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75682*/           OPC_EmitMergeInputChains1_0,
/*75683*/           OPC_EmitInteger, MVT::i32, 0, 
/*75686*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75698*/           OPC_EmitInteger, MVT::i32, 0, 
/*75701*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75713*/           OPC_EmitInteger, MVT::i32, 1, 
/*75716*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75719*/           OPC_EmitInteger, MVT::i32, 0, 
/*75722*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                    // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*75737*/         0, /*End of Scope*/
/*75738*/       /*Scope*/ 125, /*->75864*/
/*75739*/         OPC_RecordChild2, // #2 = $vdata
/*75740*/         OPC_Scope, 40, /*->75782*/ // 2 children in Scope
/*75742*/           OPC_CheckPredicate, 33, // Predicate_atomic_and_flat
/*75744*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75763
/*75747*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*75749*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75752*/             OPC_EmitMergeInputChains1_0,
/*75753*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75763*/           /*SwitchType*/ 16, MVT::i64,// ->75781
/*75765*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*75767*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75770*/             OPC_EmitMergeInputChains1_0,
/*75771*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75781*/           0, // EndSwitchType
/*75782*/         /*Scope*/ 80, /*->75863*/
/*75783*/           OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*75785*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->75824
/*75788*/             OPC_Scope, 16, /*->75806*/ // 2 children in Scope
/*75790*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*75792*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*75795*/               OPC_EmitMergeInputChains1_0,
/*75796*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_and:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_and_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_AND_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75806*/             /*Scope*/ 16, /*->75823*/
/*75807*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*75809*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75812*/               OPC_EmitMergeInputChains1_0,
/*75813*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*75823*/             0, /*End of Scope*/
/*75824*/           /*SwitchType*/ 36, MVT::i64,// ->75862
/*75826*/             OPC_Scope, 16, /*->75844*/ // 2 children in Scope
/*75828*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*75830*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*75833*/               OPC_EmitMergeInputChains1_0,
/*75834*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_and:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_and_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_AND_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75844*/             /*Scope*/ 16, /*->75861*/
/*75845*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*75847*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75850*/               OPC_EmitMergeInputChains1_0,
/*75851*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_and_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*75861*/             0, /*End of Scope*/
/*75862*/           0, // EndSwitchType
/*75863*/         0, /*End of Scope*/
/*75864*/       0, /*End of Scope*/
/*75865*/     0, /*End of Scope*/
/*75866*/   /*SwitchOpcode*/ 45|128,3/*429*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->76299
/*75870*/     OPC_RecordMemRef,
/*75871*/     OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*75872*/     OPC_Scope, 84, /*->75958*/ // 3 children in Scope
/*75874*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*75875*/       OPC_RecordChild2, // #2 = $vdata_in
/*75876*/       OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*75878*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->75918
/*75881*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75883*/         OPC_Scope, 16, /*->75901*/ // 2 children in Scope
/*75885*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75888*/           OPC_EmitMergeInputChains1_0,
/*75889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_OR_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75901*/         /*Scope*/ 15, /*->75917*/
/*75902*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75905*/           OPC_EmitMergeInputChains1_0,
/*75906*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75917*/         0, /*End of Scope*/
/*75918*/       /*SwitchType*/ 37, MVT::i64,// ->75957
/*75920*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75922*/         OPC_Scope, 16, /*->75940*/ // 2 children in Scope
/*75924*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75927*/           OPC_EmitMergeInputChains1_0,
/*75928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_or:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_OR_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75940*/         /*Scope*/ 15, /*->75956*/
/*75941*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75944*/           OPC_EmitMergeInputChains1_0,
/*75945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_or:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75956*/         0, /*End of Scope*/
/*75957*/       0, // EndSwitchType
/*75958*/     /*Scope*/ 55, /*->76014*/
/*75959*/       OPC_CaptureGlueInput,
/*75960*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*75961*/       OPC_RecordChild2, // #2 = $value
/*75962*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_or_local
/*75964*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->75989
/*75967*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75969*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75972*/         OPC_EmitMergeInputChains1_0,
/*75973*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75976*/         OPC_EmitInteger, MVT::i1, 0, 
/*75979*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75989*/       /*SwitchType*/ 22, MVT::i64,// ->76013
/*75991*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75993*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75996*/         OPC_EmitMergeInputChains1_0,
/*75997*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*76000*/         OPC_EmitInteger, MVT::i1, 0, 
/*76003*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*76013*/       0, // EndSwitchType
/*76014*/     /*Scope*/ 26|128,2/*282*/, /*->76298*/
/*76016*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*76017*/       OPC_Scope, 41, /*->76060*/ // 3 children in Scope
/*76019*/         OPC_RecordChild2, // #2 = $data
/*76020*/         OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*76022*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->76041
/*76025*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*76027*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76030*/           OPC_EmitMergeInputChains1_0,
/*76031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_OR_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*76041*/         /*SwitchType*/ 16, MVT::i64,// ->76059
/*76043*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*76045*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76048*/           OPC_EmitMergeInputChains1_0,
/*76049*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_or_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_OR_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*76059*/         0, // EndSwitchType
/*76060*/       /*Scope*/ 110, /*->76171*/
/*76061*/         OPC_CheckChild1Type, MVT::i32,
/*76063*/         OPC_RecordChild2, // #2 = $data
/*76064*/         OPC_CheckType, MVT::i32,
/*76066*/         OPC_Scope, 42, /*->76110*/ // 2 children in Scope
/*76068*/           OPC_CheckPredicate, 32, // Predicate_atomic_or_global_noret
/*76070*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76072*/           OPC_EmitMergeInputChains1_0,
/*76073*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*76079*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*76082*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*76091*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_OR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*76099*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*76102*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_or:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_or_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_OR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*76110*/         /*Scope*/ 59, /*->76170*/
/*76111*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_or_local
/*76113*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76115*/           OPC_EmitMergeInputChains1_0,
/*76116*/           OPC_EmitInteger, MVT::i32, 0, 
/*76119*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76131*/           OPC_EmitInteger, MVT::i32, 0, 
/*76134*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76146*/           OPC_EmitInteger, MVT::i32, 1, 
/*76149*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76152*/           OPC_EmitInteger, MVT::i32, 0, 
/*76155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                    // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*76170*/         0, /*End of Scope*/
/*76171*/       /*Scope*/ 125, /*->76297*/
/*76172*/         OPC_RecordChild2, // #2 = $vdata
/*76173*/         OPC_Scope, 40, /*->76215*/ // 2 children in Scope
/*76175*/           OPC_CheckPredicate, 33, // Predicate_atomic_or_flat
/*76177*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->76196
/*76180*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*76182*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76185*/             OPC_EmitMergeInputChains1_0,
/*76186*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76196*/           /*SwitchType*/ 16, MVT::i64,// ->76214
/*76198*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*76200*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76203*/             OPC_EmitMergeInputChains1_0,
/*76204*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76214*/           0, // EndSwitchType
/*76215*/         /*Scope*/ 80, /*->76296*/
/*76216*/           OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*76218*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->76257
/*76221*/             OPC_Scope, 16, /*->76239*/ // 2 children in Scope
/*76223*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*76225*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76228*/               OPC_EmitMergeInputChains1_0,
/*76229*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_or:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_or_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_OR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76239*/             /*Scope*/ 16, /*->76256*/
/*76240*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*76242*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76245*/               OPC_EmitMergeInputChains1_0,
/*76246*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*76256*/             0, /*End of Scope*/
/*76257*/           /*SwitchType*/ 36, MVT::i64,// ->76295
/*76259*/             OPC_Scope, 16, /*->76277*/ // 2 children in Scope
/*76261*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*76263*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76266*/               OPC_EmitMergeInputChains1_0,
/*76267*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_or:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_or_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_OR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76277*/             /*Scope*/ 16, /*->76294*/
/*76278*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*76280*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76283*/               OPC_EmitMergeInputChains1_0,
/*76284*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_or_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*76294*/             0, /*End of Scope*/
/*76295*/           0, // EndSwitchType
/*76296*/         0, /*End of Scope*/
/*76297*/       0, /*End of Scope*/
/*76298*/     0, /*End of Scope*/
/*76299*/   /*SwitchOpcode*/ 45|128,3/*429*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->76732
/*76303*/     OPC_RecordMemRef,
/*76304*/     OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*76305*/     OPC_Scope, 84, /*->76391*/ // 3 children in Scope
/*76307*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*76308*/       OPC_RecordChild2, // #2 = $vdata_in
/*76309*/       OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*76311*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->76351
/*76314*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76316*/         OPC_Scope, 16, /*->76334*/ // 2 children in Scope
/*76318*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*76321*/           OPC_EmitMergeInputChains1_0,
/*76322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_XOR_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*76334*/         /*Scope*/ 15, /*->76350*/
/*76335*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*76338*/           OPC_EmitMergeInputChains1_0,
/*76339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*76350*/         0, /*End of Scope*/
/*76351*/       /*SwitchType*/ 37, MVT::i64,// ->76390
/*76353*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76355*/         OPC_Scope, 16, /*->76373*/ // 2 children in Scope
/*76357*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*76360*/           OPC_EmitMergeInputChains1_0,
/*76361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_xor:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_XOR_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*76373*/         /*Scope*/ 15, /*->76389*/
/*76374*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*76377*/           OPC_EmitMergeInputChains1_0,
/*76378*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_xor:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*76389*/         0, /*End of Scope*/
/*76390*/       0, // EndSwitchType
/*76391*/     /*Scope*/ 55, /*->76447*/
/*76392*/       OPC_CaptureGlueInput,
/*76393*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*76394*/       OPC_RecordChild2, // #2 = $value
/*76395*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_xor_local
/*76397*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->76422
/*76400*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76402*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*76405*/         OPC_EmitMergeInputChains1_0,
/*76406*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*76409*/         OPC_EmitInteger, MVT::i1, 0, 
/*76412*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*76422*/       /*SwitchType*/ 22, MVT::i64,// ->76446
/*76424*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76426*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*76429*/         OPC_EmitMergeInputChains1_0,
/*76430*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*76433*/         OPC_EmitInteger, MVT::i1, 0, 
/*76436*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*76446*/       0, // EndSwitchType
/*76447*/     /*Scope*/ 26|128,2/*282*/, /*->76731*/
/*76449*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*76450*/       OPC_Scope, 41, /*->76493*/ // 3 children in Scope
/*76452*/         OPC_RecordChild2, // #2 = $data
/*76453*/         OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*76455*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->76474
/*76458*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*76460*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76463*/           OPC_EmitMergeInputChains1_0,
/*76464*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_XOR_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*76474*/         /*SwitchType*/ 16, MVT::i64,// ->76492
/*76476*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*76478*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76481*/           OPC_EmitMergeInputChains1_0,
/*76482*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_XOR_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*76492*/         0, // EndSwitchType
/*76493*/       /*Scope*/ 110, /*->76604*/
/*76494*/         OPC_CheckChild1Type, MVT::i32,
/*76496*/         OPC_RecordChild2, // #2 = $data
/*76497*/         OPC_CheckType, MVT::i32,
/*76499*/         OPC_Scope, 42, /*->76543*/ // 2 children in Scope
/*76501*/           OPC_CheckPredicate, 32, // Predicate_atomic_xor_global_noret
/*76503*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76505*/           OPC_EmitMergeInputChains1_0,
/*76506*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*76512*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*76515*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*76524*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XOR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*76532*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*76535*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_xor:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_xor_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XOR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*76543*/         /*Scope*/ 59, /*->76603*/
/*76544*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_xor_local
/*76546*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76548*/           OPC_EmitMergeInputChains1_0,
/*76549*/           OPC_EmitInteger, MVT::i32, 0, 
/*76552*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76564*/           OPC_EmitInteger, MVT::i32, 0, 
/*76567*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76579*/           OPC_EmitInteger, MVT::i32, 1, 
/*76582*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76585*/           OPC_EmitInteger, MVT::i32, 0, 
/*76588*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                    // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*76603*/         0, /*End of Scope*/
/*76604*/       /*Scope*/ 125, /*->76730*/
/*76605*/         OPC_RecordChild2, // #2 = $vdata
/*76606*/         OPC_Scope, 40, /*->76648*/ // 2 children in Scope
/*76608*/           OPC_CheckPredicate, 33, // Predicate_atomic_xor_flat
/*76610*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->76629
/*76613*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*76615*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76618*/             OPC_EmitMergeInputChains1_0,
/*76619*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76629*/           /*SwitchType*/ 16, MVT::i64,// ->76647
/*76631*/             OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*76633*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76636*/             OPC_EmitMergeInputChains1_0,
/*76637*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76647*/           0, // EndSwitchType
/*76648*/         /*Scope*/ 80, /*->76729*/
/*76649*/           OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*76651*/           OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->76690
/*76654*/             OPC_Scope, 16, /*->76672*/ // 2 children in Scope
/*76656*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*76658*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76661*/               OPC_EmitMergeInputChains1_0,
/*76662*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_xor:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_xor_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_XOR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76672*/             /*Scope*/ 16, /*->76689*/
/*76673*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*76675*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76678*/               OPC_EmitMergeInputChains1_0,
/*76679*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*76689*/             0, /*End of Scope*/
/*76690*/           /*SwitchType*/ 36, MVT::i64,// ->76728
/*76692*/             OPC_Scope, 16, /*->76710*/ // 2 children in Scope
/*76694*/               OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*76696*/               OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76699*/               OPC_EmitMergeInputChains1_0,
/*76700*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_xor:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_xor_global>> - Complexity = -3
                        // Dst: (GLOBAL_ATOMIC_XOR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76710*/             /*Scope*/ 16, /*->76727*/
/*76711*/               OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*76713*/               OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76716*/               OPC_EmitMergeInputChains1_0,
/*76717*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                        // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_xor_global>> - Complexity = -3
                        // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*76727*/             0, /*End of Scope*/
/*76728*/           0, // EndSwitchType
/*76729*/         0, /*End of Scope*/
/*76730*/       0, /*End of Scope*/
/*76731*/     0, /*End of Scope*/
/*76732*/   /*SwitchOpcode*/ 58|128,2/*314*/, TARGET_VAL(AMDGPUISD::ATOMIC_INC),// ->77050
/*76736*/     OPC_RecordMemRef,
/*76737*/     OPC_RecordNode, // #0 = 'SIatomic_inc' chained node
/*76738*/     OPC_Scope, 84, /*->76824*/ // 3 children in Scope
/*76740*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*76741*/       OPC_RecordChild2, // #2 = $vdata_in
/*76742*/       OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*76744*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->76784
/*76747*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76749*/         OPC_Scope, 16, /*->76767*/ // 2 children in Scope
/*76751*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*76754*/           OPC_EmitMergeInputChains1_0,
/*76755*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_inc:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_INC_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*76767*/         /*Scope*/ 15, /*->76783*/
/*76768*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*76771*/           OPC_EmitMergeInputChains1_0,
/*76772*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_inc:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_INC_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*76783*/         0, /*End of Scope*/
/*76784*/       /*SwitchType*/ 37, MVT::i64,// ->76823
/*76786*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76788*/         OPC_Scope, 16, /*->76806*/ // 2 children in Scope
/*76790*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*76793*/           OPC_EmitMergeInputChains1_0,
/*76794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_inc:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_INC_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*76806*/         /*Scope*/ 15, /*->76822*/
/*76807*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*76810*/           OPC_EmitMergeInputChains1_0,
/*76811*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_inc:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_INC_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*76822*/         0, /*End of Scope*/
/*76823*/       0, // EndSwitchType
/*76824*/     /*Scope*/ 55, /*->76880*/
/*76825*/       OPC_CaptureGlueInput,
/*76826*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*76827*/       OPC_RecordChild2, // #2 = $value
/*76828*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_inc_local
/*76830*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->76855
/*76833*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76835*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*76838*/         OPC_EmitMergeInputChains1_0,
/*76839*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*76842*/         OPC_EmitInteger, MVT::i1, 0, 
/*76845*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*76855*/       /*SwitchType*/ 22, MVT::i64,// ->76879
/*76857*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76859*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*76862*/         OPC_EmitMergeInputChains1_0,
/*76863*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*76866*/         OPC_EmitInteger, MVT::i1, 0, 
/*76869*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*76879*/       0, // EndSwitchType
/*76880*/     /*Scope*/ 39|128,1/*167*/, /*->77049*/
/*76882*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*76883*/       OPC_RecordChild2, // #2 = $data
/*76884*/       OPC_Scope, 40, /*->76926*/ // 3 children in Scope
/*76886*/         OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*76888*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->76907
/*76891*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*76893*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76896*/           OPC_EmitMergeInputChains1_0,
/*76897*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_INC_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*76907*/         /*SwitchType*/ 16, MVT::i64,// ->76925
/*76909*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*76911*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76914*/           OPC_EmitMergeInputChains1_0,
/*76915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_INC_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*76925*/         0, // EndSwitchType
/*76926*/       /*Scope*/ 40, /*->76967*/
/*76927*/         OPC_CheckPredicate, 33, // Predicate_atomic_inc_flat
/*76929*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->76948
/*76932*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*76934*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76937*/           OPC_EmitMergeInputChains1_0,
/*76938*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76948*/         /*SwitchType*/ 16, MVT::i64,// ->76966
/*76950*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*76952*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76955*/           OPC_EmitMergeInputChains1_0,
/*76956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76966*/         0, // EndSwitchType
/*76967*/       /*Scope*/ 80, /*->77048*/
/*76968*/         OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*76970*/         OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->77009
/*76973*/           OPC_Scope, 16, /*->76991*/ // 2 children in Scope
/*76975*/             OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*76977*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*76980*/             OPC_EmitMergeInputChains1_0,
/*76981*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (SIatomic_inc:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_inc_global>> - Complexity = -3
                      // Dst: (GLOBAL_ATOMIC_INC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*76991*/           /*Scope*/ 16, /*->77008*/
/*76992*/             OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*76994*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*76997*/             OPC_EmitMergeInputChains1_0,
/*76998*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_inc_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_INC_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*77008*/           0, /*End of Scope*/
/*77009*/         /*SwitchType*/ 36, MVT::i64,// ->77047
/*77011*/           OPC_Scope, 16, /*->77029*/ // 2 children in Scope
/*77013*/             OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*77015*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*77018*/             OPC_EmitMergeInputChains1_0,
/*77019*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (SIatomic_inc:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_inc_global>> - Complexity = -3
                      // Dst: (GLOBAL_ATOMIC_INC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*77029*/           /*Scope*/ 16, /*->77046*/
/*77030*/             OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*77032*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*77035*/             OPC_EmitMergeInputChains1_0,
/*77036*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_inc_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*77046*/           0, /*End of Scope*/
/*77047*/         0, // EndSwitchType
/*77048*/       0, /*End of Scope*/
/*77049*/     0, /*End of Scope*/
/*77050*/   /*SwitchOpcode*/ 58|128,2/*314*/, TARGET_VAL(AMDGPUISD::ATOMIC_DEC),// ->77368
/*77054*/     OPC_RecordMemRef,
/*77055*/     OPC_RecordNode, // #0 = 'SIatomic_dec' chained node
/*77056*/     OPC_Scope, 84, /*->77142*/ // 3 children in Scope
/*77058*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*77059*/       OPC_RecordChild2, // #2 = $vdata_in
/*77060*/       OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*77062*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->77102
/*77065*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77067*/         OPC_Scope, 16, /*->77085*/ // 2 children in Scope
/*77069*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*77072*/           OPC_EmitMergeInputChains1_0,
/*77073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_dec:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_DEC_ADDR64_RTN:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*77085*/         /*Scope*/ 15, /*->77101*/
/*77086*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*77089*/           OPC_EmitMergeInputChains1_0,
/*77090*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_dec:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_DEC_OFFSET_RTN:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*77101*/         0, /*End of Scope*/
/*77102*/       /*SwitchType*/ 37, MVT::i64,// ->77141
/*77104*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77106*/         OPC_Scope, 16, /*->77124*/ // 2 children in Scope
/*77108*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*77111*/           OPC_EmitMergeInputChains1_0,
/*77112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_ADDR64_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_dec:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_DEC_X2_ADDR64_RTN:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*77124*/         /*Scope*/ 15, /*->77140*/
/*77125*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*77128*/           OPC_EmitMergeInputChains1_0,
/*77129*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_dec:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_DEC_X2_OFFSET_RTN:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*77140*/         0, /*End of Scope*/
/*77141*/       0, // EndSwitchType
/*77142*/     /*Scope*/ 55, /*->77198*/
/*77143*/       OPC_CaptureGlueInput,
/*77144*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*77145*/       OPC_RecordChild2, // #2 = $value
/*77146*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_dec_local
/*77148*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->77173
/*77151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77153*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*77156*/         OPC_EmitMergeInputChains1_0,
/*77157*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*77160*/         OPC_EmitInteger, MVT::i1, 0, 
/*77163*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*77173*/       /*SwitchType*/ 22, MVT::i64,// ->77197
/*77175*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77177*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*77180*/         OPC_EmitMergeInputChains1_0,
/*77181*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*77184*/         OPC_EmitInteger, MVT::i1, 0, 
/*77187*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*77197*/       0, // EndSwitchType
/*77198*/     /*Scope*/ 39|128,1/*167*/, /*->77367*/
/*77200*/       OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*77201*/       OPC_RecordChild2, // #2 = $data
/*77202*/       OPC_Scope, 40, /*->77244*/ // 3 children in Scope
/*77204*/         OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*77206*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->77225
/*77209*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*77211*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*77214*/           OPC_EmitMergeInputChains1_0,
/*77215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_DEC_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*77225*/         /*SwitchType*/ 16, MVT::i64,// ->77243
/*77227*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*77229*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*77232*/           OPC_EmitMergeInputChains1_0,
/*77233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 7
                    // Dst: (GLOBAL_ATOMIC_DEC_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*77243*/         0, // EndSwitchType
/*77244*/       /*Scope*/ 40, /*->77285*/
/*77245*/         OPC_CheckPredicate, 33, // Predicate_atomic_dec_flat
/*77247*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->77266
/*77250*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*77252*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*77255*/           OPC_EmitMergeInputChains1_0,
/*77256*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*77266*/         /*SwitchType*/ 16, MVT::i64,// ->77284
/*77268*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*77270*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*77273*/           OPC_EmitMergeInputChains1_0,
/*77274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*77284*/         0, // EndSwitchType
/*77285*/       /*Scope*/ 80, /*->77366*/
/*77286*/         OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*77288*/         OPC_SwitchType /*2 cases */, 36, MVT::i32,// ->77327
/*77291*/           OPC_Scope, 16, /*->77309*/ // 2 children in Scope
/*77293*/             OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*77295*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*77298*/             OPC_EmitMergeInputChains1_0,
/*77299*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (SIatomic_dec:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_dec_global>> - Complexity = -3
                      // Dst: (GLOBAL_ATOMIC_DEC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*77309*/           /*Scope*/ 16, /*->77326*/
/*77310*/             OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*77312*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*77315*/             OPC_EmitMergeInputChains1_0,
/*77316*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_dec_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_DEC_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*77326*/           0, /*End of Scope*/
/*77327*/         /*SwitchType*/ 36, MVT::i64,// ->77365
/*77329*/           OPC_Scope, 16, /*->77347*/ // 2 children in Scope
/*77331*/             OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*77333*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*77336*/             OPC_EmitMergeInputChains1_0,
/*77337*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (SIatomic_dec:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_dec_global>> - Complexity = -3
                      // Dst: (GLOBAL_ATOMIC_DEC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*77347*/           /*Scope*/ 16, /*->77364*/
/*77348*/             OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*77350*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*77353*/             OPC_EmitMergeInputChains1_0,
/*77354*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_dec_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*77364*/           0, /*End of Scope*/
/*77365*/         0, // EndSwitchType
/*77366*/       0, /*End of Scope*/
/*77367*/     0, /*End of Scope*/
/*77368*/   /*SwitchOpcode*/ 55|128,7/*951*/, TARGET_VAL(AMDGPUISD::SETCC),// ->78323
/*77372*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*77373*/     OPC_Scope, 65|128,2/*321*/, /*->77697*/ // 4 children in Scope
/*77376*/       OPC_CheckChild0Type, MVT::f32,
/*77378*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*77379*/       OPC_MoveChild2,
/*77380*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*77383*/       OPC_Scope, 25, /*->77410*/ // 12 children in Scope
/*77385*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*77387*/         OPC_MoveParent,
/*77388*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77390*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77393*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77396*/         OPC_EmitInteger, MVT::i1, 0, 
/*77399*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77410*/       /*Scope*/ 25, /*->77436*/
/*77411*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*77413*/         OPC_MoveParent,
/*77414*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77416*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77419*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77422*/         OPC_EmitInteger, MVT::i1, 0, 
/*77425*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77436*/       /*Scope*/ 25, /*->77462*/
/*77437*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*77439*/         OPC_MoveParent,
/*77440*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77442*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77445*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77448*/         OPC_EmitInteger, MVT::i1, 0, 
/*77451*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77462*/       /*Scope*/ 25, /*->77488*/
/*77463*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*77465*/         OPC_MoveParent,
/*77466*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77468*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77471*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77474*/         OPC_EmitInteger, MVT::i1, 0, 
/*77477*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77488*/       /*Scope*/ 25, /*->77514*/
/*77489*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*77491*/         OPC_MoveParent,
/*77492*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77494*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77497*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77500*/         OPC_EmitInteger, MVT::i1, 0, 
/*77503*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77514*/       /*Scope*/ 25, /*->77540*/
/*77515*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*77517*/         OPC_MoveParent,
/*77518*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77520*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77523*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77526*/         OPC_EmitInteger, MVT::i1, 0, 
/*77529*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77540*/       /*Scope*/ 25, /*->77566*/
/*77541*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*77543*/         OPC_MoveParent,
/*77544*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77546*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77549*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77552*/         OPC_EmitInteger, MVT::i1, 0, 
/*77555*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77566*/       /*Scope*/ 25, /*->77592*/
/*77567*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*77569*/         OPC_MoveParent,
/*77570*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77572*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77575*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77578*/         OPC_EmitInteger, MVT::i1, 0, 
/*77581*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77592*/       /*Scope*/ 25, /*->77618*/
/*77593*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*77595*/         OPC_MoveParent,
/*77596*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77598*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77601*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77604*/         OPC_EmitInteger, MVT::i1, 0, 
/*77607*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77618*/       /*Scope*/ 25, /*->77644*/
/*77619*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*77621*/         OPC_MoveParent,
/*77622*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77624*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77627*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77630*/         OPC_EmitInteger, MVT::i1, 0, 
/*77633*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77644*/       /*Scope*/ 25, /*->77670*/
/*77645*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*77647*/         OPC_MoveParent,
/*77648*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77650*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77653*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77656*/         OPC_EmitInteger, MVT::i1, 0, 
/*77659*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77670*/       /*Scope*/ 25, /*->77696*/
/*77671*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*77673*/         OPC_MoveParent,
/*77674*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77676*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77679*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77682*/         OPC_EmitInteger, MVT::i1, 0, 
/*77685*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*77696*/       0, /*End of Scope*/
/*77697*/     /*Scope*/ 65|128,2/*321*/, /*->78020*/
/*77699*/       OPC_CheckChild0Type, MVT::f64,
/*77701*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*77702*/       OPC_MoveChild2,
/*77703*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*77706*/       OPC_Scope, 25, /*->77733*/ // 12 children in Scope
/*77708*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*77710*/         OPC_MoveParent,
/*77711*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77713*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77716*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77719*/         OPC_EmitInteger, MVT::i1, 0, 
/*77722*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77733*/       /*Scope*/ 25, /*->77759*/
/*77734*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*77736*/         OPC_MoveParent,
/*77737*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77739*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77742*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77745*/         OPC_EmitInteger, MVT::i1, 0, 
/*77748*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77759*/       /*Scope*/ 25, /*->77785*/
/*77760*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*77762*/         OPC_MoveParent,
/*77763*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77765*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77768*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77771*/         OPC_EmitInteger, MVT::i1, 0, 
/*77774*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77785*/       /*Scope*/ 25, /*->77811*/
/*77786*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*77788*/         OPC_MoveParent,
/*77789*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77791*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77794*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77797*/         OPC_EmitInteger, MVT::i1, 0, 
/*77800*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77811*/       /*Scope*/ 25, /*->77837*/
/*77812*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*77814*/         OPC_MoveParent,
/*77815*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77817*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77820*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77823*/         OPC_EmitInteger, MVT::i1, 0, 
/*77826*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77837*/       /*Scope*/ 25, /*->77863*/
/*77838*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*77840*/         OPC_MoveParent,
/*77841*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77843*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77846*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77849*/         OPC_EmitInteger, MVT::i1, 0, 
/*77852*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77863*/       /*Scope*/ 25, /*->77889*/
/*77864*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*77866*/         OPC_MoveParent,
/*77867*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77869*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77872*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77875*/         OPC_EmitInteger, MVT::i1, 0, 
/*77878*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77889*/       /*Scope*/ 25, /*->77915*/
/*77890*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*77892*/         OPC_MoveParent,
/*77893*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77895*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77898*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77901*/         OPC_EmitInteger, MVT::i1, 0, 
/*77904*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77915*/       /*Scope*/ 25, /*->77941*/
/*77916*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*77918*/         OPC_MoveParent,
/*77919*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77921*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77924*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77927*/         OPC_EmitInteger, MVT::i1, 0, 
/*77930*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77941*/       /*Scope*/ 25, /*->77967*/
/*77942*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*77944*/         OPC_MoveParent,
/*77945*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77947*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77950*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77953*/         OPC_EmitInteger, MVT::i1, 0, 
/*77956*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77967*/       /*Scope*/ 25, /*->77993*/
/*77968*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*77970*/         OPC_MoveParent,
/*77971*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77973*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*77976*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*77979*/         OPC_EmitInteger, MVT::i1, 0, 
/*77982*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*77993*/       /*Scope*/ 25, /*->78019*/
/*77994*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*77996*/         OPC_MoveParent,
/*77997*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77999*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*78002*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*78005*/         OPC_EmitInteger, MVT::i1, 0, 
/*78008*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*78019*/       0, /*End of Scope*/
/*78020*/     /*Scope*/ 21|128,1/*149*/, /*->78171*/
/*78022*/       OPC_CheckChild0Type, MVT::i32,
/*78024*/       OPC_RecordChild1, // #1 = $src1
/*78025*/       OPC_MoveChild2,
/*78026*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*78029*/       OPC_Scope, 13, /*->78044*/ // 10 children in Scope
/*78031*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*78033*/         OPC_MoveParent,
/*78034*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78036*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78044*/       /*Scope*/ 13, /*->78058*/
/*78045*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*78047*/         OPC_MoveParent,
/*78048*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78050*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78058*/       /*Scope*/ 13, /*->78072*/
/*78059*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*78061*/         OPC_MoveParent,
/*78062*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78064*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78072*/       /*Scope*/ 13, /*->78086*/
/*78073*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*78075*/         OPC_MoveParent,
/*78076*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78078*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78086*/       /*Scope*/ 13, /*->78100*/
/*78087*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*78089*/         OPC_MoveParent,
/*78090*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78092*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78100*/       /*Scope*/ 13, /*->78114*/
/*78101*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*78103*/         OPC_MoveParent,
/*78104*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78106*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78114*/       /*Scope*/ 13, /*->78128*/
/*78115*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*78117*/         OPC_MoveParent,
/*78118*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78120*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78128*/       /*Scope*/ 13, /*->78142*/
/*78129*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*78131*/         OPC_MoveParent,
/*78132*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78134*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78142*/       /*Scope*/ 13, /*->78156*/
/*78143*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*78145*/         OPC_MoveParent,
/*78146*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78148*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78156*/       /*Scope*/ 13, /*->78170*/
/*78157*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*78159*/         OPC_MoveParent,
/*78160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78162*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*78170*/       0, /*End of Scope*/
/*78171*/     /*Scope*/ 21|128,1/*149*/, /*->78322*/
/*78173*/       OPC_CheckChild0Type, MVT::i64,
/*78175*/       OPC_RecordChild1, // #1 = $src1
/*78176*/       OPC_MoveChild2,
/*78177*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*78180*/       OPC_Scope, 13, /*->78195*/ // 10 children in Scope
/*78182*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*78184*/         OPC_MoveParent,
/*78185*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78187*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78195*/       /*Scope*/ 13, /*->78209*/
/*78196*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*78198*/         OPC_MoveParent,
/*78199*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78201*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78209*/       /*Scope*/ 13, /*->78223*/
/*78210*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*78212*/         OPC_MoveParent,
/*78213*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78215*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78223*/       /*Scope*/ 13, /*->78237*/
/*78224*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*78226*/         OPC_MoveParent,
/*78227*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78229*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78237*/       /*Scope*/ 13, /*->78251*/
/*78238*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*78240*/         OPC_MoveParent,
/*78241*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78243*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78251*/       /*Scope*/ 13, /*->78265*/
/*78252*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*78254*/         OPC_MoveParent,
/*78255*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78257*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78265*/       /*Scope*/ 13, /*->78279*/
/*78266*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*78268*/         OPC_MoveParent,
/*78269*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78271*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78279*/       /*Scope*/ 13, /*->78293*/
/*78280*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*78282*/         OPC_MoveParent,
/*78283*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78285*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78293*/       /*Scope*/ 13, /*->78307*/
/*78294*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*78296*/         OPC_MoveParent,
/*78297*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78299*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78307*/       /*Scope*/ 13, /*->78321*/
/*78308*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*78310*/         OPC_MoveParent,
/*78311*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78313*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*78321*/       0, /*End of Scope*/
/*78322*/     0, /*End of Scope*/
/*78323*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::R600_EXPORT),// ->78452
/*78326*/     OPC_RecordNode, // #0 = 'R600_EXPORT' chained node
/*78327*/     OPC_RecordChild1, // #1 = $src
/*78328*/     OPC_CheckChild1Type, MVT::v4f32,
/*78330*/     OPC_RecordChild2, // #2 = $base
/*78331*/     OPC_MoveChild2,
/*78332*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78335*/     OPC_CheckType, MVT::i32,
/*78337*/     OPC_MoveParent,
/*78338*/     OPC_RecordChild3, // #3 = $type
/*78339*/     OPC_MoveChild3,
/*78340*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78343*/     OPC_CheckType, MVT::i32,
/*78345*/     OPC_MoveParent,
/*78346*/     OPC_RecordChild4, // #4 = $swz_x
/*78347*/     OPC_MoveChild4,
/*78348*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78351*/     OPC_CheckType, MVT::i32,
/*78353*/     OPC_MoveParent,
/*78354*/     OPC_RecordChild5, // #5 = $swz_y
/*78355*/     OPC_MoveChild5,
/*78356*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78359*/     OPC_CheckType, MVT::i32,
/*78361*/     OPC_MoveParent,
/*78362*/     OPC_RecordChild6, // #6 = $swz_z
/*78363*/     OPC_MoveChild6,
/*78364*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78367*/     OPC_CheckType, MVT::i32,
/*78369*/     OPC_MoveParent,
/*78370*/     OPC_RecordChild7, // #7 = $swz_w
/*78371*/     OPC_MoveChild7,
/*78372*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78375*/     OPC_CheckType, MVT::i32,
/*78377*/     OPC_MoveParent,
/*78378*/     OPC_Scope, 35, /*->78415*/ // 2 children in Scope
/*78380*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*78382*/       OPC_EmitMergeInputChains1_0,
/*78383*/       OPC_EmitConvertToTarget, 3,
/*78385*/       OPC_EmitConvertToTarget, 2,
/*78387*/       OPC_EmitConvertToTarget, 4,
/*78389*/       OPC_EmitConvertToTarget, 5,
/*78391*/       OPC_EmitConvertToTarget, 6,
/*78393*/       OPC_EmitConvertToTarget, 7,
/*78395*/       OPC_EmitInteger, MVT::i32, 39, 
/*78398*/       OPC_EmitInteger, MVT::i32, 0, 
/*78401*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*78415*/     /*Scope*/ 35, /*->78451*/
/*78416*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78418*/       OPC_EmitMergeInputChains1_0,
/*78419*/       OPC_EmitConvertToTarget, 3,
/*78421*/       OPC_EmitConvertToTarget, 2,
/*78423*/       OPC_EmitConvertToTarget, 4,
/*78425*/       OPC_EmitConvertToTarget, 5,
/*78427*/       OPC_EmitConvertToTarget, 6,
/*78429*/       OPC_EmitConvertToTarget, 7,
/*78431*/       OPC_EmitInteger, MVT::i32, 83, 
/*78434*/       OPC_EmitInteger, MVT::i32, 0, 
/*78437*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*78451*/     0, /*End of Scope*/
/*78452*/   /*SwitchOpcode*/ 109|128,6/*877*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->79333
/*78456*/     OPC_Scope, 58, /*->78516*/ // 35 children in Scope
/*78458*/       OPC_CheckChild0Integer, 127|128,3/*511*/, 
/*78461*/       OPC_RecordChild1, // #0 = $src
/*78462*/       OPC_CheckChild1Type, MVT::i32,
/*78464*/       OPC_RecordChild2, // #1 = $dpp_ctrl
/*78465*/       OPC_MoveChild2,
/*78466*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78469*/       OPC_MoveParent,
/*78470*/       OPC_RecordChild3, // #2 = $row_mask
/*78471*/       OPC_MoveChild3,
/*78472*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78475*/       OPC_MoveParent,
/*78476*/       OPC_RecordChild4, // #3 = $bank_mask
/*78477*/       OPC_MoveChild4,
/*78478*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78481*/       OPC_MoveParent,
/*78482*/       OPC_RecordChild5, // #4 = $bound_ctrl
/*78483*/       OPC_MoveChild5,
/*78484*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78487*/       OPC_MoveParent,
/*78488*/       OPC_CheckType, MVT::i32,
/*78490*/       OPC_CheckPatternPredicate, 17, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*78492*/       OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*78495*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*78498*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78501*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78504*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_dpp), 0,
                    MVT::i32, 6/*#Ops*/, 0, 0, 5, 6, 7, 8, 
                // Src: (intrinsic_wo_chain:i32 511:iPTR, i32:i32:$src, (imm:i32):$dpp_ctrl, (imm:i32):$row_mask, (imm:i32):$bank_mask, (imm:i1):$bound_ctrl) - Complexity = 20
                // Dst: (V_MOV_B32_dpp:i32 ?:i32:$src, ?:i32:$src, (as_i32imm:i32 ?:i32:$dpp_ctrl), (as_i32imm:i32 ?:i32:$row_mask), (as_i32imm:i32 ?:i32:$bank_mask), (as_i1imm:i1 ?:i1:$bound_ctrl))
/*78516*/     /*Scope*/ 61, /*->78578*/
/*78517*/       OPC_CheckChild0Integer, 40|128,4/*552*/, 
/*78520*/       OPC_RecordChild1, // #0 = $old
/*78521*/       OPC_CheckChild1Type, MVT::i32,
/*78523*/       OPC_RecordChild2, // #1 = $src
/*78524*/       OPC_CheckChild2Type, MVT::i32,
/*78526*/       OPC_RecordChild3, // #2 = $dpp_ctrl
/*78527*/       OPC_MoveChild3,
/*78528*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78531*/       OPC_MoveParent,
/*78532*/       OPC_RecordChild4, // #3 = $row_mask
/*78533*/       OPC_MoveChild4,
/*78534*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78537*/       OPC_MoveParent,
/*78538*/       OPC_RecordChild5, // #4 = $bank_mask
/*78539*/       OPC_MoveChild5,
/*78540*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78543*/       OPC_MoveParent,
/*78544*/       OPC_RecordChild6, // #5 = $bound_ctrl
/*78545*/       OPC_MoveChild6,
/*78546*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78549*/       OPC_MoveParent,
/*78550*/       OPC_CheckType, MVT::i32,
/*78552*/       OPC_CheckPatternPredicate, 17, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*78554*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*78557*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78560*/       OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*78563*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78566*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_dpp), 0,
                    MVT::i32, 6/*#Ops*/, 0, 1, 6, 7, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 552:iPTR, i32:i32:$old, i32:i32:$src, (imm:i32):$dpp_ctrl, (imm:i32):$row_mask, (imm:i32):$bank_mask, (imm:i1):$bound_ctrl) - Complexity = 20
                // Dst: (V_MOV_B32_dpp:i32 ?:i32:$old, ?:i32:$src, (as_i32imm:i32 ?:i32:$dpp_ctrl), (as_i32imm:i32 ?:i32:$row_mask), (as_i32imm:i32 ?:i32:$bank_mask), (as_i1imm:i1 ?:i1:$bound_ctrl))
/*78578*/     /*Scope*/ 19, /*->78598*/
/*78579*/       OPC_CheckChild0Integer, 12|128,3/*396*/, 
/*78582*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*78583*/       OPC_RecordChild2, // #1 = $data0
/*78584*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*78586*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*78589*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_PERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 396:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_PERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*78598*/     /*Scope*/ 19, /*->78618*/
/*78599*/       OPC_CheckChild0Integer, 11|128,3/*395*/, 
/*78602*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*78603*/       OPC_RecordChild2, // #1 = $data0
/*78604*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*78606*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*78609*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_BPERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 395:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_BPERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*78618*/     /*Scope*/ 27, /*->78646*/
/*78619*/       OPC_CheckChild0Integer, 13|128,3/*397*/, 
/*78622*/       OPC_RecordChild1, // #0 = $src
/*78623*/       OPC_RecordChild2, // #1 = $offset16
/*78624*/       OPC_MoveChild2,
/*78625*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78628*/       OPC_MoveParent,
/*78629*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78631*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*78634*/       OPC_EmitInteger, MVT::i1, 0, 
/*78637*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SWIZZLE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 397:iPTR, i32:i32:$src, (imm:i32):$offset16) - Complexity = 11
                // Dst: (DS_SWIZZLE_B32:i32 ?:i32:$src, (as_i16imm:i16 ?:i32:$offset16), 0:i1)
/*78646*/     /*Scope*/ 13, /*->78660*/
/*78647*/       OPC_CheckChild0Integer, 8|128,4/*520*/, 
/*78650*/       OPC_RecordChild1, // #0 = $src0
/*78651*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78653*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READFIRSTLANE_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 520:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (V_READFIRSTLANE_B32:i32 i32:i32:$src0)
/*78660*/     /*Scope*/ 13, /*->78674*/
/*78661*/       OPC_CheckChild0Integer, 9|128,4/*521*/, 
/*78664*/       OPC_RecordChild1, // #0 = $src0
/*78665*/       OPC_RecordChild2, // #1 = $src1
/*78666*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READLANE_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 521:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = 8
                // Dst: (V_READLANE_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*78674*/     /*Scope*/ 19, /*->78694*/
/*78675*/       OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*78678*/       OPC_RecordChild1, // #0 = $src0
/*78679*/       OPC_RecordChild2, // #1 = $src1
/*78680*/       OPC_RecordChild3, // #2 = $src2
/*78681*/       OPC_EmitInteger, MVT::i1, 0, 
/*78684*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 542:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 8
                // Dst: (V_SAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, 0:i1)
/*78694*/     /*Scope*/ 19, /*->78714*/
/*78695*/       OPC_CheckChild0Integer, 28|128,4/*540*/, 
/*78698*/       OPC_RecordChild1, // #0 = $src0
/*78699*/       OPC_RecordChild2, // #1 = $src1
/*78700*/       OPC_RecordChild3, // #2 = $src2
/*78701*/       OPC_EmitInteger, MVT::i1, 0, 
/*78704*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_HI_U8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 540:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 8
                // Dst: (V_SAD_HI_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, 0:i1)
/*78714*/     /*Scope*/ 19, /*->78734*/
/*78715*/       OPC_CheckChild0Integer, 29|128,4/*541*/, 
/*78718*/       OPC_RecordChild1, // #0 = $src0
/*78719*/       OPC_RecordChild2, // #1 = $src1
/*78720*/       OPC_RecordChild3, // #2 = $src2
/*78721*/       OPC_EmitInteger, MVT::i1, 0, 
/*78724*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 541:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 8
                // Dst: (V_SAD_U16:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, 0:i1)
/*78734*/     /*Scope*/ 19, /*->78754*/
/*78735*/       OPC_CheckChild0Integer, 2|128,4/*514*/, 
/*78738*/       OPC_RecordChild1, // #0 = $src0
/*78739*/       OPC_RecordChild2, // #1 = $src1
/*78740*/       OPC_RecordChild3, // #2 = $src2
/*78741*/       OPC_EmitInteger, MVT::i1, 0, 
/*78744*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MSAD_U8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 514:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 8
                // Dst: (V_MSAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, 0:i1)
/*78754*/     /*Scope*/ 19, /*->78774*/
/*78755*/       OPC_CheckChild0Integer, 0|128,4/*512*/, 
/*78758*/       OPC_RecordChild1, // #0 = $src0
/*78759*/       OPC_RecordChild2, // #1 = $src1
/*78760*/       OPC_RecordChild3, // #2 = $src2
/*78761*/       OPC_EmitInteger, MVT::i1, 0, 
/*78764*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_PK_U16_U8), 0,
                    MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i64 512:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = 8
                // Dst: (V_MQSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2, 0:i1)
/*78774*/     /*Scope*/ 19, /*->78794*/
/*78775*/       OPC_CheckChild0Integer, 4|128,4/*516*/, 
/*78778*/       OPC_RecordChild1, // #0 = $src0
/*78779*/       OPC_RecordChild2, // #1 = $src1
/*78780*/       OPC_RecordChild3, // #2 = $src2
/*78781*/       OPC_EmitInteger, MVT::i1, 0, 
/*78784*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_QSAD_PK_U16_U8), 0,
                    MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i64 516:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = 8
                // Dst: (V_QSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2, 0:i1)
/*78794*/     /*Scope*/ 11, /*->78806*/
/*78795*/       OPC_CheckChild0Integer, 19|128,4/*531*/, 
/*78798*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78800*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETPC_B64), 0,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i64 531:iPTR) - Complexity = 8
                // Dst: (S_GETPC_B64:i64)
/*78806*/     /*Scope*/ 40, /*->78847*/
/*78807*/       OPC_CheckChild0Integer, 32|128,4/*544*/, 
/*78810*/       OPC_RecordChild1, // #0 = $src
/*78811*/       OPC_SwitchType /*2 cases */, 15, MVT::i32,// ->78829
/*78814*/         OPC_CheckChild1Type, MVT::i32,
/*78816*/         OPC_RecordChild2, // #1 = $inactive
/*78817*/         OPC_CheckChild2Type, MVT::i32,
/*78819*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78821*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SET_INACTIVE_B32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 544:iPTR, i32:i32:$src, i32:i32:$inactive) - Complexity = 8
                  // Dst: (V_SET_INACTIVE_B32:i32 i32:i32:$src, i32:i32:$inactive)
/*78829*/       /*SwitchType*/ 15, MVT::i64,// ->78846
/*78831*/         OPC_CheckChild1Type, MVT::i64,
/*78833*/         OPC_RecordChild2, // #1 = $inactive
/*78834*/         OPC_CheckChild2Type, MVT::i64,
/*78836*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78838*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SET_INACTIVE_B64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i64 544:iPTR, i64:i64:$src, i64:i64:$inactive) - Complexity = 8
                  // Dst: (V_SET_INACTIVE_B64:i64 i64:i64:$src, i64:i64:$inactive)
/*78846*/       0, // EndSwitchType
/*78847*/     /*Scope*/ 14, /*->78862*/
/*78848*/       OPC_CheckChild0Integer, 107|128,2/*363*/, 
/*78851*/       OPC_RecordChild1, // #0 = $src
/*78852*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78854*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_BREAK), 0,
                    MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i64 363:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64:i1 i64:i64:$src)
/*78862*/     /*Scope*/ 16, /*->78879*/
/*78863*/       OPC_CheckChild0Integer, 29|128,3/*413*/, 
/*78866*/       OPC_RecordChild1, // #0 = $vcc
/*78867*/       OPC_RecordChild2, // #1 = $src
/*78868*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78870*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 413:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64:i1 i1:i1:$vcc, i64:i64:$src)
/*78879*/     /*Scope*/ 16, /*->78896*/
/*78880*/       OPC_CheckChild0Integer, 15|128,3/*399*/, 
/*78883*/       OPC_RecordChild1, // #0 = $src0
/*78884*/       OPC_RecordChild2, // #1 = $src1
/*78885*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78887*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 399:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*78896*/     /*Scope*/ 11, /*->78908*/
/*78897*/       OPC_CheckChild0Integer, 3|128,4/*515*/, 
/*78900*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78902*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_PS_LIVE), 0,
                    MVT::i1, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i1 515:iPTR) - Complexity = 8
                // Dst: (SI_PS_LIVE:i1)
/*78908*/     /*Scope*/ 11, /*->78920*/
/*78909*/       OPC_CheckChild0Integer, 26|128,3/*410*/, 
/*78912*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78914*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GET_GROUPSTATICSIZE), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i32 410:iPTR) - Complexity = 8
                // Dst: (GET_GROUPSTATICSIZE:i32)
/*78920*/     /*Scope*/ 28, /*->78949*/
/*78921*/       OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*78924*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp
/*78925*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*78926*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*78927*/       OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*78930*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*78933*/       OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*78936*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PK_U8_F32), 0,
                    MVT::i32, 7/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 
                // Src: (intrinsic_wo_chain:i32 388:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:i32 i32:i32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CVT_PK_U8_F32:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i32:i32:$src2_modifiers, i32:i32:$src2, i1:i1:$clamp)
/*78949*/     /*Scope*/ 59, /*->79009*/
/*78950*/       OPC_CheckChild0Integer, 24|128,3/*408*/, 
/*78953*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*78954*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->78991
/*78957*/         OPC_Scope, 15, /*->78974*/ // 2 children in Scope
/*78959*/           OPC_CheckChild1Type, MVT::f64,
/*78961*/           OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*78964*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 408:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*78974*/         /*Scope*/ 15, /*->78990*/
/*78975*/           OPC_CheckChild1Type, MVT::f32,
/*78977*/           OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*78980*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 408:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*78990*/         0, /*End of Scope*/
/*78991*/       /*SwitchType*/ 15, MVT::i16,// ->79008
/*78993*/         OPC_CheckChild1Type, MVT::f16,
/*78995*/         OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*78998*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:i16 408:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_EXP_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*79008*/       0, // EndSwitchType
/*79009*/     /*Scope*/ 13, /*->79023*/
/*79010*/       OPC_CheckChild0Integer, 126|128,3/*510*/, 
/*79013*/       OPC_RecordChild1, // #0 = $src0
/*79014*/       OPC_RecordChild2, // #1 = $src1
/*79015*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 510:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_LO_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*79023*/     /*Scope*/ 13, /*->79037*/
/*79024*/       OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*79027*/       OPC_RecordChild1, // #0 = $src0
/*79028*/       OPC_RecordChild2, // #1 = $src1
/*79029*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 509:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*79037*/     /*Scope*/ 15, /*->79053*/
/*79038*/       OPC_CheckChild0Integer, 122|128,3/*506*/, 
/*79041*/       OPC_RecordChild1, // #0 = $src0
/*79042*/       OPC_RecordChild2, // #1 = $src1
/*79043*/       OPC_RecordChild3, // #2 = $src2
/*79044*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LERP_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 506:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_LERP_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*79053*/     /*Scope*/ 15, /*->79069*/
/*79054*/       OPC_CheckChild0Integer, 103|128,2/*359*/, 
/*79057*/       OPC_RecordChild1, // #0 = $src0
/*79058*/       OPC_RecordChild2, // #1 = $src1
/*79059*/       OPC_RecordChild3, // #2 = $src2
/*79060*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 359:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_ALIGNBIT_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*79069*/     /*Scope*/ 15, /*->79085*/
/*79070*/       OPC_CheckChild0Integer, 104|128,2/*360*/, 
/*79073*/       OPC_RecordChild1, // #0 = $src0
/*79074*/       OPC_RecordChild2, // #1 = $src1
/*79075*/       OPC_RecordChild3, // #2 = $src2
/*79076*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBYTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 360:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_ALIGNBYTE_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*79085*/     /*Scope*/ 29, /*->79115*/
/*79086*/       OPC_CheckChild0Integer, 0|128,3/*384*/, 
/*79089*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*79090*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*79091*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*79092*/       OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*79095*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*79098*/       OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*79101*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 384:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEID_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*79115*/     /*Scope*/ 29, /*->79145*/
/*79116*/       OPC_CheckChild0Integer, 2|128,3/*386*/, 
/*79119*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*79120*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*79121*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*79122*/       OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*79125*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*79128*/       OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*79131*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 386:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBESC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*79145*/     /*Scope*/ 29, /*->79175*/
/*79146*/       OPC_CheckChild0Integer, 3|128,3/*387*/, 
/*79149*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*79150*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*79151*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*79152*/       OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*79155*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*79158*/       OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*79161*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 387:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBETC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*79175*/     /*Scope*/ 29, /*->79205*/
/*79176*/       OPC_CheckChild0Integer, 1|128,3/*385*/, 
/*79179*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*79180*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*79181*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*79182*/       OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*79185*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*79188*/       OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*79191*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 385:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*79205*/     /*Scope*/ 57, /*->79263*/
/*79206*/       OPC_CheckChild0Integer, 25|128,3/*409*/, 
/*79209*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*79210*/       OPC_SwitchType /*3 cases */, 15, MVT::f64,// ->79228
/*79213*/         OPC_CheckChild1Type, MVT::f64,
/*79215*/         OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*79218*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f64 409:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*79228*/       /*SwitchType*/ 15, MVT::f32,// ->79245
/*79230*/         OPC_CheckChild1Type, MVT::f32,
/*79232*/         OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*79235*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f32 409:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*79245*/       /*SwitchType*/ 15, MVT::f16,// ->79262
/*79247*/         OPC_CheckChild1Type, MVT::f16,
/*79249*/         OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*79252*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f16 409:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*79262*/       0, // EndSwitchType
/*79263*/     /*Scope*/ 21, /*->79285*/
/*79264*/       OPC_CheckChild0Integer, 123|128,3/*507*/, 
/*79267*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*79268*/       OPC_CheckChild1Type, MVT::f32,
/*79270*/       OPC_CheckType, MVT::f32,
/*79272*/       OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*79275*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_CLAMP_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (intrinsic_wo_chain:f32 507:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                // Dst: (V_LOG_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*79285*/     /*Scope*/ 19, /*->79305*/
/*79286*/       OPC_CheckChild0Integer, 1|128,4/*513*/, 
/*79289*/       OPC_RecordChild1, // #0 = $src0
/*79290*/       OPC_RecordChild2, // #1 = $src1
/*79291*/       OPC_RecordChild3, // #2 = $src2
/*79292*/       OPC_EmitInteger, MVT::i1, 0, 
/*79295*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_U32_U8), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 513:iPTR, i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2) - Complexity = 8
                // Dst: (V_MQSAD_U32_U8:v4i32 i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2, 0:i1)
/*79305*/     /*Scope*/ 26, /*->79332*/
/*79306*/       OPC_CheckChild0Integer, 34|128,34/*4386*/, 
/*79309*/       OPC_RecordChild1, // #0 = $src0
/*79310*/       OPC_Scope, 9, /*->79321*/ // 2 children in Scope
/*79312*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*79314*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4386:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*79321*/       /*Scope*/ 9, /*->79331*/
/*79322*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*79324*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4386:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*79331*/       0, /*End of Scope*/
/*79332*/     0, /*End of Scope*/
/*79333*/   /*SwitchOpcode*/ 85|128,2/*341*/, TARGET_VAL(ISD::SHL),// ->79678
/*79337*/     OPC_Scope, 41, /*->79380*/ // 2 children in Scope
/*79339*/       OPC_MoveChild0,
/*79340*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*79343*/       OPC_MoveChild0,
/*79344*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*79347*/       OPC_CheckChild0Integer, 1, 
/*79349*/       OPC_RecordChild1, // #0 = $a
/*79350*/       OPC_CheckChild1Type, MVT::i32,
/*79352*/       OPC_MoveParent,
/*79353*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79364*/       OPC_MoveParent,
/*79365*/       OPC_RecordChild1, // #1 = $b
/*79366*/       OPC_CheckChild1Type, MVT::i32,
/*79368*/       OPC_CheckType, MVT::i32,
/*79370*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79372*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*79380*/     /*Scope*/ 39|128,2/*295*/, /*->79677*/
/*79382*/       OPC_RecordChild0, // #0 = $src0
/*79383*/       OPC_RecordChild1, // #1 = $src1
/*79384*/       OPC_Scope, 108|128,1/*236*/, /*->79623*/ // 3 children in Scope
/*79387*/         OPC_CheckChild1Type, MVT::i32,
/*79389*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->79609
/*79393*/           OPC_Scope, 11, /*->79406*/ // 3 children in Scope
/*79395*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79397*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHL_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*79406*/           /*Scope*/ 100, /*->79507*/
/*79407*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*79409*/             OPC_EmitInteger, MVT::i32, 0, 
/*79412*/             OPC_EmitInteger, MVT::i32, 0, 
/*79415*/             OPC_EmitInteger, MVT::i32, 1, 
/*79418*/             OPC_EmitInteger, MVT::i32, 0, 
/*79421*/             OPC_EmitInteger, MVT::i32, 0, 
/*79424*/             OPC_EmitInteger, MVT::i32, 0, 
/*79427*/             OPC_EmitInteger, MVT::i32, 0, 
/*79430*/             OPC_EmitInteger, MVT::i32, 0, 
/*79433*/             OPC_EmitInteger, MVT::i32, 0, 
/*79436*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79448*/             OPC_EmitInteger, MVT::i32, 0, 
/*79451*/             OPC_EmitInteger, MVT::i32, 0, 
/*79454*/             OPC_EmitInteger, MVT::i32, 0, 
/*79457*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79469*/             OPC_EmitInteger, MVT::i32, 1, 
/*79472*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79475*/             OPC_EmitInteger, MVT::i32, 0, 
/*79478*/             OPC_EmitInteger, MVT::i32, 0, 
/*79481*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*79507*/           /*Scope*/ 100, /*->79608*/
/*79508*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*79510*/             OPC_EmitInteger, MVT::i32, 0, 
/*79513*/             OPC_EmitInteger, MVT::i32, 0, 
/*79516*/             OPC_EmitInteger, MVT::i32, 1, 
/*79519*/             OPC_EmitInteger, MVT::i32, 0, 
/*79522*/             OPC_EmitInteger, MVT::i32, 0, 
/*79525*/             OPC_EmitInteger, MVT::i32, 0, 
/*79528*/             OPC_EmitInteger, MVT::i32, 0, 
/*79531*/             OPC_EmitInteger, MVT::i32, 0, 
/*79534*/             OPC_EmitInteger, MVT::i32, 0, 
/*79537*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79549*/             OPC_EmitInteger, MVT::i32, 0, 
/*79552*/             OPC_EmitInteger, MVT::i32, 0, 
/*79555*/             OPC_EmitInteger, MVT::i32, 0, 
/*79558*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79570*/             OPC_EmitInteger, MVT::i32, 1, 
/*79573*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79576*/             OPC_EmitInteger, MVT::i32, 0, 
/*79579*/             OPC_EmitInteger, MVT::i32, 0, 
/*79582*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*79608*/           0, /*End of Scope*/
/*79609*/         /*SwitchType*/ 11, MVT::i64,// ->79622
/*79611*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79613*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*79622*/         0, // EndSwitchType
/*79623*/       /*Scope*/ 14, /*->79638*/
/*79624*/         OPC_CheckChild1Type, MVT::i16,
/*79626*/         OPC_CheckType, MVT::i16,
/*79628*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*79630*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (shl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*79638*/       /*Scope*/ 37, /*->79676*/
/*79639*/         OPC_CheckChild1Type, MVT::v2i16,
/*79641*/         OPC_CheckType, MVT::v2i16,
/*79643*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*79646*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*79649*/         OPC_EmitInteger, MVT::i32, 0, 
/*79652*/         OPC_EmitInteger, MVT::i32, 0, 
/*79655*/         OPC_EmitInteger, MVT::i32, 0, 
/*79658*/         OPC_EmitInteger, MVT::i32, 0, 
/*79661*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHLREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (shl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHLREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*79676*/       0, /*End of Scope*/
/*79677*/     0, /*End of Scope*/
/*79678*/   /*SwitchOpcode*/ 112|128,39/*5104*/, TARGET_VAL(ISD::OR),// ->84786
/*79682*/     OPC_Scope, 75|128,38/*4939*/, /*->84624*/ // 2 children in Scope
/*79685*/       OPC_MoveChild0,
/*79686*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*79689*/       OPC_Scope, 57|128,2/*313*/, /*->80005*/ // 8 children in Scope
/*79692*/         OPC_RecordChild0, // #0 = $y
/*79693*/         OPC_Scope, 119|128,1/*247*/, /*->79943*/ // 2 children in Scope
/*79696*/           OPC_RecordChild1, // #1 = $x
/*79697*/           OPC_MoveParent,
/*79698*/           OPC_MoveChild1,
/*79699*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*79702*/           OPC_Scope, 7|128,1/*135*/, /*->79840*/ // 4 children in Scope
/*79705*/             OPC_RecordChild0, // #2 = $z
/*79706*/             OPC_MoveChild1,
/*79707*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*79710*/             OPC_CheckChild0Same, 1,
/*79712*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79723*/             OPC_MoveParent,
/*79724*/             OPC_MoveParent,
/*79725*/             OPC_CheckType, MVT::i32,
/*79727*/             OPC_Scope, 98, /*->79827*/ // 2 children in Scope
/*79729*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*79731*/               OPC_EmitInteger, MVT::i32, 0, 
/*79734*/               OPC_EmitInteger, MVT::i32, 0, 
/*79737*/               OPC_EmitInteger, MVT::i32, 0, 
/*79740*/               OPC_EmitInteger, MVT::i32, 0, 
/*79743*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79755*/               OPC_EmitInteger, MVT::i32, 0, 
/*79758*/               OPC_EmitInteger, MVT::i32, 0, 
/*79761*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79773*/               OPC_EmitInteger, MVT::i32, 0, 
/*79776*/               OPC_EmitInteger, MVT::i32, 0, 
/*79779*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79791*/               OPC_EmitInteger, MVT::i32, 1, 
/*79794*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79797*/               OPC_EmitInteger, MVT::i32, 0, 
/*79800*/               OPC_EmitInteger, MVT::i32, 0, 
/*79803*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*79827*/             /*Scope*/ 11, /*->79839*/
/*79828*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79830*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*79839*/             0, /*End of Scope*/
/*79840*/           /*Scope*/ 33, /*->79874*/
/*79841*/             OPC_MoveChild0,
/*79842*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*79845*/             OPC_CheckChild0Same, 1,
/*79847*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79858*/             OPC_MoveParent,
/*79859*/             OPC_RecordChild1, // #2 = $z
/*79860*/             OPC_MoveParent,
/*79861*/             OPC_CheckType, MVT::i32,
/*79863*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79865*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*79874*/           /*Scope*/ 33, /*->79908*/
/*79875*/             OPC_RecordChild0, // #2 = $z
/*79876*/             OPC_MoveChild1,
/*79877*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*79880*/             OPC_CheckChild0Same, 0,
/*79882*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79893*/             OPC_MoveParent,
/*79894*/             OPC_MoveParent,
/*79895*/             OPC_CheckType, MVT::i32,
/*79897*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79899*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*79908*/           /*Scope*/ 33, /*->79942*/
/*79909*/             OPC_MoveChild0,
/*79910*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*79913*/             OPC_CheckChild0Same, 0,
/*79915*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79926*/             OPC_MoveParent,
/*79927*/             OPC_RecordChild1, // #2 = $z
/*79928*/             OPC_MoveParent,
/*79929*/             OPC_CheckType, MVT::i32,
/*79931*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79933*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*79942*/           0, /*End of Scope*/
/*79943*/         /*Scope*/ 60, /*->80004*/
/*79944*/           OPC_MoveChild1,
/*79945*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*79948*/           OPC_RecordChild0, // #1 = $x
/*79949*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79960*/           OPC_MoveParent,
/*79961*/           OPC_MoveParent,
/*79962*/           OPC_MoveChild1,
/*79963*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*79966*/           OPC_Scope, 17, /*->79985*/ // 2 children in Scope
/*79968*/             OPC_RecordChild0, // #2 = $y
/*79969*/             OPC_CheckChild1Same, 1,
/*79971*/             OPC_MoveParent,
/*79972*/             OPC_CheckType, MVT::i32,
/*79974*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79976*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*79985*/           /*Scope*/ 17, /*->80003*/
/*79986*/             OPC_CheckChild0Same, 1,
/*79988*/             OPC_RecordChild1, // #2 = $y
/*79989*/             OPC_MoveParent,
/*79990*/             OPC_CheckType, MVT::i32,
/*79992*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79994*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80003*/           0, /*End of Scope*/
/*80004*/         0, /*End of Scope*/
/*80005*/       /*Scope*/ 61, /*->80067*/
/*80006*/         OPC_MoveChild0,
/*80007*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*80010*/         OPC_RecordChild0, // #0 = $x
/*80011*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80022*/         OPC_MoveParent,
/*80023*/         OPC_RecordChild1, // #1 = $z
/*80024*/         OPC_MoveParent,
/*80025*/         OPC_MoveChild1,
/*80026*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*80029*/         OPC_Scope, 17, /*->80048*/ // 2 children in Scope
/*80031*/           OPC_RecordChild0, // #2 = $y
/*80032*/           OPC_CheckChild1Same, 0,
/*80034*/           OPC_MoveParent,
/*80035*/           OPC_CheckType, MVT::i32,
/*80037*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80048*/         /*Scope*/ 17, /*->80066*/
/*80049*/           OPC_CheckChild0Same, 0,
/*80051*/           OPC_RecordChild1, // #2 = $y
/*80052*/           OPC_MoveParent,
/*80053*/           OPC_CheckType, MVT::i32,
/*80055*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80057*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80066*/         0, /*End of Scope*/
/*80067*/       /*Scope*/ 100|128,4/*612*/, /*->80681*/
/*80069*/         OPC_RecordChild0, // #0 = $y
/*80070*/         OPC_Scope, 115|128,2/*371*/, /*->80444*/ // 2 children in Scope
/*80073*/           OPC_RecordChild1, // #1 = $x
/*80074*/           OPC_MoveParent,
/*80075*/           OPC_MoveChild1,
/*80076*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*80079*/           OPC_Scope, 120, /*->80201*/ // 3 children in Scope
/*80081*/             OPC_MoveChild0,
/*80082*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*80085*/             OPC_CheckChild0Same, 1,
/*80087*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80098*/             OPC_MoveParent,
/*80099*/             OPC_RecordChild1, // #2 = $z
/*80100*/             OPC_MoveParent,
/*80101*/             OPC_CheckType, MVT::i32,
/*80103*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80105*/             OPC_EmitInteger, MVT::i32, 0, 
/*80108*/             OPC_EmitInteger, MVT::i32, 0, 
/*80111*/             OPC_EmitInteger, MVT::i32, 0, 
/*80114*/             OPC_EmitInteger, MVT::i32, 0, 
/*80117*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80129*/             OPC_EmitInteger, MVT::i32, 0, 
/*80132*/             OPC_EmitInteger, MVT::i32, 0, 
/*80135*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80147*/             OPC_EmitInteger, MVT::i32, 0, 
/*80150*/             OPC_EmitInteger, MVT::i32, 0, 
/*80153*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80165*/             OPC_EmitInteger, MVT::i32, 1, 
/*80168*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80171*/             OPC_EmitInteger, MVT::i32, 0, 
/*80174*/             OPC_EmitInteger, MVT::i32, 0, 
/*80177*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80201*/           /*Scope*/ 120, /*->80322*/
/*80202*/             OPC_RecordChild0, // #2 = $z
/*80203*/             OPC_MoveChild1,
/*80204*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*80207*/             OPC_CheckChild0Same, 0,
/*80209*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80220*/             OPC_MoveParent,
/*80221*/             OPC_MoveParent,
/*80222*/             OPC_CheckType, MVT::i32,
/*80224*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80226*/             OPC_EmitInteger, MVT::i32, 0, 
/*80229*/             OPC_EmitInteger, MVT::i32, 0, 
/*80232*/             OPC_EmitInteger, MVT::i32, 0, 
/*80235*/             OPC_EmitInteger, MVT::i32, 0, 
/*80238*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80250*/             OPC_EmitInteger, MVT::i32, 0, 
/*80253*/             OPC_EmitInteger, MVT::i32, 0, 
/*80256*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80268*/             OPC_EmitInteger, MVT::i32, 0, 
/*80271*/             OPC_EmitInteger, MVT::i32, 0, 
/*80274*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80286*/             OPC_EmitInteger, MVT::i32, 1, 
/*80289*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80292*/             OPC_EmitInteger, MVT::i32, 0, 
/*80295*/             OPC_EmitInteger, MVT::i32, 0, 
/*80298*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80322*/           /*Scope*/ 120, /*->80443*/
/*80323*/             OPC_MoveChild0,
/*80324*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*80327*/             OPC_CheckChild0Same, 0,
/*80329*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80340*/             OPC_MoveParent,
/*80341*/             OPC_RecordChild1, // #2 = $z
/*80342*/             OPC_MoveParent,
/*80343*/             OPC_CheckType, MVT::i32,
/*80345*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80347*/             OPC_EmitInteger, MVT::i32, 0, 
/*80350*/             OPC_EmitInteger, MVT::i32, 0, 
/*80353*/             OPC_EmitInteger, MVT::i32, 0, 
/*80356*/             OPC_EmitInteger, MVT::i32, 0, 
/*80359*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80371*/             OPC_EmitInteger, MVT::i32, 0, 
/*80374*/             OPC_EmitInteger, MVT::i32, 0, 
/*80377*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80389*/             OPC_EmitInteger, MVT::i32, 0, 
/*80392*/             OPC_EmitInteger, MVT::i32, 0, 
/*80395*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80407*/             OPC_EmitInteger, MVT::i32, 1, 
/*80410*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80413*/             OPC_EmitInteger, MVT::i32, 0, 
/*80416*/             OPC_EmitInteger, MVT::i32, 0, 
/*80419*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80443*/           0, /*End of Scope*/
/*80444*/         /*Scope*/ 106|128,1/*234*/, /*->80680*/
/*80446*/           OPC_MoveChild1,
/*80447*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*80450*/           OPC_RecordChild0, // #1 = $x
/*80451*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80462*/           OPC_MoveParent,
/*80463*/           OPC_MoveParent,
/*80464*/           OPC_MoveChild1,
/*80465*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*80468*/           OPC_Scope, 104, /*->80574*/ // 2 children in Scope
/*80470*/             OPC_RecordChild0, // #2 = $y
/*80471*/             OPC_CheckChild1Same, 1,
/*80473*/             OPC_MoveParent,
/*80474*/             OPC_CheckType, MVT::i32,
/*80476*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80478*/             OPC_EmitInteger, MVT::i32, 0, 
/*80481*/             OPC_EmitInteger, MVT::i32, 0, 
/*80484*/             OPC_EmitInteger, MVT::i32, 0, 
/*80487*/             OPC_EmitInteger, MVT::i32, 0, 
/*80490*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80502*/             OPC_EmitInteger, MVT::i32, 0, 
/*80505*/             OPC_EmitInteger, MVT::i32, 0, 
/*80508*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80520*/             OPC_EmitInteger, MVT::i32, 0, 
/*80523*/             OPC_EmitInteger, MVT::i32, 0, 
/*80526*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80538*/             OPC_EmitInteger, MVT::i32, 1, 
/*80541*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80544*/             OPC_EmitInteger, MVT::i32, 0, 
/*80547*/             OPC_EmitInteger, MVT::i32, 0, 
/*80550*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80574*/           /*Scope*/ 104, /*->80679*/
/*80575*/             OPC_CheckChild0Same, 1,
/*80577*/             OPC_RecordChild1, // #2 = $y
/*80578*/             OPC_MoveParent,
/*80579*/             OPC_CheckType, MVT::i32,
/*80581*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80583*/             OPC_EmitInteger, MVT::i32, 0, 
/*80586*/             OPC_EmitInteger, MVT::i32, 0, 
/*80589*/             OPC_EmitInteger, MVT::i32, 0, 
/*80592*/             OPC_EmitInteger, MVT::i32, 0, 
/*80595*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80607*/             OPC_EmitInteger, MVT::i32, 0, 
/*80610*/             OPC_EmitInteger, MVT::i32, 0, 
/*80613*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80625*/             OPC_EmitInteger, MVT::i32, 0, 
/*80628*/             OPC_EmitInteger, MVT::i32, 0, 
/*80631*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80643*/             OPC_EmitInteger, MVT::i32, 1, 
/*80646*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80649*/             OPC_EmitInteger, MVT::i32, 0, 
/*80652*/             OPC_EmitInteger, MVT::i32, 0, 
/*80655*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80679*/           0, /*End of Scope*/
/*80680*/         0, /*End of Scope*/
/*80681*/       /*Scope*/ 107|128,1/*235*/, /*->80918*/
/*80683*/         OPC_MoveChild0,
/*80684*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*80687*/         OPC_RecordChild0, // #0 = $x
/*80688*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80699*/         OPC_MoveParent,
/*80700*/         OPC_RecordChild1, // #1 = $z
/*80701*/         OPC_MoveParent,
/*80702*/         OPC_MoveChild1,
/*80703*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*80706*/         OPC_Scope, 104, /*->80812*/ // 2 children in Scope
/*80708*/           OPC_RecordChild0, // #2 = $y
/*80709*/           OPC_CheckChild1Same, 0,
/*80711*/           OPC_MoveParent,
/*80712*/           OPC_CheckType, MVT::i32,
/*80714*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80716*/           OPC_EmitInteger, MVT::i32, 0, 
/*80719*/           OPC_EmitInteger, MVT::i32, 0, 
/*80722*/           OPC_EmitInteger, MVT::i32, 0, 
/*80725*/           OPC_EmitInteger, MVT::i32, 0, 
/*80728*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80740*/           OPC_EmitInteger, MVT::i32, 0, 
/*80743*/           OPC_EmitInteger, MVT::i32, 0, 
/*80746*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80758*/           OPC_EmitInteger, MVT::i32, 0, 
/*80761*/           OPC_EmitInteger, MVT::i32, 0, 
/*80764*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80776*/           OPC_EmitInteger, MVT::i32, 1, 
/*80779*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80782*/           OPC_EmitInteger, MVT::i32, 0, 
/*80785*/           OPC_EmitInteger, MVT::i32, 0, 
/*80788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80812*/         /*Scope*/ 104, /*->80917*/
/*80813*/           OPC_CheckChild0Same, 0,
/*80815*/           OPC_RecordChild1, // #2 = $y
/*80816*/           OPC_MoveParent,
/*80817*/           OPC_CheckType, MVT::i32,
/*80819*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80821*/           OPC_EmitInteger, MVT::i32, 0, 
/*80824*/           OPC_EmitInteger, MVT::i32, 0, 
/*80827*/           OPC_EmitInteger, MVT::i32, 0, 
/*80830*/           OPC_EmitInteger, MVT::i32, 0, 
/*80833*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80845*/           OPC_EmitInteger, MVT::i32, 0, 
/*80848*/           OPC_EmitInteger, MVT::i32, 0, 
/*80851*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80863*/           OPC_EmitInteger, MVT::i32, 0, 
/*80866*/           OPC_EmitInteger, MVT::i32, 0, 
/*80869*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80881*/           OPC_EmitInteger, MVT::i32, 1, 
/*80884*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80887*/           OPC_EmitInteger, MVT::i32, 0, 
/*80890*/           OPC_EmitInteger, MVT::i32, 0, 
/*80893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*80917*/         0, /*End of Scope*/
/*80918*/       /*Scope*/ 79|128,4/*591*/, /*->81511*/
/*80920*/         OPC_RecordChild0, // #0 = $x
/*80921*/         OPC_Scope, 85|128,3/*469*/, /*->81393*/ // 2 children in Scope
/*80924*/           OPC_RecordChild1, // #1 = $z
/*80925*/           OPC_MoveParent,
/*80926*/           OPC_MoveChild1,
/*80927*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*80930*/           OPC_Scope, 9|128,2/*265*/, /*->81198*/ // 4 children in Scope
/*80933*/             OPC_RecordChild0, // #2 = $y
/*80934*/             OPC_MoveChild1,
/*80935*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*80938*/             OPC_Scope, 100|128,1/*228*/, /*->81169*/ // 2 children in Scope
/*80941*/               OPC_CheckChild0Same, 0,
/*80943*/               OPC_CheckChild1Same, 1,
/*80945*/               OPC_MoveParent,
/*80946*/               OPC_MoveParent,
/*80947*/               OPC_CheckType, MVT::i32,
/*80949*/               OPC_Scope, 68|128,1/*196*/, /*->81148*/ // 2 children in Scope
/*80952*/                 OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80954*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80957*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80960*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80963*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80966*/                 OPC_EmitInteger, MVT::i32, 1, 
/*80969*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80972*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80975*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80978*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80981*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80984*/                 OPC_EmitInteger, MVT::i32, 0, 
/*80987*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80999*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81002*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81005*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81008*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81020*/                 OPC_EmitInteger, MVT::i32, 1, 
/*81023*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81026*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81029*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81032*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*81058*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81061*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81064*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81076*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81079*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81082*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81094*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81097*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81100*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81112*/                 OPC_EmitInteger, MVT::i32, 1, 
/*81115*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81118*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81121*/                 OPC_EmitInteger, MVT::i32, 0, 
/*81124*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81148*/               /*Scope*/ 19, /*->81168*/
/*81149*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81151*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*81159*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81168*/               0, /*End of Scope*/
/*81169*/             /*Scope*/ 27, /*->81197*/
/*81170*/               OPC_CheckChild0Same, 1,
/*81172*/               OPC_CheckChild1Same, 0,
/*81174*/               OPC_MoveParent,
/*81175*/               OPC_MoveParent,
/*81176*/               OPC_CheckType, MVT::i32,
/*81178*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81180*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*81188*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81197*/             0, /*End of Scope*/
/*81198*/           /*Scope*/ 64, /*->81263*/
/*81199*/             OPC_MoveChild0,
/*81200*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*81203*/             OPC_Scope, 28, /*->81233*/ // 2 children in Scope
/*81205*/               OPC_CheckChild0Same, 0,
/*81207*/               OPC_CheckChild1Same, 1,
/*81209*/               OPC_MoveParent,
/*81210*/               OPC_RecordChild1, // #2 = $y
/*81211*/               OPC_MoveParent,
/*81212*/               OPC_CheckType, MVT::i32,
/*81214*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81216*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*81224*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81233*/             /*Scope*/ 28, /*->81262*/
/*81234*/               OPC_CheckChild0Same, 1,
/*81236*/               OPC_CheckChild1Same, 0,
/*81238*/               OPC_MoveParent,
/*81239*/               OPC_RecordChild1, // #2 = $y
/*81240*/               OPC_MoveParent,
/*81241*/               OPC_CheckType, MVT::i32,
/*81243*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81245*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*81253*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81262*/             0, /*End of Scope*/
/*81263*/           /*Scope*/ 63, /*->81327*/
/*81264*/             OPC_RecordChild0, // #2 = $y
/*81265*/             OPC_MoveChild1,
/*81266*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*81269*/             OPC_Scope, 27, /*->81298*/ // 2 children in Scope
/*81271*/               OPC_CheckChild0Same, 1,
/*81273*/               OPC_CheckChild1Same, 0,
/*81275*/               OPC_MoveParent,
/*81276*/               OPC_MoveParent,
/*81277*/               OPC_CheckType, MVT::i32,
/*81279*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81281*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*81289*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81298*/             /*Scope*/ 27, /*->81326*/
/*81299*/               OPC_CheckChild0Same, 0,
/*81301*/               OPC_CheckChild1Same, 1,
/*81303*/               OPC_MoveParent,
/*81304*/               OPC_MoveParent,
/*81305*/               OPC_CheckType, MVT::i32,
/*81307*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81309*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*81317*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81326*/             0, /*End of Scope*/
/*81327*/           /*Scope*/ 64, /*->81392*/
/*81328*/             OPC_MoveChild0,
/*81329*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*81332*/             OPC_Scope, 28, /*->81362*/ // 2 children in Scope
/*81334*/               OPC_CheckChild0Same, 1,
/*81336*/               OPC_CheckChild1Same, 0,
/*81338*/               OPC_MoveParent,
/*81339*/               OPC_RecordChild1, // #2 = $y
/*81340*/               OPC_MoveParent,
/*81341*/               OPC_CheckType, MVT::i32,
/*81343*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81345*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*81353*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81362*/             /*Scope*/ 28, /*->81391*/
/*81363*/               OPC_CheckChild0Same, 0,
/*81365*/               OPC_CheckChild1Same, 1,
/*81367*/               OPC_MoveParent,
/*81368*/               OPC_RecordChild1, // #2 = $y
/*81369*/               OPC_MoveParent,
/*81370*/               OPC_CheckType, MVT::i32,
/*81372*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81374*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*81382*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81391*/             0, /*End of Scope*/
/*81392*/           0, /*End of Scope*/
/*81393*/         /*Scope*/ 116, /*->81510*/
/*81394*/           OPC_MoveChild1,
/*81395*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*81398*/           OPC_RecordChild0, // #1 = $x
/*81399*/           OPC_RecordChild1, // #2 = $z
/*81400*/           OPC_MoveParent,
/*81401*/           OPC_MoveParent,
/*81402*/           OPC_MoveChild1,
/*81403*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*81406*/           OPC_Scope, 26, /*->81434*/ // 3 children in Scope
/*81408*/             OPC_CheckChild0Same, 1,
/*81410*/             OPC_CheckChild1Same, 2,
/*81412*/             OPC_MoveParent,
/*81413*/             OPC_CheckType, MVT::i32,
/*81415*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81417*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*81425*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81434*/           /*Scope*/ 47, /*->81482*/
/*81435*/             OPC_CheckChild0Same, 2,
/*81437*/             OPC_CheckChild1Same, 1,
/*81439*/             OPC_MoveParent,
/*81440*/             OPC_CheckType, MVT::i32,
/*81442*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81444*/             OPC_Scope, 17, /*->81463*/ // 2 children in Scope
/*81446*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*81454*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81463*/             /*Scope*/ 17, /*->81481*/
/*81464*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*81472*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81481*/             0, /*End of Scope*/
/*81482*/           /*Scope*/ 26, /*->81509*/
/*81483*/             OPC_CheckChild0Same, 1,
/*81485*/             OPC_CheckChild1Same, 2,
/*81487*/             OPC_MoveParent,
/*81488*/             OPC_CheckType, MVT::i32,
/*81490*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81492*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*81500*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81509*/           0, /*End of Scope*/
/*81510*/         0, /*End of Scope*/
/*81511*/       /*Scope*/ 117, /*->81629*/
/*81512*/         OPC_MoveChild0,
/*81513*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*81516*/         OPC_RecordChild0, // #0 = $x
/*81517*/         OPC_RecordChild1, // #1 = $z
/*81518*/         OPC_MoveParent,
/*81519*/         OPC_RecordChild1, // #2 = $y
/*81520*/         OPC_MoveParent,
/*81521*/         OPC_MoveChild1,
/*81522*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*81525*/         OPC_Scope, 26, /*->81553*/ // 3 children in Scope
/*81527*/           OPC_CheckChild0Same, 0,
/*81529*/           OPC_CheckChild1Same, 1,
/*81531*/           OPC_MoveParent,
/*81532*/           OPC_CheckType, MVT::i32,
/*81534*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81536*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*81544*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81553*/         /*Scope*/ 47, /*->81601*/
/*81554*/           OPC_CheckChild0Same, 1,
/*81556*/           OPC_CheckChild1Same, 0,
/*81558*/           OPC_MoveParent,
/*81559*/           OPC_CheckType, MVT::i32,
/*81561*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81563*/           OPC_Scope, 17, /*->81582*/ // 2 children in Scope
/*81565*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*81573*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81582*/           /*Scope*/ 17, /*->81600*/
/*81583*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*81591*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81600*/           0, /*End of Scope*/
/*81601*/         /*Scope*/ 26, /*->81628*/
/*81602*/           OPC_CheckChild0Same, 0,
/*81604*/           OPC_CheckChild1Same, 1,
/*81606*/           OPC_MoveParent,
/*81607*/           OPC_CheckType, MVT::i32,
/*81609*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81611*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*81619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81628*/         0, /*End of Scope*/
/*81629*/       /*Scope*/ 64|128,17/*2240*/, /*->83871*/
/*81631*/         OPC_RecordChild0, // #0 = $x
/*81632*/         OPC_Scope, 76|128,11/*1484*/, /*->83119*/ // 2 children in Scope
/*81635*/           OPC_RecordChild1, // #1 = $z
/*81636*/           OPC_MoveParent,
/*81637*/           OPC_MoveChild1,
/*81638*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*81641*/           OPC_Scope, 81|128,1/*209*/, /*->81853*/ // 4 children in Scope
/*81644*/             OPC_RecordChild0, // #2 = $y
/*81645*/             OPC_MoveChild1,
/*81646*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*81649*/             OPC_CheckChild0Same, 1,
/*81651*/             OPC_CheckChild1Same, 0,
/*81653*/             OPC_MoveParent,
/*81654*/             OPC_MoveParent,
/*81655*/             OPC_CheckType, MVT::i32,
/*81657*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*81659*/             OPC_EmitInteger, MVT::i32, 0, 
/*81662*/             OPC_EmitInteger, MVT::i32, 0, 
/*81665*/             OPC_EmitInteger, MVT::i32, 0, 
/*81668*/             OPC_EmitInteger, MVT::i32, 0, 
/*81671*/             OPC_EmitInteger, MVT::i32, 1, 
/*81674*/             OPC_EmitInteger, MVT::i32, 0, 
/*81677*/             OPC_EmitInteger, MVT::i32, 0, 
/*81680*/             OPC_EmitInteger, MVT::i32, 0, 
/*81683*/             OPC_EmitInteger, MVT::i32, 0, 
/*81686*/             OPC_EmitInteger, MVT::i32, 0, 
/*81689*/             OPC_EmitInteger, MVT::i32, 0, 
/*81692*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81704*/             OPC_EmitInteger, MVT::i32, 0, 
/*81707*/             OPC_EmitInteger, MVT::i32, 0, 
/*81710*/             OPC_EmitInteger, MVT::i32, 0, 
/*81713*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81725*/             OPC_EmitInteger, MVT::i32, 1, 
/*81728*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81731*/             OPC_EmitInteger, MVT::i32, 0, 
/*81734*/             OPC_EmitInteger, MVT::i32, 0, 
/*81737*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*81763*/             OPC_EmitInteger, MVT::i32, 0, 
/*81766*/             OPC_EmitInteger, MVT::i32, 0, 
/*81769*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81781*/             OPC_EmitInteger, MVT::i32, 0, 
/*81784*/             OPC_EmitInteger, MVT::i32, 0, 
/*81787*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81799*/             OPC_EmitInteger, MVT::i32, 0, 
/*81802*/             OPC_EmitInteger, MVT::i32, 0, 
/*81805*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81817*/             OPC_EmitInteger, MVT::i32, 1, 
/*81820*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81823*/             OPC_EmitInteger, MVT::i32, 0, 
/*81826*/             OPC_EmitInteger, MVT::i32, 0, 
/*81829*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81853*/           /*Scope*/ 36|128,3/*420*/, /*->82275*/
/*81855*/             OPC_MoveChild0,
/*81856*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*81859*/             OPC_Scope, 77|128,1/*205*/, /*->82067*/ // 2 children in Scope
/*81862*/               OPC_CheckChild0Same, 0,
/*81864*/               OPC_CheckChild1Same, 1,
/*81866*/               OPC_MoveParent,
/*81867*/               OPC_RecordChild1, // #2 = $y
/*81868*/               OPC_MoveParent,
/*81869*/               OPC_CheckType, MVT::i32,
/*81871*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*81873*/               OPC_EmitInteger, MVT::i32, 0, 
/*81876*/               OPC_EmitInteger, MVT::i32, 0, 
/*81879*/               OPC_EmitInteger, MVT::i32, 0, 
/*81882*/               OPC_EmitInteger, MVT::i32, 0, 
/*81885*/               OPC_EmitInteger, MVT::i32, 1, 
/*81888*/               OPC_EmitInteger, MVT::i32, 0, 
/*81891*/               OPC_EmitInteger, MVT::i32, 0, 
/*81894*/               OPC_EmitInteger, MVT::i32, 0, 
/*81897*/               OPC_EmitInteger, MVT::i32, 0, 
/*81900*/               OPC_EmitInteger, MVT::i32, 0, 
/*81903*/               OPC_EmitInteger, MVT::i32, 0, 
/*81906*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81918*/               OPC_EmitInteger, MVT::i32, 0, 
/*81921*/               OPC_EmitInteger, MVT::i32, 0, 
/*81924*/               OPC_EmitInteger, MVT::i32, 0, 
/*81927*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81939*/               OPC_EmitInteger, MVT::i32, 1, 
/*81942*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81945*/               OPC_EmitInteger, MVT::i32, 0, 
/*81948*/               OPC_EmitInteger, MVT::i32, 0, 
/*81951*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*81977*/               OPC_EmitInteger, MVT::i32, 0, 
/*81980*/               OPC_EmitInteger, MVT::i32, 0, 
/*81983*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81995*/               OPC_EmitInteger, MVT::i32, 0, 
/*81998*/               OPC_EmitInteger, MVT::i32, 0, 
/*82001*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82013*/               OPC_EmitInteger, MVT::i32, 0, 
/*82016*/               OPC_EmitInteger, MVT::i32, 0, 
/*82019*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82031*/               OPC_EmitInteger, MVT::i32, 1, 
/*82034*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82037*/               OPC_EmitInteger, MVT::i32, 0, 
/*82040*/               OPC_EmitInteger, MVT::i32, 0, 
/*82043*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82067*/             /*Scope*/ 77|128,1/*205*/, /*->82274*/
/*82069*/               OPC_CheckChild0Same, 1,
/*82071*/               OPC_CheckChild1Same, 0,
/*82073*/               OPC_MoveParent,
/*82074*/               OPC_RecordChild1, // #2 = $y
/*82075*/               OPC_MoveParent,
/*82076*/               OPC_CheckType, MVT::i32,
/*82078*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*82080*/               OPC_EmitInteger, MVT::i32, 0, 
/*82083*/               OPC_EmitInteger, MVT::i32, 0, 
/*82086*/               OPC_EmitInteger, MVT::i32, 0, 
/*82089*/               OPC_EmitInteger, MVT::i32, 0, 
/*82092*/               OPC_EmitInteger, MVT::i32, 1, 
/*82095*/               OPC_EmitInteger, MVT::i32, 0, 
/*82098*/               OPC_EmitInteger, MVT::i32, 0, 
/*82101*/               OPC_EmitInteger, MVT::i32, 0, 
/*82104*/               OPC_EmitInteger, MVT::i32, 0, 
/*82107*/               OPC_EmitInteger, MVT::i32, 0, 
/*82110*/               OPC_EmitInteger, MVT::i32, 0, 
/*82113*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82125*/               OPC_EmitInteger, MVT::i32, 0, 
/*82128*/               OPC_EmitInteger, MVT::i32, 0, 
/*82131*/               OPC_EmitInteger, MVT::i32, 0, 
/*82134*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82146*/               OPC_EmitInteger, MVT::i32, 1, 
/*82149*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82152*/               OPC_EmitInteger, MVT::i32, 0, 
/*82155*/               OPC_EmitInteger, MVT::i32, 0, 
/*82158*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*82184*/               OPC_EmitInteger, MVT::i32, 0, 
/*82187*/               OPC_EmitInteger, MVT::i32, 0, 
/*82190*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82202*/               OPC_EmitInteger, MVT::i32, 0, 
/*82205*/               OPC_EmitInteger, MVT::i32, 0, 
/*82208*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82220*/               OPC_EmitInteger, MVT::i32, 0, 
/*82223*/               OPC_EmitInteger, MVT::i32, 0, 
/*82226*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82238*/               OPC_EmitInteger, MVT::i32, 1, 
/*82241*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82244*/               OPC_EmitInteger, MVT::i32, 0, 
/*82247*/               OPC_EmitInteger, MVT::i32, 0, 
/*82250*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82274*/             0, /*End of Scope*/
/*82275*/           /*Scope*/ 35|128,3/*419*/, /*->82696*/
/*82277*/             OPC_RecordChild0, // #2 = $y
/*82278*/             OPC_MoveChild1,
/*82279*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*82282*/             OPC_Scope, 76|128,1/*204*/, /*->82489*/ // 2 children in Scope
/*82285*/               OPC_CheckChild0Same, 1,
/*82287*/               OPC_CheckChild1Same, 0,
/*82289*/               OPC_MoveParent,
/*82290*/               OPC_MoveParent,
/*82291*/               OPC_CheckType, MVT::i32,
/*82293*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*82295*/               OPC_EmitInteger, MVT::i32, 0, 
/*82298*/               OPC_EmitInteger, MVT::i32, 0, 
/*82301*/               OPC_EmitInteger, MVT::i32, 0, 
/*82304*/               OPC_EmitInteger, MVT::i32, 0, 
/*82307*/               OPC_EmitInteger, MVT::i32, 1, 
/*82310*/               OPC_EmitInteger, MVT::i32, 0, 
/*82313*/               OPC_EmitInteger, MVT::i32, 0, 
/*82316*/               OPC_EmitInteger, MVT::i32, 0, 
/*82319*/               OPC_EmitInteger, MVT::i32, 0, 
/*82322*/               OPC_EmitInteger, MVT::i32, 0, 
/*82325*/               OPC_EmitInteger, MVT::i32, 0, 
/*82328*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82340*/               OPC_EmitInteger, MVT::i32, 0, 
/*82343*/               OPC_EmitInteger, MVT::i32, 0, 
/*82346*/               OPC_EmitInteger, MVT::i32, 0, 
/*82349*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82361*/               OPC_EmitInteger, MVT::i32, 1, 
/*82364*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82367*/               OPC_EmitInteger, MVT::i32, 0, 
/*82370*/               OPC_EmitInteger, MVT::i32, 0, 
/*82373*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*82399*/               OPC_EmitInteger, MVT::i32, 0, 
/*82402*/               OPC_EmitInteger, MVT::i32, 0, 
/*82405*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82417*/               OPC_EmitInteger, MVT::i32, 0, 
/*82420*/               OPC_EmitInteger, MVT::i32, 0, 
/*82423*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82435*/               OPC_EmitInteger, MVT::i32, 0, 
/*82438*/               OPC_EmitInteger, MVT::i32, 0, 
/*82441*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82453*/               OPC_EmitInteger, MVT::i32, 1, 
/*82456*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82459*/               OPC_EmitInteger, MVT::i32, 0, 
/*82462*/               OPC_EmitInteger, MVT::i32, 0, 
/*82465*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82489*/             /*Scope*/ 76|128,1/*204*/, /*->82695*/
/*82491*/               OPC_CheckChild0Same, 0,
/*82493*/               OPC_CheckChild1Same, 1,
/*82495*/               OPC_MoveParent,
/*82496*/               OPC_MoveParent,
/*82497*/               OPC_CheckType, MVT::i32,
/*82499*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*82501*/               OPC_EmitInteger, MVT::i32, 0, 
/*82504*/               OPC_EmitInteger, MVT::i32, 0, 
/*82507*/               OPC_EmitInteger, MVT::i32, 0, 
/*82510*/               OPC_EmitInteger, MVT::i32, 0, 
/*82513*/               OPC_EmitInteger, MVT::i32, 1, 
/*82516*/               OPC_EmitInteger, MVT::i32, 0, 
/*82519*/               OPC_EmitInteger, MVT::i32, 0, 
/*82522*/               OPC_EmitInteger, MVT::i32, 0, 
/*82525*/               OPC_EmitInteger, MVT::i32, 0, 
/*82528*/               OPC_EmitInteger, MVT::i32, 0, 
/*82531*/               OPC_EmitInteger, MVT::i32, 0, 
/*82534*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82546*/               OPC_EmitInteger, MVT::i32, 0, 
/*82549*/               OPC_EmitInteger, MVT::i32, 0, 
/*82552*/               OPC_EmitInteger, MVT::i32, 0, 
/*82555*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82567*/               OPC_EmitInteger, MVT::i32, 1, 
/*82570*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82573*/               OPC_EmitInteger, MVT::i32, 0, 
/*82576*/               OPC_EmitInteger, MVT::i32, 0, 
/*82579*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*82605*/               OPC_EmitInteger, MVT::i32, 0, 
/*82608*/               OPC_EmitInteger, MVT::i32, 0, 
/*82611*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82623*/               OPC_EmitInteger, MVT::i32, 0, 
/*82626*/               OPC_EmitInteger, MVT::i32, 0, 
/*82629*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82641*/               OPC_EmitInteger, MVT::i32, 0, 
/*82644*/               OPC_EmitInteger, MVT::i32, 0, 
/*82647*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82659*/               OPC_EmitInteger, MVT::i32, 1, 
/*82662*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82665*/               OPC_EmitInteger, MVT::i32, 0, 
/*82668*/               OPC_EmitInteger, MVT::i32, 0, 
/*82671*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82695*/             0, /*End of Scope*/
/*82696*/           /*Scope*/ 36|128,3/*420*/, /*->83118*/
/*82698*/             OPC_MoveChild0,
/*82699*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*82702*/             OPC_Scope, 77|128,1/*205*/, /*->82910*/ // 2 children in Scope
/*82705*/               OPC_CheckChild0Same, 1,
/*82707*/               OPC_CheckChild1Same, 0,
/*82709*/               OPC_MoveParent,
/*82710*/               OPC_RecordChild1, // #2 = $y
/*82711*/               OPC_MoveParent,
/*82712*/               OPC_CheckType, MVT::i32,
/*82714*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*82716*/               OPC_EmitInteger, MVT::i32, 0, 
/*82719*/               OPC_EmitInteger, MVT::i32, 0, 
/*82722*/               OPC_EmitInteger, MVT::i32, 0, 
/*82725*/               OPC_EmitInteger, MVT::i32, 0, 
/*82728*/               OPC_EmitInteger, MVT::i32, 1, 
/*82731*/               OPC_EmitInteger, MVT::i32, 0, 
/*82734*/               OPC_EmitInteger, MVT::i32, 0, 
/*82737*/               OPC_EmitInteger, MVT::i32, 0, 
/*82740*/               OPC_EmitInteger, MVT::i32, 0, 
/*82743*/               OPC_EmitInteger, MVT::i32, 0, 
/*82746*/               OPC_EmitInteger, MVT::i32, 0, 
/*82749*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82761*/               OPC_EmitInteger, MVT::i32, 0, 
/*82764*/               OPC_EmitInteger, MVT::i32, 0, 
/*82767*/               OPC_EmitInteger, MVT::i32, 0, 
/*82770*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82782*/               OPC_EmitInteger, MVT::i32, 1, 
/*82785*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82788*/               OPC_EmitInteger, MVT::i32, 0, 
/*82791*/               OPC_EmitInteger, MVT::i32, 0, 
/*82794*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*82820*/               OPC_EmitInteger, MVT::i32, 0, 
/*82823*/               OPC_EmitInteger, MVT::i32, 0, 
/*82826*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82838*/               OPC_EmitInteger, MVT::i32, 0, 
/*82841*/               OPC_EmitInteger, MVT::i32, 0, 
/*82844*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82856*/               OPC_EmitInteger, MVT::i32, 0, 
/*82859*/               OPC_EmitInteger, MVT::i32, 0, 
/*82862*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82874*/               OPC_EmitInteger, MVT::i32, 1, 
/*82877*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82880*/               OPC_EmitInteger, MVT::i32, 0, 
/*82883*/               OPC_EmitInteger, MVT::i32, 0, 
/*82886*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82910*/             /*Scope*/ 77|128,1/*205*/, /*->83117*/
/*82912*/               OPC_CheckChild0Same, 0,
/*82914*/               OPC_CheckChild1Same, 1,
/*82916*/               OPC_MoveParent,
/*82917*/               OPC_RecordChild1, // #2 = $y
/*82918*/               OPC_MoveParent,
/*82919*/               OPC_CheckType, MVT::i32,
/*82921*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*82923*/               OPC_EmitInteger, MVT::i32, 0, 
/*82926*/               OPC_EmitInteger, MVT::i32, 0, 
/*82929*/               OPC_EmitInteger, MVT::i32, 0, 
/*82932*/               OPC_EmitInteger, MVT::i32, 0, 
/*82935*/               OPC_EmitInteger, MVT::i32, 1, 
/*82938*/               OPC_EmitInteger, MVT::i32, 0, 
/*82941*/               OPC_EmitInteger, MVT::i32, 0, 
/*82944*/               OPC_EmitInteger, MVT::i32, 0, 
/*82947*/               OPC_EmitInteger, MVT::i32, 0, 
/*82950*/               OPC_EmitInteger, MVT::i32, 0, 
/*82953*/               OPC_EmitInteger, MVT::i32, 0, 
/*82956*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82968*/               OPC_EmitInteger, MVT::i32, 0, 
/*82971*/               OPC_EmitInteger, MVT::i32, 0, 
/*82974*/               OPC_EmitInteger, MVT::i32, 0, 
/*82977*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82989*/               OPC_EmitInteger, MVT::i32, 1, 
/*82992*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82995*/               OPC_EmitInteger, MVT::i32, 0, 
/*82998*/               OPC_EmitInteger, MVT::i32, 0, 
/*83001*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*83027*/               OPC_EmitInteger, MVT::i32, 0, 
/*83030*/               OPC_EmitInteger, MVT::i32, 0, 
/*83033*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83045*/               OPC_EmitInteger, MVT::i32, 0, 
/*83048*/               OPC_EmitInteger, MVT::i32, 0, 
/*83051*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83063*/               OPC_EmitInteger, MVT::i32, 0, 
/*83066*/               OPC_EmitInteger, MVT::i32, 0, 
/*83069*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83081*/               OPC_EmitInteger, MVT::i32, 1, 
/*83084*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83087*/               OPC_EmitInteger, MVT::i32, 0, 
/*83090*/               OPC_EmitInteger, MVT::i32, 0, 
/*83093*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*83117*/             0, /*End of Scope*/
/*83118*/           0, /*End of Scope*/
/*83119*/         /*Scope*/ 109|128,5/*749*/, /*->83870*/
/*83121*/           OPC_MoveChild1,
/*83122*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*83125*/           OPC_RecordChild0, // #1 = $x
/*83126*/           OPC_RecordChild1, // #2 = $z
/*83127*/           OPC_MoveParent,
/*83128*/           OPC_MoveParent,
/*83129*/           OPC_MoveChild1,
/*83130*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*83133*/           OPC_Scope, 75|128,1/*203*/, /*->83339*/ // 3 children in Scope
/*83136*/             OPC_CheckChild0Same, 1,
/*83138*/             OPC_CheckChild1Same, 2,
/*83140*/             OPC_MoveParent,
/*83141*/             OPC_CheckType, MVT::i32,
/*83143*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*83145*/             OPC_EmitInteger, MVT::i32, 0, 
/*83148*/             OPC_EmitInteger, MVT::i32, 0, 
/*83151*/             OPC_EmitInteger, MVT::i32, 0, 
/*83154*/             OPC_EmitInteger, MVT::i32, 0, 
/*83157*/             OPC_EmitInteger, MVT::i32, 1, 
/*83160*/             OPC_EmitInteger, MVT::i32, 0, 
/*83163*/             OPC_EmitInteger, MVT::i32, 0, 
/*83166*/             OPC_EmitInteger, MVT::i32, 0, 
/*83169*/             OPC_EmitInteger, MVT::i32, 0, 
/*83172*/             OPC_EmitInteger, MVT::i32, 0, 
/*83175*/             OPC_EmitInteger, MVT::i32, 0, 
/*83178*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83190*/             OPC_EmitInteger, MVT::i32, 0, 
/*83193*/             OPC_EmitInteger, MVT::i32, 0, 
/*83196*/             OPC_EmitInteger, MVT::i32, 0, 
/*83199*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83211*/             OPC_EmitInteger, MVT::i32, 1, 
/*83214*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83217*/             OPC_EmitInteger, MVT::i32, 0, 
/*83220*/             OPC_EmitInteger, MVT::i32, 0, 
/*83223*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*83249*/             OPC_EmitInteger, MVT::i32, 0, 
/*83252*/             OPC_EmitInteger, MVT::i32, 0, 
/*83255*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83267*/             OPC_EmitInteger, MVT::i32, 0, 
/*83270*/             OPC_EmitInteger, MVT::i32, 0, 
/*83273*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83285*/             OPC_EmitInteger, MVT::i32, 0, 
/*83288*/             OPC_EmitInteger, MVT::i32, 0, 
/*83291*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83303*/             OPC_EmitInteger, MVT::i32, 1, 
/*83306*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83309*/             OPC_EmitInteger, MVT::i32, 0, 
/*83312*/             OPC_EmitInteger, MVT::i32, 0, 
/*83315*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*83339*/           /*Scope*/ 67|128,2/*323*/, /*->83664*/
/*83341*/             OPC_CheckChild0Same, 2,
/*83343*/             OPC_CheckChild1Same, 1,
/*83345*/             OPC_MoveParent,
/*83346*/             OPC_CheckType, MVT::i32,
/*83348*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*83350*/             OPC_EmitInteger, MVT::i32, 0, 
/*83353*/             OPC_EmitInteger, MVT::i32, 0, 
/*83356*/             OPC_EmitInteger, MVT::i32, 0, 
/*83359*/             OPC_EmitInteger, MVT::i32, 0, 
/*83362*/             OPC_EmitInteger, MVT::i32, 1, 
/*83365*/             OPC_EmitInteger, MVT::i32, 0, 
/*83368*/             OPC_EmitInteger, MVT::i32, 0, 
/*83371*/             OPC_EmitInteger, MVT::i32, 0, 
/*83374*/             OPC_EmitInteger, MVT::i32, 0, 
/*83377*/             OPC_EmitInteger, MVT::i32, 0, 
/*83380*/             OPC_EmitInteger, MVT::i32, 0, 
/*83383*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83395*/             OPC_EmitInteger, MVT::i32, 0, 
/*83398*/             OPC_EmitInteger, MVT::i32, 0, 
/*83401*/             OPC_EmitInteger, MVT::i32, 0, 
/*83404*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83416*/             OPC_EmitInteger, MVT::i32, 1, 
/*83419*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83422*/             OPC_EmitInteger, MVT::i32, 0, 
/*83425*/             OPC_EmitInteger, MVT::i32, 0, 
/*83428*/             OPC_Scope, 116, /*->83546*/ // 2 children in Scope
/*83430*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*83456*/               OPC_EmitInteger, MVT::i32, 0, 
/*83459*/               OPC_EmitInteger, MVT::i32, 0, 
/*83462*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83474*/               OPC_EmitInteger, MVT::i32, 0, 
/*83477*/               OPC_EmitInteger, MVT::i32, 0, 
/*83480*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83492*/               OPC_EmitInteger, MVT::i32, 0, 
/*83495*/               OPC_EmitInteger, MVT::i32, 0, 
/*83498*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83510*/               OPC_EmitInteger, MVT::i32, 1, 
/*83513*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83516*/               OPC_EmitInteger, MVT::i32, 0, 
/*83519*/               OPC_EmitInteger, MVT::i32, 0, 
/*83522*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*83546*/             /*Scope*/ 116, /*->83663*/
/*83547*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*83573*/               OPC_EmitInteger, MVT::i32, 0, 
/*83576*/               OPC_EmitInteger, MVT::i32, 0, 
/*83579*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83591*/               OPC_EmitInteger, MVT::i32, 0, 
/*83594*/               OPC_EmitInteger, MVT::i32, 0, 
/*83597*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83609*/               OPC_EmitInteger, MVT::i32, 0, 
/*83612*/               OPC_EmitInteger, MVT::i32, 0, 
/*83615*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83627*/               OPC_EmitInteger, MVT::i32, 1, 
/*83630*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83633*/               OPC_EmitInteger, MVT::i32, 0, 
/*83636*/               OPC_EmitInteger, MVT::i32, 0, 
/*83639*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*83663*/             0, /*End of Scope*/
/*83664*/           /*Scope*/ 75|128,1/*203*/, /*->83869*/
/*83666*/             OPC_CheckChild0Same, 1,
/*83668*/             OPC_CheckChild1Same, 2,
/*83670*/             OPC_MoveParent,
/*83671*/             OPC_CheckType, MVT::i32,
/*83673*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*83675*/             OPC_EmitInteger, MVT::i32, 0, 
/*83678*/             OPC_EmitInteger, MVT::i32, 0, 
/*83681*/             OPC_EmitInteger, MVT::i32, 0, 
/*83684*/             OPC_EmitInteger, MVT::i32, 0, 
/*83687*/             OPC_EmitInteger, MVT::i32, 1, 
/*83690*/             OPC_EmitInteger, MVT::i32, 0, 
/*83693*/             OPC_EmitInteger, MVT::i32, 0, 
/*83696*/             OPC_EmitInteger, MVT::i32, 0, 
/*83699*/             OPC_EmitInteger, MVT::i32, 0, 
/*83702*/             OPC_EmitInteger, MVT::i32, 0, 
/*83705*/             OPC_EmitInteger, MVT::i32, 0, 
/*83708*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83720*/             OPC_EmitInteger, MVT::i32, 0, 
/*83723*/             OPC_EmitInteger, MVT::i32, 0, 
/*83726*/             OPC_EmitInteger, MVT::i32, 0, 
/*83729*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83741*/             OPC_EmitInteger, MVT::i32, 1, 
/*83744*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83747*/             OPC_EmitInteger, MVT::i32, 0, 
/*83750*/             OPC_EmitInteger, MVT::i32, 0, 
/*83753*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*83779*/             OPC_EmitInteger, MVT::i32, 0, 
/*83782*/             OPC_EmitInteger, MVT::i32, 0, 
/*83785*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83797*/             OPC_EmitInteger, MVT::i32, 0, 
/*83800*/             OPC_EmitInteger, MVT::i32, 0, 
/*83803*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83815*/             OPC_EmitInteger, MVT::i32, 0, 
/*83818*/             OPC_EmitInteger, MVT::i32, 0, 
/*83821*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83833*/             OPC_EmitInteger, MVT::i32, 1, 
/*83836*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83839*/             OPC_EmitInteger, MVT::i32, 0, 
/*83842*/             OPC_EmitInteger, MVT::i32, 0, 
/*83845*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*83869*/           0, /*End of Scope*/
/*83870*/         0, /*End of Scope*/
/*83871*/       /*Scope*/ 110|128,5/*750*/, /*->84623*/
/*83873*/         OPC_MoveChild0,
/*83874*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*83877*/         OPC_RecordChild0, // #0 = $x
/*83878*/         OPC_RecordChild1, // #1 = $z
/*83879*/         OPC_MoveParent,
/*83880*/         OPC_RecordChild1, // #2 = $y
/*83881*/         OPC_MoveParent,
/*83882*/         OPC_MoveChild1,
/*83883*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*83886*/         OPC_Scope, 75|128,1/*203*/, /*->84092*/ // 3 children in Scope
/*83889*/           OPC_CheckChild0Same, 0,
/*83891*/           OPC_CheckChild1Same, 1,
/*83893*/           OPC_MoveParent,
/*83894*/           OPC_CheckType, MVT::i32,
/*83896*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*83898*/           OPC_EmitInteger, MVT::i32, 0, 
/*83901*/           OPC_EmitInteger, MVT::i32, 0, 
/*83904*/           OPC_EmitInteger, MVT::i32, 0, 
/*83907*/           OPC_EmitInteger, MVT::i32, 0, 
/*83910*/           OPC_EmitInteger, MVT::i32, 1, 
/*83913*/           OPC_EmitInteger, MVT::i32, 0, 
/*83916*/           OPC_EmitInteger, MVT::i32, 0, 
/*83919*/           OPC_EmitInteger, MVT::i32, 0, 
/*83922*/           OPC_EmitInteger, MVT::i32, 0, 
/*83925*/           OPC_EmitInteger, MVT::i32, 0, 
/*83928*/           OPC_EmitInteger, MVT::i32, 0, 
/*83931*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83943*/           OPC_EmitInteger, MVT::i32, 0, 
/*83946*/           OPC_EmitInteger, MVT::i32, 0, 
/*83949*/           OPC_EmitInteger, MVT::i32, 0, 
/*83952*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83964*/           OPC_EmitInteger, MVT::i32, 1, 
/*83967*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83970*/           OPC_EmitInteger, MVT::i32, 0, 
/*83973*/           OPC_EmitInteger, MVT::i32, 0, 
/*83976*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*84002*/           OPC_EmitInteger, MVT::i32, 0, 
/*84005*/           OPC_EmitInteger, MVT::i32, 0, 
/*84008*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84020*/           OPC_EmitInteger, MVT::i32, 0, 
/*84023*/           OPC_EmitInteger, MVT::i32, 0, 
/*84026*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84038*/           OPC_EmitInteger, MVT::i32, 0, 
/*84041*/           OPC_EmitInteger, MVT::i32, 0, 
/*84044*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84056*/           OPC_EmitInteger, MVT::i32, 1, 
/*84059*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84062*/           OPC_EmitInteger, MVT::i32, 0, 
/*84065*/           OPC_EmitInteger, MVT::i32, 0, 
/*84068*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*84092*/         /*Scope*/ 67|128,2/*323*/, /*->84417*/
/*84094*/           OPC_CheckChild0Same, 1,
/*84096*/           OPC_CheckChild1Same, 0,
/*84098*/           OPC_MoveParent,
/*84099*/           OPC_CheckType, MVT::i32,
/*84101*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*84103*/           OPC_EmitInteger, MVT::i32, 0, 
/*84106*/           OPC_EmitInteger, MVT::i32, 0, 
/*84109*/           OPC_EmitInteger, MVT::i32, 0, 
/*84112*/           OPC_EmitInteger, MVT::i32, 0, 
/*84115*/           OPC_EmitInteger, MVT::i32, 1, 
/*84118*/           OPC_EmitInteger, MVT::i32, 0, 
/*84121*/           OPC_EmitInteger, MVT::i32, 0, 
/*84124*/           OPC_EmitInteger, MVT::i32, 0, 
/*84127*/           OPC_EmitInteger, MVT::i32, 0, 
/*84130*/           OPC_EmitInteger, MVT::i32, 0, 
/*84133*/           OPC_EmitInteger, MVT::i32, 0, 
/*84136*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84148*/           OPC_EmitInteger, MVT::i32, 0, 
/*84151*/           OPC_EmitInteger, MVT::i32, 0, 
/*84154*/           OPC_EmitInteger, MVT::i32, 0, 
/*84157*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84169*/           OPC_EmitInteger, MVT::i32, 1, 
/*84172*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84175*/           OPC_EmitInteger, MVT::i32, 0, 
/*84178*/           OPC_EmitInteger, MVT::i32, 0, 
/*84181*/           OPC_Scope, 116, /*->84299*/ // 2 children in Scope
/*84183*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*84209*/             OPC_EmitInteger, MVT::i32, 0, 
/*84212*/             OPC_EmitInteger, MVT::i32, 0, 
/*84215*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84227*/             OPC_EmitInteger, MVT::i32, 0, 
/*84230*/             OPC_EmitInteger, MVT::i32, 0, 
/*84233*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84245*/             OPC_EmitInteger, MVT::i32, 0, 
/*84248*/             OPC_EmitInteger, MVT::i32, 0, 
/*84251*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84263*/             OPC_EmitInteger, MVT::i32, 1, 
/*84266*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84269*/             OPC_EmitInteger, MVT::i32, 0, 
/*84272*/             OPC_EmitInteger, MVT::i32, 0, 
/*84275*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*84299*/           /*Scope*/ 116, /*->84416*/
/*84300*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*84326*/             OPC_EmitInteger, MVT::i32, 0, 
/*84329*/             OPC_EmitInteger, MVT::i32, 0, 
/*84332*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84344*/             OPC_EmitInteger, MVT::i32, 0, 
/*84347*/             OPC_EmitInteger, MVT::i32, 0, 
/*84350*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84362*/             OPC_EmitInteger, MVT::i32, 0, 
/*84365*/             OPC_EmitInteger, MVT::i32, 0, 
/*84368*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84380*/             OPC_EmitInteger, MVT::i32, 1, 
/*84383*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84386*/             OPC_EmitInteger, MVT::i32, 0, 
/*84389*/             OPC_EmitInteger, MVT::i32, 0, 
/*84392*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*84416*/           0, /*End of Scope*/
/*84417*/         /*Scope*/ 75|128,1/*203*/, /*->84622*/
/*84419*/           OPC_CheckChild0Same, 0,
/*84421*/           OPC_CheckChild1Same, 1,
/*84423*/           OPC_MoveParent,
/*84424*/           OPC_CheckType, MVT::i32,
/*84426*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*84428*/           OPC_EmitInteger, MVT::i32, 0, 
/*84431*/           OPC_EmitInteger, MVT::i32, 0, 
/*84434*/           OPC_EmitInteger, MVT::i32, 0, 
/*84437*/           OPC_EmitInteger, MVT::i32, 0, 
/*84440*/           OPC_EmitInteger, MVT::i32, 1, 
/*84443*/           OPC_EmitInteger, MVT::i32, 0, 
/*84446*/           OPC_EmitInteger, MVT::i32, 0, 
/*84449*/           OPC_EmitInteger, MVT::i32, 0, 
/*84452*/           OPC_EmitInteger, MVT::i32, 0, 
/*84455*/           OPC_EmitInteger, MVT::i32, 0, 
/*84458*/           OPC_EmitInteger, MVT::i32, 0, 
/*84461*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84473*/           OPC_EmitInteger, MVT::i32, 0, 
/*84476*/           OPC_EmitInteger, MVT::i32, 0, 
/*84479*/           OPC_EmitInteger, MVT::i32, 0, 
/*84482*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84494*/           OPC_EmitInteger, MVT::i32, 1, 
/*84497*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84500*/           OPC_EmitInteger, MVT::i32, 0, 
/*84503*/           OPC_EmitInteger, MVT::i32, 0, 
/*84506*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*84532*/           OPC_EmitInteger, MVT::i32, 0, 
/*84535*/           OPC_EmitInteger, MVT::i32, 0, 
/*84538*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84550*/           OPC_EmitInteger, MVT::i32, 0, 
/*84553*/           OPC_EmitInteger, MVT::i32, 0, 
/*84556*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84568*/           OPC_EmitInteger, MVT::i32, 0, 
/*84571*/           OPC_EmitInteger, MVT::i32, 0, 
/*84574*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84586*/           OPC_EmitInteger, MVT::i32, 1, 
/*84589*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84592*/           OPC_EmitInteger, MVT::i32, 0, 
/*84595*/           OPC_EmitInteger, MVT::i32, 0, 
/*84598*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*84622*/         0, /*End of Scope*/
/*84623*/       0, /*End of Scope*/
/*84624*/     /*Scope*/ 31|128,1/*159*/, /*->84785*/
/*84626*/       OPC_RecordChild0, // #0 = $src0
/*84627*/       OPC_RecordChild1, // #1 = $src1
/*84628*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->84746
/*84631*/         OPC_Scope, 100, /*->84733*/ // 2 children in Scope
/*84633*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84635*/           OPC_EmitInteger, MVT::i32, 0, 
/*84638*/           OPC_EmitInteger, MVT::i32, 0, 
/*84641*/           OPC_EmitInteger, MVT::i32, 1, 
/*84644*/           OPC_EmitInteger, MVT::i32, 0, 
/*84647*/           OPC_EmitInteger, MVT::i32, 0, 
/*84650*/           OPC_EmitInteger, MVT::i32, 0, 
/*84653*/           OPC_EmitInteger, MVT::i32, 0, 
/*84656*/           OPC_EmitInteger, MVT::i32, 0, 
/*84659*/           OPC_EmitInteger, MVT::i32, 0, 
/*84662*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84674*/           OPC_EmitInteger, MVT::i32, 0, 
/*84677*/           OPC_EmitInteger, MVT::i32, 0, 
/*84680*/           OPC_EmitInteger, MVT::i32, 0, 
/*84683*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84695*/           OPC_EmitInteger, MVT::i32, 1, 
/*84698*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84701*/           OPC_EmitInteger, MVT::i32, 0, 
/*84704*/           OPC_EmitInteger, MVT::i32, 0, 
/*84707*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::OR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*84733*/         /*Scope*/ 11, /*->84745*/
/*84734*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84736*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*84745*/         0, /*End of Scope*/
/*84746*/       /*SwitchType*/ 10, MVT::i16,// ->84758
/*84748*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*84750*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_OR_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_OR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*84758*/       /*SwitchType*/ 11, MVT::i64,// ->84771
/*84760*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84762*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*84771*/       /*SwitchType*/ 11, MVT::i1,// ->84784
/*84773*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84775*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*84784*/       0, // EndSwitchType
/*84785*/     0, /*End of Scope*/
/*84786*/   /*SwitchOpcode*/ 111|128,9/*1263*/, TARGET_VAL(ISD::ADD),// ->86053
/*84790*/     OPC_Scope, 58, /*->84850*/ // 6 children in Scope
/*84792*/       OPC_MoveChild0,
/*84793*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*84796*/       OPC_MoveChild0,
/*84797*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*84800*/       OPC_RecordChild0, // #0 = $src0
/*84801*/       OPC_CheckChild0Type, MVT::i32,
/*84803*/       OPC_RecordChild1, // #1 = $src1
/*84804*/       OPC_MoveChild2,
/*84805*/       OPC_CheckCondCode, ISD::SETUGT,
/*84807*/       OPC_MoveParent,
/*84808*/       OPC_CheckType, MVT::i1,
/*84810*/       OPC_MoveParent,
/*84811*/       OPC_MoveChild1,
/*84812*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*84815*/       OPC_CheckChild0Same, 0,
/*84817*/       OPC_CheckChild1Same, 1,
/*84819*/       OPC_MoveParent,
/*84820*/       OPC_MoveChild2,
/*84821*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*84824*/       OPC_CheckChild0Same, 1,
/*84826*/       OPC_CheckChild1Same, 0,
/*84828*/       OPC_MoveParent,
/*84829*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*84831*/       OPC_MoveParent,
/*84832*/       OPC_RecordChild1, // #2 = $src2
/*84833*/       OPC_CheckType, MVT::i32,
/*84835*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84837*/       OPC_EmitInteger, MVT::i1, 0, 
/*84840*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>, i32:i32:$src2) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*84850*/     /*Scope*/ 58, /*->84909*/
/*84851*/       OPC_RecordChild0, // #0 = $src2
/*84852*/       OPC_MoveChild1,
/*84853*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*84856*/       OPC_MoveChild0,
/*84857*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*84860*/       OPC_RecordChild0, // #1 = $src0
/*84861*/       OPC_CheckChild0Type, MVT::i32,
/*84863*/       OPC_RecordChild1, // #2 = $src1
/*84864*/       OPC_MoveChild2,
/*84865*/       OPC_CheckCondCode, ISD::SETUGT,
/*84867*/       OPC_MoveParent,
/*84868*/       OPC_CheckType, MVT::i1,
/*84870*/       OPC_MoveParent,
/*84871*/       OPC_MoveChild1,
/*84872*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*84875*/       OPC_CheckChild0Same, 1,
/*84877*/       OPC_CheckChild1Same, 2,
/*84879*/       OPC_MoveParent,
/*84880*/       OPC_MoveChild2,
/*84881*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*84884*/       OPC_CheckChild0Same, 2,
/*84886*/       OPC_CheckChild1Same, 1,
/*84888*/       OPC_MoveParent,
/*84889*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*84891*/       OPC_MoveParent,
/*84892*/       OPC_CheckType, MVT::i32,
/*84894*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84896*/       OPC_EmitInteger, MVT::i1, 0, 
/*84899*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 0, 3, 
                // Src: (add:i32 i32:i32:$src2, (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*84909*/     /*Scope*/ 28|128,1/*156*/, /*->85067*/
/*84911*/       OPC_MoveChild0,
/*84912*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::SHL),// ->84955
/*84916*/         OPC_CheckChild0Integer, 1, 
/*84918*/         OPC_RecordChild1, // #0 = $a
/*84919*/         OPC_CheckChild1Type, MVT::i32,
/*84921*/         OPC_MoveParent,
/*84922*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84933*/         OPC_CheckType, MVT::i32,
/*84935*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84937*/         OPC_EmitInteger, MVT::i32, 0, 
/*84940*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*84947*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i16 0:i32))
/*84955*/       /*SwitchOpcode*/ 108, TARGET_VAL(ISD::SUB),// ->85066
/*84958*/         OPC_MoveChild0,
/*84959*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*84962*/         OPC_RecordChild0, // #0 = $src0
/*84963*/         OPC_RecordChild1, // #1 = $src1
/*84964*/         OPC_MoveParent,
/*84965*/         OPC_MoveChild1,
/*84966*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*84969*/         OPC_Scope, 26, /*->84997*/ // 3 children in Scope
/*84971*/           OPC_CheckChild0Same, 0,
/*84973*/           OPC_CheckChild1Same, 1,
/*84975*/           OPC_MoveParent,
/*84976*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*84978*/           OPC_MoveParent,
/*84979*/           OPC_RecordChild1, // #2 = $src2
/*84980*/           OPC_CheckType, MVT::i32,
/*84982*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84984*/           OPC_EmitInteger, MVT::i1, 0, 
/*84987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*84997*/         /*Scope*/ 40, /*->85038*/
/*84998*/           OPC_CheckChild0Same, 1,
/*85000*/           OPC_CheckChild1Same, 0,
/*85002*/           OPC_MoveParent,
/*85003*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*85005*/           OPC_MoveParent,
/*85006*/           OPC_RecordChild1, // #2 = $src2
/*85007*/           OPC_CheckType, MVT::i32,
/*85009*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85011*/           OPC_EmitInteger, MVT::i1, 0, 
/*85014*/           OPC_Scope, 10, /*->85026*/ // 2 children in Scope
/*85016*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85026*/           /*Scope*/ 10, /*->85037*/
/*85027*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85037*/           0, /*End of Scope*/
/*85038*/         /*Scope*/ 26, /*->85065*/
/*85039*/           OPC_CheckChild0Same, 0,
/*85041*/           OPC_CheckChild1Same, 1,
/*85043*/           OPC_MoveParent,
/*85044*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*85046*/           OPC_MoveParent,
/*85047*/           OPC_RecordChild1, // #2 = $src2
/*85048*/           OPC_CheckType, MVT::i32,
/*85050*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85052*/           OPC_EmitInteger, MVT::i1, 0, 
/*85055*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85065*/         0, /*End of Scope*/
/*85066*/       0, // EndSwitchOpcode
/*85067*/     /*Scope*/ 36|128,1/*164*/, /*->85233*/
/*85069*/       OPC_RecordChild0, // #0 = $src2
/*85070*/       OPC_Scope, 109, /*->85181*/ // 2 children in Scope
/*85072*/         OPC_MoveChild1,
/*85073*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*85076*/         OPC_MoveChild0,
/*85077*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*85080*/         OPC_RecordChild0, // #1 = $src0
/*85081*/         OPC_RecordChild1, // #2 = $src1
/*85082*/         OPC_MoveParent,
/*85083*/         OPC_MoveChild1,
/*85084*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*85087*/         OPC_Scope, 25, /*->85114*/ // 3 children in Scope
/*85089*/           OPC_CheckChild0Same, 1,
/*85091*/           OPC_CheckChild1Same, 2,
/*85093*/           OPC_MoveParent,
/*85094*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*85096*/           OPC_MoveParent,
/*85097*/           OPC_CheckType, MVT::i32,
/*85099*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85101*/           OPC_EmitInteger, MVT::i1, 0, 
/*85104*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 4/*#Ops*/, 1, 2, 0, 3, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85114*/         /*Scope*/ 39, /*->85154*/
/*85115*/           OPC_CheckChild0Same, 2,
/*85117*/           OPC_CheckChild1Same, 1,
/*85119*/           OPC_MoveParent,
/*85120*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*85122*/           OPC_MoveParent,
/*85123*/           OPC_CheckType, MVT::i32,
/*85125*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85127*/           OPC_EmitInteger, MVT::i1, 0, 
/*85130*/           OPC_Scope, 10, /*->85142*/ // 2 children in Scope
/*85132*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 4/*#Ops*/, 1, 2, 0, 3, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85142*/           /*Scope*/ 10, /*->85153*/
/*85143*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 4/*#Ops*/, 2, 1, 0, 3, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85153*/           0, /*End of Scope*/
/*85154*/         /*Scope*/ 25, /*->85180*/
/*85155*/           OPC_CheckChild0Same, 1,
/*85157*/           OPC_CheckChild1Same, 2,
/*85159*/           OPC_MoveParent,
/*85160*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*85162*/           OPC_MoveParent,
/*85163*/           OPC_CheckType, MVT::i32,
/*85165*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85167*/           OPC_EmitInteger, MVT::i1, 0, 
/*85170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 0, 3, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85180*/         0, /*End of Scope*/
/*85181*/       /*Scope*/ 50, /*->85232*/
/*85182*/         OPC_RecordChild1, // #1 = $src1
/*85183*/         OPC_MoveChild1,
/*85184*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*85187*/         OPC_Scope, 20, /*->85209*/ // 2 children in Scope
/*85189*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst16
/*85191*/           OPC_MoveParent,
/*85192*/           OPC_CheckType, MVT::i16,
/*85194*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*85196*/           OPC_EmitConvertToTarget, 1,
/*85198*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*85201*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i16 i16:i16:$src0, (imm:i16)<<P:Predicate_NegSubInlineConst16>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i16)<<P:Predicate_NegSubInlineConst16>>:$src1))
/*85209*/         /*Scope*/ 21, /*->85231*/
/*85210*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst32
/*85212*/           OPC_MoveParent,
/*85213*/           OPC_CheckType, MVT::i32,
/*85215*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85217*/           OPC_EmitConvertToTarget, 1,
/*85219*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*85222*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i32 i32:i32:$src0, (imm:i32)<<P:Predicate_NegSubInlineConst32>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (S_SUB_I32:i32:i1 ?:i32:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i32)<<P:Predicate_NegSubInlineConst32>>:$src1))
/*85231*/         0, /*End of Scope*/
/*85232*/       0, /*End of Scope*/
/*85233*/     /*Scope*/ 55|128,2/*311*/, /*->85546*/
/*85235*/       OPC_MoveChild0,
/*85236*/       OPC_SwitchOpcode /*4 cases */, 123, TARGET_VAL(AMDGPUISD::MUL_U24),// ->85363
/*85240*/         OPC_RecordChild0, // #0 = $src0
/*85241*/         OPC_RecordChild1, // #1 = $src1
/*85242*/         OPC_MoveParent,
/*85243*/         OPC_RecordChild1, // #2 = $src2
/*85244*/         OPC_CheckType, MVT::i32,
/*85246*/         OPC_Scope, 98, /*->85346*/ // 2 children in Scope
/*85248*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*85250*/           OPC_EmitInteger, MVT::i32, 0, 
/*85253*/           OPC_EmitInteger, MVT::i32, 0, 
/*85256*/           OPC_EmitInteger, MVT::i32, 0, 
/*85259*/           OPC_EmitInteger, MVT::i32, 0, 
/*85262*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85274*/           OPC_EmitInteger, MVT::i32, 0, 
/*85277*/           OPC_EmitInteger, MVT::i32, 0, 
/*85280*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85292*/           OPC_EmitInteger, MVT::i32, 0, 
/*85295*/           OPC_EmitInteger, MVT::i32, 0, 
/*85298*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85310*/           OPC_EmitInteger, MVT::i32, 1, 
/*85313*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85316*/           OPC_EmitInteger, MVT::i32, 0, 
/*85319*/           OPC_EmitInteger, MVT::i32, 0, 
/*85322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85346*/         /*Scope*/ 15, /*->85362*/
/*85347*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85349*/           OPC_EmitInteger, MVT::i1, 0, 
/*85352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85362*/         0, /*End of Scope*/
/*85363*/       /*SwitchOpcode*/ 123, TARGET_VAL(AMDGPUISD::MUL_I24),// ->85489
/*85366*/         OPC_RecordChild0, // #0 = $src0
/*85367*/         OPC_RecordChild1, // #1 = $src1
/*85368*/         OPC_MoveParent,
/*85369*/         OPC_RecordChild1, // #2 = $src2
/*85370*/         OPC_CheckType, MVT::i32,
/*85372*/         OPC_Scope, 98, /*->85472*/ // 2 children in Scope
/*85374*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*85376*/           OPC_EmitInteger, MVT::i32, 0, 
/*85379*/           OPC_EmitInteger, MVT::i32, 0, 
/*85382*/           OPC_EmitInteger, MVT::i32, 0, 
/*85385*/           OPC_EmitInteger, MVT::i32, 0, 
/*85388*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85400*/           OPC_EmitInteger, MVT::i32, 0, 
/*85403*/           OPC_EmitInteger, MVT::i32, 0, 
/*85406*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85418*/           OPC_EmitInteger, MVT::i32, 0, 
/*85421*/           OPC_EmitInteger, MVT::i32, 0, 
/*85424*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85436*/           OPC_EmitInteger, MVT::i32, 1, 
/*85439*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85442*/           OPC_EmitInteger, MVT::i32, 0, 
/*85445*/           OPC_EmitInteger, MVT::i32, 0, 
/*85448*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85472*/         /*Scope*/ 15, /*->85488*/
/*85473*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85475*/           OPC_EmitInteger, MVT::i1, 0, 
/*85478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85488*/         0, /*End of Scope*/
/*85489*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::MUL),// ->85527
/*85492*/         OPC_RecordChild0, // #0 = $src0
/*85493*/         OPC_RecordChild1, // #1 = $src1
/*85494*/         OPC_MoveParent,
/*85495*/         OPC_RecordChild1, // #2 = $src2
/*85496*/         OPC_CheckType, MVT::i16,
/*85498*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*85500*/         OPC_EmitInteger, MVT::i1, 0, 
/*85503*/         OPC_Scope, 10, /*->85515*/ // 2 children in Scope
/*85505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1)
/*85515*/         /*Scope*/ 10, /*->85526*/
/*85516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                        MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1)
/*85526*/         0, /*End of Scope*/
/*85527*/       /*SwitchOpcode*/ 15, TARGET_VAL(ISD::CTPOP),// ->85545
/*85530*/         OPC_RecordChild0, // #0 = $popcnt
/*85531*/         OPC_MoveParent,
/*85532*/         OPC_RecordChild1, // #1 = $val
/*85533*/         OPC_CheckType, MVT::i32,
/*85535*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85537*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*85545*/       0, // EndSwitchOpcode
/*85546*/     /*Scope*/ 120|128,3/*504*/, /*->86052*/
/*85548*/       OPC_RecordChild0, // #0 = $src2
/*85549*/       OPC_Scope, 37|128,2/*293*/, /*->85845*/ // 2 children in Scope
/*85552*/         OPC_MoveChild1,
/*85553*/         OPC_SwitchOpcode /*4 cases */, 20, TARGET_VAL(ISD::MUL),// ->85577
/*85557*/           OPC_RecordChild0, // #1 = $src0
/*85558*/           OPC_RecordChild1, // #2 = $src1
/*85559*/           OPC_MoveParent,
/*85560*/           OPC_CheckType, MVT::i16,
/*85562*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*85564*/           OPC_EmitInteger, MVT::i1, 0, 
/*85567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 4/*#Ops*/, 1, 2, 0, 3, 
                    // Src: (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1)
/*85577*/         /*SwitchOpcode*/ 14, TARGET_VAL(ISD::CTPOP),// ->85594
/*85580*/           OPC_RecordChild0, // #1 = $popcnt
/*85581*/           OPC_MoveParent,
/*85582*/           OPC_CheckType, MVT::i32,
/*85584*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85586*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*85594*/         /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::MUL_I24),// ->85719
/*85597*/           OPC_RecordChild0, // #1 = $src0
/*85598*/           OPC_RecordChild1, // #2 = $src1
/*85599*/           OPC_MoveParent,
/*85600*/           OPC_CheckType, MVT::i32,
/*85602*/           OPC_Scope, 15, /*->85619*/ // 2 children in Scope
/*85604*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85606*/             OPC_EmitInteger, MVT::i1, 0, 
/*85609*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          MVT::i32, 4/*#Ops*/, 1, 2, 0, 3, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85619*/           /*Scope*/ 98, /*->85718*/
/*85620*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*85622*/             OPC_EmitInteger, MVT::i32, 0, 
/*85625*/             OPC_EmitInteger, MVT::i32, 0, 
/*85628*/             OPC_EmitInteger, MVT::i32, 0, 
/*85631*/             OPC_EmitInteger, MVT::i32, 0, 
/*85634*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85646*/             OPC_EmitInteger, MVT::i32, 0, 
/*85649*/             OPC_EmitInteger, MVT::i32, 0, 
/*85652*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85664*/             OPC_EmitInteger, MVT::i32, 0, 
/*85667*/             OPC_EmitInteger, MVT::i32, 0, 
/*85670*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85682*/             OPC_EmitInteger, MVT::i32, 1, 
/*85685*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85688*/             OPC_EmitInteger, MVT::i32, 0, 
/*85691*/             OPC_EmitInteger, MVT::i32, 0, 
/*85694*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85718*/           0, /*End of Scope*/
/*85719*/         /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::MUL_U24),// ->85844
/*85722*/           OPC_RecordChild0, // #1 = $src0
/*85723*/           OPC_RecordChild1, // #2 = $src1
/*85724*/           OPC_MoveParent,
/*85725*/           OPC_CheckType, MVT::i32,
/*85727*/           OPC_Scope, 15, /*->85744*/ // 2 children in Scope
/*85729*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85731*/             OPC_EmitInteger, MVT::i1, 0, 
/*85734*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          MVT::i32, 4/*#Ops*/, 1, 2, 0, 3, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2, 0:i1)
/*85744*/           /*Scope*/ 98, /*->85843*/
/*85745*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*85747*/             OPC_EmitInteger, MVT::i32, 0, 
/*85750*/             OPC_EmitInteger, MVT::i32, 0, 
/*85753*/             OPC_EmitInteger, MVT::i32, 0, 
/*85756*/             OPC_EmitInteger, MVT::i32, 0, 
/*85759*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85771*/             OPC_EmitInteger, MVT::i32, 0, 
/*85774*/             OPC_EmitInteger, MVT::i32, 0, 
/*85777*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85789*/             OPC_EmitInteger, MVT::i32, 0, 
/*85792*/             OPC_EmitInteger, MVT::i32, 0, 
/*85795*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85807*/             OPC_EmitInteger, MVT::i32, 1, 
/*85810*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85813*/             OPC_EmitInteger, MVT::i32, 0, 
/*85816*/             OPC_EmitInteger, MVT::i32, 0, 
/*85819*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85843*/           0, /*End of Scope*/
/*85844*/         0, // EndSwitchOpcode
/*85845*/       /*Scope*/ 76|128,1/*204*/, /*->86051*/
/*85847*/         OPC_RecordChild1, // #1 = $src1
/*85848*/         OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->85966
/*85851*/           OPC_Scope, 100, /*->85953*/ // 2 children in Scope
/*85853*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85855*/             OPC_EmitInteger, MVT::i32, 0, 
/*85858*/             OPC_EmitInteger, MVT::i32, 0, 
/*85861*/             OPC_EmitInteger, MVT::i32, 1, 
/*85864*/             OPC_EmitInteger, MVT::i32, 0, 
/*85867*/             OPC_EmitInteger, MVT::i32, 0, 
/*85870*/             OPC_EmitInteger, MVT::i32, 0, 
/*85873*/             OPC_EmitInteger, MVT::i32, 0, 
/*85876*/             OPC_EmitInteger, MVT::i32, 0, 
/*85879*/             OPC_EmitInteger, MVT::i32, 0, 
/*85882*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85894*/             OPC_EmitInteger, MVT::i32, 0, 
/*85897*/             OPC_EmitInteger, MVT::i32, 0, 
/*85900*/             OPC_EmitInteger, MVT::i32, 0, 
/*85903*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85915*/             OPC_EmitInteger, MVT::i32, 1, 
/*85918*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85921*/             OPC_EmitInteger, MVT::i32, 0, 
/*85924*/             OPC_EmitInteger, MVT::i32, 0, 
/*85927*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*85953*/           /*Scope*/ 11, /*->85965*/
/*85954*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85956*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*85965*/           0, /*End of Scope*/
/*85966*/         /*SwitchType*/ 10, MVT::i16,// ->85978
/*85968*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*85970*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*85978*/         /*SwitchType*/ 70, MVT::v2i16,// ->86050
/*85980*/           OPC_Scope, 33, /*->86015*/ // 2 children in Scope
/*85982*/             OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*85985*/             OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*85988*/             OPC_EmitInteger, MVT::i32, 0, 
/*85991*/             OPC_EmitInteger, MVT::i32, 0, 
/*85994*/             OPC_EmitInteger, MVT::i32, 0, 
/*85997*/             OPC_EmitInteger, MVT::i32, 0, 
/*86000*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*86015*/           /*Scope*/ 33, /*->86049*/
/*86016*/             OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*86019*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*86022*/             OPC_EmitInteger, MVT::i32, 0, 
/*86025*/             OPC_EmitInteger, MVT::i32, 0, 
/*86028*/             OPC_EmitInteger, MVT::i32, 0, 
/*86031*/             OPC_EmitInteger, MVT::i32, 0, 
/*86034*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*86049*/           0, /*End of Scope*/
/*86050*/         0, // EndSwitchType
/*86051*/       0, /*End of Scope*/
/*86052*/     0, /*End of Scope*/
/*86053*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->86083
/*86056*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*86057*/     OPC_RecordChild1, // #1 = $addr
/*86058*/     OPC_RecordChild2, // #2 = $chan
/*86059*/     OPC_MoveChild2,
/*86060*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86063*/     OPC_CheckType, MVT::i32,
/*86065*/     OPC_MoveParent,
/*86066*/     OPC_CheckType, MVT::i32,
/*86068*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*86070*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*86073*/     OPC_EmitMergeInputChains1_0,
/*86074*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*86083*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->86114
/*86086*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*86087*/     OPC_RecordChild1, // #1 = $val
/*86088*/     OPC_CheckChild1Type, MVT::i32,
/*86090*/     OPC_RecordChild2, // #2 = $addr
/*86091*/     OPC_RecordChild3, // #3 = $chan
/*86092*/     OPC_MoveChild3,
/*86093*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86096*/     OPC_CheckType, MVT::i32,
/*86098*/     OPC_MoveParent,
/*86099*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*86101*/     OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*86104*/     OPC_EmitMergeInputChains1_0,
/*86105*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*86114*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT),// ->86215
/*86117*/     OPC_RecordNode, // #0 = 'AMDGPUexport' chained node
/*86118*/     OPC_RecordChild1, // #1 = $tgt
/*86119*/     OPC_MoveChild1,
/*86120*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86123*/     OPC_CheckType, MVT::i8,
/*86125*/     OPC_MoveParent,
/*86126*/     OPC_RecordChild2, // #2 = $en
/*86127*/     OPC_MoveChild2,
/*86128*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86131*/     OPC_CheckType, MVT::i8,
/*86133*/     OPC_MoveParent,
/*86134*/     OPC_RecordChild3, // #3 = $src0
/*86135*/     OPC_Scope, 38, /*->86175*/ // 2 children in Scope
/*86137*/       OPC_CheckChild3Type, MVT::f32,
/*86139*/       OPC_RecordChild4, // #4 = $src1
/*86140*/       OPC_RecordChild5, // #5 = $src2
/*86141*/       OPC_RecordChild6, // #6 = $src3
/*86142*/       OPC_RecordChild7, // #7 = $compr
/*86143*/       OPC_MoveChild7,
/*86144*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86147*/       OPC_CheckType, MVT::i1,
/*86149*/       OPC_MoveParent,
/*86150*/       OPC_MoveChild, 8,
/*86152*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86155*/       OPC_RecordNode, // #8 = $vm
/*86156*/       OPC_CheckType, MVT::i1,
/*86158*/       OPC_MoveParent,
/*86159*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86161*/       OPC_EmitMergeInputChains1_0,
/*86162*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*86175*/     /*Scope*/ 38, /*->86214*/
/*86176*/       OPC_CheckChild3Type, MVT::i32,
/*86178*/       OPC_RecordChild4, // #4 = $src1
/*86179*/       OPC_RecordChild5, // #5 = $src2
/*86180*/       OPC_RecordChild6, // #6 = $src3
/*86181*/       OPC_RecordChild7, // #7 = $compr
/*86182*/       OPC_MoveChild7,
/*86183*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86186*/       OPC_CheckType, MVT::i1,
/*86188*/       OPC_MoveParent,
/*86189*/       OPC_MoveChild, 8,
/*86191*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86194*/       OPC_RecordNode, // #8 = $vm
/*86195*/       OPC_CheckType, MVT::i1,
/*86197*/       OPC_MoveParent,
/*86198*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86200*/       OPC_EmitMergeInputChains1_0,
/*86201*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*86214*/     0, /*End of Scope*/
/*86215*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT_DONE),// ->86316
/*86218*/     OPC_RecordNode, // #0 = 'AMDGPUexport_done' chained node
/*86219*/     OPC_RecordChild1, // #1 = $tgt
/*86220*/     OPC_MoveChild1,
/*86221*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86224*/     OPC_CheckType, MVT::i8,
/*86226*/     OPC_MoveParent,
/*86227*/     OPC_RecordChild2, // #2 = $en
/*86228*/     OPC_MoveChild2,
/*86229*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86232*/     OPC_CheckType, MVT::i8,
/*86234*/     OPC_MoveParent,
/*86235*/     OPC_RecordChild3, // #3 = $src0
/*86236*/     OPC_Scope, 38, /*->86276*/ // 2 children in Scope
/*86238*/       OPC_CheckChild3Type, MVT::f32,
/*86240*/       OPC_RecordChild4, // #4 = $src1
/*86241*/       OPC_RecordChild5, // #5 = $src2
/*86242*/       OPC_RecordChild6, // #6 = $src3
/*86243*/       OPC_RecordChild7, // #7 = $compr
/*86244*/       OPC_MoveChild7,
/*86245*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86248*/       OPC_CheckType, MVT::i1,
/*86250*/       OPC_MoveParent,
/*86251*/       OPC_MoveChild, 8,
/*86253*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86256*/       OPC_RecordNode, // #8 = $vm
/*86257*/       OPC_CheckType, MVT::i1,
/*86259*/       OPC_MoveParent,
/*86260*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86262*/       OPC_EmitMergeInputChains1_0,
/*86263*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*86276*/     /*Scope*/ 38, /*->86315*/
/*86277*/       OPC_CheckChild3Type, MVT::i32,
/*86279*/       OPC_RecordChild4, // #4 = $src1
/*86280*/       OPC_RecordChild5, // #5 = $src2
/*86281*/       OPC_RecordChild6, // #6 = $src3
/*86282*/       OPC_RecordChild7, // #7 = $compr
/*86283*/       OPC_MoveChild7,
/*86284*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86287*/       OPC_CheckType, MVT::i1,
/*86289*/       OPC_MoveParent,
/*86290*/       OPC_MoveChild, 8,
/*86292*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*86295*/       OPC_RecordNode, // #8 = $vm
/*86296*/       OPC_CheckType, MVT::i1,
/*86298*/       OPC_MoveParent,
/*86299*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86301*/       OPC_EmitMergeInputChains1_0,
/*86302*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*86315*/     0, /*End of Scope*/
/*86316*/   /*SwitchOpcode*/ 127|128,10/*1407*/, TARGET_VAL(ISD::SMAX),// ->87727
/*86320*/     OPC_Scope, 126|128,8/*1150*/, /*->87473*/ // 4 children in Scope
/*86323*/       OPC_MoveChild0,
/*86324*/       OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*86327*/       OPC_Scope, 16|128,2/*272*/, /*->86602*/ // 5 children in Scope
/*86330*/         OPC_RecordChild0, // #0 = $src0
/*86331*/         OPC_RecordChild1, // #1 = $src1
/*86332*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86334*/         OPC_MoveParent,
/*86335*/         OPC_MoveChild1,
/*86336*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*86339*/         OPC_Scope, 91, /*->86432*/ // 4 children in Scope
/*86341*/           OPC_MoveChild0,
/*86342*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*86345*/           OPC_Scope, 59, /*->86406*/ // 2 children in Scope
/*86347*/             OPC_CheckChild0Same, 0,
/*86349*/             OPC_CheckChild1Same, 1,
/*86351*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86353*/             OPC_MoveParent,
/*86354*/             OPC_RecordChild1, // #2 = $src2
/*86355*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86357*/             OPC_MoveParent,
/*86358*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->86372
/*86361*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86363*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86372*/             /*SwitchType*/ 31, MVT::i16,// ->86405
/*86374*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86376*/               OPC_EmitInteger, MVT::i32, 0, 
/*86379*/               OPC_EmitInteger, MVT::i32, 0, 
/*86382*/               OPC_EmitInteger, MVT::i32, 0, 
/*86385*/               OPC_EmitInteger, MVT::i1, 0, 
/*86388*/               OPC_EmitInteger, MVT::i32, 0, 
/*86391*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*86405*/             0, // EndSwitchType
/*86406*/           /*Scope*/ 24, /*->86431*/
/*86407*/             OPC_CheckChild0Same, 1,
/*86409*/             OPC_CheckChild1Same, 0,
/*86411*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86413*/             OPC_MoveParent,
/*86414*/             OPC_RecordChild1, // #2 = $src2
/*86415*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86417*/             OPC_MoveParent,
/*86418*/             OPC_CheckType, MVT::i32,
/*86420*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86422*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86431*/           0, /*End of Scope*/
/*86432*/         /*Scope*/ 55, /*->86488*/
/*86433*/           OPC_RecordChild0, // #2 = $src2
/*86434*/           OPC_MoveChild1,
/*86435*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*86438*/           OPC_Scope, 23, /*->86463*/ // 2 children in Scope
/*86440*/             OPC_CheckChild0Same, 0,
/*86442*/             OPC_CheckChild1Same, 1,
/*86444*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86446*/             OPC_MoveParent,
/*86447*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86449*/             OPC_MoveParent,
/*86450*/             OPC_CheckType, MVT::i32,
/*86452*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86454*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86463*/           /*Scope*/ 23, /*->86487*/
/*86464*/             OPC_CheckChild0Same, 1,
/*86466*/             OPC_CheckChild1Same, 0,
/*86468*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86470*/             OPC_MoveParent,
/*86471*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86473*/             OPC_MoveParent,
/*86474*/             OPC_CheckType, MVT::i32,
/*86476*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86478*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86487*/           0, /*End of Scope*/
/*86488*/         /*Scope*/ 56, /*->86545*/
/*86489*/           OPC_MoveChild0,
/*86490*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*86493*/           OPC_Scope, 24, /*->86519*/ // 2 children in Scope
/*86495*/             OPC_CheckChild0Same, 1,
/*86497*/             OPC_CheckChild1Same, 0,
/*86499*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86501*/             OPC_MoveParent,
/*86502*/             OPC_RecordChild1, // #2 = $src2
/*86503*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86505*/             OPC_MoveParent,
/*86506*/             OPC_CheckType, MVT::i32,
/*86508*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86510*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86519*/           /*Scope*/ 24, /*->86544*/
/*86520*/             OPC_CheckChild0Same, 0,
/*86522*/             OPC_CheckChild1Same, 1,
/*86524*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86526*/             OPC_MoveParent,
/*86527*/             OPC_RecordChild1, // #2 = $src2
/*86528*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86530*/             OPC_MoveParent,
/*86531*/             OPC_CheckType, MVT::i32,
/*86533*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86535*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86544*/           0, /*End of Scope*/
/*86545*/         /*Scope*/ 55, /*->86601*/
/*86546*/           OPC_RecordChild0, // #2 = $src2
/*86547*/           OPC_MoveChild1,
/*86548*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*86551*/           OPC_Scope, 23, /*->86576*/ // 2 children in Scope
/*86553*/             OPC_CheckChild0Same, 1,
/*86555*/             OPC_CheckChild1Same, 0,
/*86557*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86559*/             OPC_MoveParent,
/*86560*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86562*/             OPC_MoveParent,
/*86563*/             OPC_CheckType, MVT::i32,
/*86565*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86567*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86576*/           /*Scope*/ 23, /*->86600*/
/*86577*/             OPC_CheckChild0Same, 0,
/*86579*/             OPC_CheckChild1Same, 1,
/*86581*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86583*/             OPC_MoveParent,
/*86584*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86586*/             OPC_MoveParent,
/*86587*/             OPC_CheckType, MVT::i32,
/*86589*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86591*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86600*/           0, /*End of Scope*/
/*86601*/         0, /*End of Scope*/
/*86602*/       /*Scope*/ 95, /*->86698*/
/*86603*/         OPC_MoveChild0,
/*86604*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*86607*/         OPC_RecordChild0, // #0 = $src0
/*86608*/         OPC_RecordChild1, // #1 = $src1
/*86609*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86611*/         OPC_MoveParent,
/*86612*/         OPC_RecordChild1, // #2 = $src2
/*86613*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86615*/         OPC_MoveParent,
/*86616*/         OPC_MoveChild1,
/*86617*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*86620*/         OPC_Scope, 20, /*->86642*/ // 3 children in Scope
/*86622*/           OPC_CheckChild0Same, 0,
/*86624*/           OPC_CheckChild1Same, 1,
/*86626*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86628*/           OPC_MoveParent,
/*86629*/           OPC_CheckType, MVT::i32,
/*86631*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86633*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86642*/         /*Scope*/ 33, /*->86676*/
/*86643*/           OPC_CheckChild0Same, 1,
/*86645*/           OPC_CheckChild1Same, 0,
/*86647*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86649*/           OPC_MoveParent,
/*86650*/           OPC_CheckType, MVT::i32,
/*86652*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86654*/           OPC_Scope, 9, /*->86665*/ // 2 children in Scope
/*86656*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86665*/           /*Scope*/ 9, /*->86675*/
/*86666*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86675*/           0, /*End of Scope*/
/*86676*/         /*Scope*/ 20, /*->86697*/
/*86677*/           OPC_CheckChild0Same, 0,
/*86679*/           OPC_CheckChild1Same, 1,
/*86681*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86683*/           OPC_MoveParent,
/*86684*/           OPC_CheckType, MVT::i32,
/*86686*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86697*/         0, /*End of Scope*/
/*86698*/       /*Scope*/ 64|128,3/*448*/, /*->87148*/
/*86700*/         OPC_RecordChild0, // #0 = $src2
/*86701*/         OPC_Scope, 94, /*->86797*/ // 2 children in Scope
/*86703*/           OPC_MoveChild1,
/*86704*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*86707*/           OPC_RecordChild0, // #1 = $src0
/*86708*/           OPC_RecordChild1, // #2 = $src1
/*86709*/           OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86711*/           OPC_MoveParent,
/*86712*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86714*/           OPC_MoveParent,
/*86715*/           OPC_MoveChild1,
/*86716*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*86719*/           OPC_Scope, 20, /*->86741*/ // 3 children in Scope
/*86721*/             OPC_CheckChild0Same, 1,
/*86723*/             OPC_CheckChild1Same, 2,
/*86725*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86727*/             OPC_MoveParent,
/*86728*/             OPC_CheckType, MVT::i32,
/*86730*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86732*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86741*/           /*Scope*/ 33, /*->86775*/
/*86742*/             OPC_CheckChild0Same, 2,
/*86744*/             OPC_CheckChild1Same, 1,
/*86746*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86748*/             OPC_MoveParent,
/*86749*/             OPC_CheckType, MVT::i32,
/*86751*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86753*/             OPC_Scope, 9, /*->86764*/ // 2 children in Scope
/*86755*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86764*/             /*Scope*/ 9, /*->86774*/
/*86765*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86774*/             0, /*End of Scope*/
/*86775*/           /*Scope*/ 20, /*->86796*/
/*86776*/             OPC_CheckChild0Same, 1,
/*86778*/             OPC_CheckChild1Same, 2,
/*86780*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86782*/             OPC_MoveParent,
/*86783*/             OPC_CheckType, MVT::i32,
/*86785*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86787*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86796*/           0, /*End of Scope*/
/*86797*/         /*Scope*/ 92|128,2/*348*/, /*->87147*/
/*86799*/           OPC_RecordChild1, // #1 = $src1
/*86800*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86802*/           OPC_MoveParent,
/*86803*/           OPC_MoveChild1,
/*86804*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*86807*/           OPC_Scope, 48, /*->86857*/ // 4 children in Scope
/*86809*/             OPC_MoveChild0,
/*86810*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*86813*/             OPC_CheckChild0Same, 1,
/*86815*/             OPC_CheckChild1Same, 0,
/*86817*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86819*/             OPC_MoveParent,
/*86820*/             OPC_RecordChild1, // #2 = $src2
/*86821*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86823*/             OPC_MoveParent,
/*86824*/             OPC_CheckType, MVT::i16,
/*86826*/             OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86828*/             OPC_EmitInteger, MVT::i32, 0, 
/*86831*/             OPC_EmitInteger, MVT::i32, 0, 
/*86834*/             OPC_EmitInteger, MVT::i32, 0, 
/*86837*/             OPC_EmitInteger, MVT::i1, 0, 
/*86840*/             OPC_EmitInteger, MVT::i32, 0, 
/*86843*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*86857*/           /*Scope*/ 95, /*->86953*/
/*86858*/             OPC_RecordChild0, // #2 = $src2
/*86859*/             OPC_MoveChild1,
/*86860*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*86863*/             OPC_Scope, 43, /*->86908*/ // 2 children in Scope
/*86865*/               OPC_CheckChild0Same, 0,
/*86867*/               OPC_CheckChild1Same, 1,
/*86869*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86871*/               OPC_MoveParent,
/*86872*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86874*/               OPC_MoveParent,
/*86875*/               OPC_CheckType, MVT::i16,
/*86877*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86879*/               OPC_EmitInteger, MVT::i32, 0, 
/*86882*/               OPC_EmitInteger, MVT::i32, 0, 
/*86885*/               OPC_EmitInteger, MVT::i32, 0, 
/*86888*/               OPC_EmitInteger, MVT::i1, 0, 
/*86891*/               OPC_EmitInteger, MVT::i32, 0, 
/*86894*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*86908*/             /*Scope*/ 43, /*->86952*/
/*86909*/               OPC_CheckChild0Same, 1,
/*86911*/               OPC_CheckChild1Same, 0,
/*86913*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86915*/               OPC_MoveParent,
/*86916*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86918*/               OPC_MoveParent,
/*86919*/               OPC_CheckType, MVT::i16,
/*86921*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86923*/               OPC_EmitInteger, MVT::i32, 0, 
/*86926*/               OPC_EmitInteger, MVT::i32, 0, 
/*86929*/               OPC_EmitInteger, MVT::i32, 0, 
/*86932*/               OPC_EmitInteger, MVT::i1, 0, 
/*86935*/               OPC_EmitInteger, MVT::i32, 0, 
/*86938*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*86952*/             0, /*End of Scope*/
/*86953*/           /*Scope*/ 96, /*->87050*/
/*86954*/             OPC_MoveChild0,
/*86955*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*86958*/             OPC_Scope, 44, /*->87004*/ // 2 children in Scope
/*86960*/               OPC_CheckChild0Same, 1,
/*86962*/               OPC_CheckChild1Same, 0,
/*86964*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*86966*/               OPC_MoveParent,
/*86967*/               OPC_RecordChild1, // #2 = $src2
/*86968*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*86970*/               OPC_MoveParent,
/*86971*/               OPC_CheckType, MVT::i16,
/*86973*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86975*/               OPC_EmitInteger, MVT::i32, 0, 
/*86978*/               OPC_EmitInteger, MVT::i32, 0, 
/*86981*/               OPC_EmitInteger, MVT::i32, 0, 
/*86984*/               OPC_EmitInteger, MVT::i1, 0, 
/*86987*/               OPC_EmitInteger, MVT::i32, 0, 
/*86990*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87004*/             /*Scope*/ 44, /*->87049*/
/*87005*/               OPC_CheckChild0Same, 0,
/*87007*/               OPC_CheckChild1Same, 1,
/*87009*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*87011*/               OPC_MoveParent,
/*87012*/               OPC_RecordChild1, // #2 = $src2
/*87013*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87015*/               OPC_MoveParent,
/*87016*/               OPC_CheckType, MVT::i16,
/*87018*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87020*/               OPC_EmitInteger, MVT::i32, 0, 
/*87023*/               OPC_EmitInteger, MVT::i32, 0, 
/*87026*/               OPC_EmitInteger, MVT::i32, 0, 
/*87029*/               OPC_EmitInteger, MVT::i1, 0, 
/*87032*/               OPC_EmitInteger, MVT::i32, 0, 
/*87035*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87049*/             0, /*End of Scope*/
/*87050*/           /*Scope*/ 95, /*->87146*/
/*87051*/             OPC_RecordChild0, // #2 = $src2
/*87052*/             OPC_MoveChild1,
/*87053*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*87056*/             OPC_Scope, 43, /*->87101*/ // 2 children in Scope
/*87058*/               OPC_CheckChild0Same, 1,
/*87060*/               OPC_CheckChild1Same, 0,
/*87062*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*87064*/               OPC_MoveParent,
/*87065*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87067*/               OPC_MoveParent,
/*87068*/               OPC_CheckType, MVT::i16,
/*87070*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87072*/               OPC_EmitInteger, MVT::i32, 0, 
/*87075*/               OPC_EmitInteger, MVT::i32, 0, 
/*87078*/               OPC_EmitInteger, MVT::i32, 0, 
/*87081*/               OPC_EmitInteger, MVT::i1, 0, 
/*87084*/               OPC_EmitInteger, MVT::i32, 0, 
/*87087*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87101*/             /*Scope*/ 43, /*->87145*/
/*87102*/               OPC_CheckChild0Same, 0,
/*87104*/               OPC_CheckChild1Same, 1,
/*87106*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*87108*/               OPC_MoveParent,
/*87109*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87111*/               OPC_MoveParent,
/*87112*/               OPC_CheckType, MVT::i16,
/*87114*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87116*/               OPC_EmitInteger, MVT::i32, 0, 
/*87119*/               OPC_EmitInteger, MVT::i32, 0, 
/*87122*/               OPC_EmitInteger, MVT::i32, 0, 
/*87125*/               OPC_EmitInteger, MVT::i1, 0, 
/*87128*/               OPC_EmitInteger, MVT::i32, 0, 
/*87131*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87145*/             0, /*End of Scope*/
/*87146*/           0, /*End of Scope*/
/*87147*/         0, /*End of Scope*/
/*87148*/       /*Scope*/ 32|128,1/*160*/, /*->87310*/
/*87150*/         OPC_MoveChild0,
/*87151*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*87154*/         OPC_RecordChild0, // #0 = $src0
/*87155*/         OPC_RecordChild1, // #1 = $src1
/*87156*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*87158*/         OPC_MoveParent,
/*87159*/         OPC_RecordChild1, // #2 = $src2
/*87160*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87162*/         OPC_MoveParent,
/*87163*/         OPC_MoveChild1,
/*87164*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*87167*/         OPC_Scope, 40, /*->87209*/ // 3 children in Scope
/*87169*/           OPC_CheckChild0Same, 0,
/*87171*/           OPC_CheckChild1Same, 1,
/*87173*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87175*/           OPC_MoveParent,
/*87176*/           OPC_CheckType, MVT::i16,
/*87178*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87180*/           OPC_EmitInteger, MVT::i32, 0, 
/*87183*/           OPC_EmitInteger, MVT::i32, 0, 
/*87186*/           OPC_EmitInteger, MVT::i32, 0, 
/*87189*/           OPC_EmitInteger, MVT::i1, 0, 
/*87192*/           OPC_EmitInteger, MVT::i32, 0, 
/*87195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87209*/         /*Scope*/ 58, /*->87268*/
/*87210*/           OPC_CheckChild0Same, 1,
/*87212*/           OPC_CheckChild1Same, 0,
/*87214*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87216*/           OPC_MoveParent,
/*87217*/           OPC_CheckType, MVT::i16,
/*87219*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87221*/           OPC_EmitInteger, MVT::i32, 0, 
/*87224*/           OPC_EmitInteger, MVT::i32, 0, 
/*87227*/           OPC_EmitInteger, MVT::i32, 0, 
/*87230*/           OPC_EmitInteger, MVT::i1, 0, 
/*87233*/           OPC_EmitInteger, MVT::i32, 0, 
/*87236*/           OPC_Scope, 14, /*->87252*/ // 2 children in Scope
/*87238*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87252*/           /*Scope*/ 14, /*->87267*/
/*87253*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87267*/           0, /*End of Scope*/
/*87268*/         /*Scope*/ 40, /*->87309*/
/*87269*/           OPC_CheckChild0Same, 0,
/*87271*/           OPC_CheckChild1Same, 1,
/*87273*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87275*/           OPC_MoveParent,
/*87276*/           OPC_CheckType, MVT::i16,
/*87278*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87280*/           OPC_EmitInteger, MVT::i32, 0, 
/*87283*/           OPC_EmitInteger, MVT::i32, 0, 
/*87286*/           OPC_EmitInteger, MVT::i32, 0, 
/*87289*/           OPC_EmitInteger, MVT::i1, 0, 
/*87292*/           OPC_EmitInteger, MVT::i32, 0, 
/*87295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87309*/         0, /*End of Scope*/
/*87310*/       /*Scope*/ 32|128,1/*160*/, /*->87472*/
/*87312*/         OPC_RecordChild0, // #0 = $src2
/*87313*/         OPC_MoveChild1,
/*87314*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*87317*/         OPC_RecordChild0, // #1 = $src0
/*87318*/         OPC_RecordChild1, // #2 = $src1
/*87319*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*87321*/         OPC_MoveParent,
/*87322*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87324*/         OPC_MoveParent,
/*87325*/         OPC_MoveChild1,
/*87326*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*87329*/         OPC_Scope, 40, /*->87371*/ // 3 children in Scope
/*87331*/           OPC_CheckChild0Same, 1,
/*87333*/           OPC_CheckChild1Same, 2,
/*87335*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87337*/           OPC_MoveParent,
/*87338*/           OPC_CheckType, MVT::i16,
/*87340*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87342*/           OPC_EmitInteger, MVT::i32, 0, 
/*87345*/           OPC_EmitInteger, MVT::i32, 0, 
/*87348*/           OPC_EmitInteger, MVT::i32, 0, 
/*87351*/           OPC_EmitInteger, MVT::i1, 0, 
/*87354*/           OPC_EmitInteger, MVT::i32, 0, 
/*87357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87371*/         /*Scope*/ 58, /*->87430*/
/*87372*/           OPC_CheckChild0Same, 2,
/*87374*/           OPC_CheckChild1Same, 1,
/*87376*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87378*/           OPC_MoveParent,
/*87379*/           OPC_CheckType, MVT::i16,
/*87381*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87383*/           OPC_EmitInteger, MVT::i32, 0, 
/*87386*/           OPC_EmitInteger, MVT::i32, 0, 
/*87389*/           OPC_EmitInteger, MVT::i32, 0, 
/*87392*/           OPC_EmitInteger, MVT::i1, 0, 
/*87395*/           OPC_EmitInteger, MVT::i32, 0, 
/*87398*/           OPC_Scope, 14, /*->87414*/ // 2 children in Scope
/*87400*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87414*/           /*Scope*/ 14, /*->87429*/
/*87415*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 2, 4, 1, 5, 0, 6, 7, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87429*/           0, /*End of Scope*/
/*87430*/         /*Scope*/ 40, /*->87471*/
/*87431*/           OPC_CheckChild0Same, 1,
/*87433*/           OPC_CheckChild1Same, 2,
/*87435*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*87437*/           OPC_MoveParent,
/*87438*/           OPC_CheckType, MVT::i16,
/*87440*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87442*/           OPC_EmitInteger, MVT::i32, 0, 
/*87445*/           OPC_EmitInteger, MVT::i32, 0, 
/*87448*/           OPC_EmitInteger, MVT::i32, 0, 
/*87451*/           OPC_EmitInteger, MVT::i1, 0, 
/*87454*/           OPC_EmitInteger, MVT::i32, 0, 
/*87457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 8/*#Ops*/, 3, 2, 4, 1, 5, 0, 6, 7, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87471*/         0, /*End of Scope*/
/*87472*/       0, /*End of Scope*/
/*87473*/     /*Scope*/ 22, /*->87496*/
/*87474*/       OPC_RecordChild0, // #0 = $x
/*87475*/       OPC_MoveChild1,
/*87476*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*87479*/       OPC_CheckChild0Integer, 0, 
/*87481*/       OPC_CheckChild1Same, 0,
/*87483*/       OPC_MoveParent,
/*87484*/       OPC_CheckType, MVT::i32,
/*87486*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87488*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*87496*/     /*Scope*/ 22, /*->87519*/
/*87497*/       OPC_MoveChild0,
/*87498*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*87501*/       OPC_CheckChild0Integer, 0, 
/*87503*/       OPC_RecordChild1, // #0 = $x
/*87504*/       OPC_MoveParent,
/*87505*/       OPC_CheckChild1Same, 0,
/*87507*/       OPC_CheckType, MVT::i32,
/*87509*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87511*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 (sub:i32 0:i32, i32:i32:$x), i32:i32:$x) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*87519*/     /*Scope*/ 77|128,1/*205*/, /*->87726*/
/*87521*/       OPC_RecordChild0, // #0 = $src0
/*87522*/       OPC_RecordChild1, // #1 = $src1
/*87523*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->87641
/*87526*/         OPC_Scope, 100, /*->87628*/ // 2 children in Scope
/*87528*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87530*/           OPC_EmitInteger, MVT::i32, 0, 
/*87533*/           OPC_EmitInteger, MVT::i32, 0, 
/*87536*/           OPC_EmitInteger, MVT::i32, 1, 
/*87539*/           OPC_EmitInteger, MVT::i32, 0, 
/*87542*/           OPC_EmitInteger, MVT::i32, 0, 
/*87545*/           OPC_EmitInteger, MVT::i32, 0, 
/*87548*/           OPC_EmitInteger, MVT::i32, 0, 
/*87551*/           OPC_EmitInteger, MVT::i32, 0, 
/*87554*/           OPC_EmitInteger, MVT::i32, 0, 
/*87557*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87569*/           OPC_EmitInteger, MVT::i32, 0, 
/*87572*/           OPC_EmitInteger, MVT::i32, 0, 
/*87575*/           OPC_EmitInteger, MVT::i32, 0, 
/*87578*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87590*/           OPC_EmitInteger, MVT::i32, 1, 
/*87593*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*87596*/           OPC_EmitInteger, MVT::i32, 0, 
/*87599*/           OPC_EmitInteger, MVT::i32, 0, 
/*87602*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*87628*/         /*Scope*/ 11, /*->87640*/
/*87629*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87631*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*87640*/         0, /*End of Scope*/
/*87641*/       /*SwitchType*/ 10, MVT::i16,// ->87653
/*87643*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*87645*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*87653*/       /*SwitchType*/ 70, MVT::v2i16,// ->87725
/*87655*/         OPC_Scope, 33, /*->87690*/ // 2 children in Scope
/*87657*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*87660*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*87663*/           OPC_EmitInteger, MVT::i32, 0, 
/*87666*/           OPC_EmitInteger, MVT::i32, 0, 
/*87669*/           OPC_EmitInteger, MVT::i32, 0, 
/*87672*/           OPC_EmitInteger, MVT::i32, 0, 
/*87675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*87690*/         /*Scope*/ 33, /*->87724*/
/*87691*/           OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*87694*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*87697*/           OPC_EmitInteger, MVT::i32, 0, 
/*87700*/           OPC_EmitInteger, MVT::i32, 0, 
/*87703*/           OPC_EmitInteger, MVT::i32, 0, 
/*87706*/           OPC_EmitInteger, MVT::i32, 0, 
/*87709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*87724*/         0, /*End of Scope*/
/*87725*/       0, // EndSwitchType
/*87726*/     0, /*End of Scope*/
/*87727*/   /*SwitchOpcode*/ 81|128,10/*1361*/, TARGET_VAL(ISD::UMAX),// ->89092
/*87731*/     OPC_Scope, 126|128,8/*1150*/, /*->88884*/ // 2 children in Scope
/*87734*/       OPC_MoveChild0,
/*87735*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*87738*/       OPC_Scope, 16|128,2/*272*/, /*->88013*/ // 5 children in Scope
/*87741*/         OPC_RecordChild0, // #0 = $src0
/*87742*/         OPC_RecordChild1, // #1 = $src1
/*87743*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*87745*/         OPC_MoveParent,
/*87746*/         OPC_MoveChild1,
/*87747*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*87750*/         OPC_Scope, 91, /*->87843*/ // 4 children in Scope
/*87752*/           OPC_MoveChild0,
/*87753*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*87756*/           OPC_Scope, 59, /*->87817*/ // 2 children in Scope
/*87758*/             OPC_CheckChild0Same, 0,
/*87760*/             OPC_CheckChild1Same, 1,
/*87762*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*87764*/             OPC_MoveParent,
/*87765*/             OPC_RecordChild1, // #2 = $src2
/*87766*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*87768*/             OPC_MoveParent,
/*87769*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->87783
/*87772*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87774*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*87783*/             /*SwitchType*/ 31, MVT::i16,// ->87816
/*87785*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*87787*/               OPC_EmitInteger, MVT::i32, 0, 
/*87790*/               OPC_EmitInteger, MVT::i32, 0, 
/*87793*/               OPC_EmitInteger, MVT::i32, 0, 
/*87796*/               OPC_EmitInteger, MVT::i1, 0, 
/*87799*/               OPC_EmitInteger, MVT::i32, 0, 
/*87802*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*87816*/             0, // EndSwitchType
/*87817*/           /*Scope*/ 24, /*->87842*/
/*87818*/             OPC_CheckChild0Same, 1,
/*87820*/             OPC_CheckChild1Same, 0,
/*87822*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*87824*/             OPC_MoveParent,
/*87825*/             OPC_RecordChild1, // #2 = $src2
/*87826*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*87828*/             OPC_MoveParent,
/*87829*/             OPC_CheckType, MVT::i32,
/*87831*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87833*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*87842*/           0, /*End of Scope*/
/*87843*/         /*Scope*/ 55, /*->87899*/
/*87844*/           OPC_RecordChild0, // #2 = $src2
/*87845*/           OPC_MoveChild1,
/*87846*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*87849*/           OPC_Scope, 23, /*->87874*/ // 2 children in Scope
/*87851*/             OPC_CheckChild0Same, 0,
/*87853*/             OPC_CheckChild1Same, 1,
/*87855*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*87857*/             OPC_MoveParent,
/*87858*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*87860*/             OPC_MoveParent,
/*87861*/             OPC_CheckType, MVT::i32,
/*87863*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87865*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*87874*/           /*Scope*/ 23, /*->87898*/
/*87875*/             OPC_CheckChild0Same, 1,
/*87877*/             OPC_CheckChild1Same, 0,
/*87879*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*87881*/             OPC_MoveParent,
/*87882*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*87884*/             OPC_MoveParent,
/*87885*/             OPC_CheckType, MVT::i32,
/*87887*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87889*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*87898*/           0, /*End of Scope*/
/*87899*/         /*Scope*/ 56, /*->87956*/
/*87900*/           OPC_MoveChild0,
/*87901*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*87904*/           OPC_Scope, 24, /*->87930*/ // 2 children in Scope
/*87906*/             OPC_CheckChild0Same, 1,
/*87908*/             OPC_CheckChild1Same, 0,
/*87910*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*87912*/             OPC_MoveParent,
/*87913*/             OPC_RecordChild1, // #2 = $src2
/*87914*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*87916*/             OPC_MoveParent,
/*87917*/             OPC_CheckType, MVT::i32,
/*87919*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87921*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*87930*/           /*Scope*/ 24, /*->87955*/
/*87931*/             OPC_CheckChild0Same, 0,
/*87933*/             OPC_CheckChild1Same, 1,
/*87935*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*87937*/             OPC_MoveParent,
/*87938*/             OPC_RecordChild1, // #2 = $src2
/*87939*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*87941*/             OPC_MoveParent,
/*87942*/             OPC_CheckType, MVT::i32,
/*87944*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87946*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*87955*/           0, /*End of Scope*/
/*87956*/         /*Scope*/ 55, /*->88012*/
/*87957*/           OPC_RecordChild0, // #2 = $src2
/*87958*/           OPC_MoveChild1,
/*87959*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*87962*/           OPC_Scope, 23, /*->87987*/ // 2 children in Scope
/*87964*/             OPC_CheckChild0Same, 1,
/*87966*/             OPC_CheckChild1Same, 0,
/*87968*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*87970*/             OPC_MoveParent,
/*87971*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*87973*/             OPC_MoveParent,
/*87974*/             OPC_CheckType, MVT::i32,
/*87976*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87978*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*87987*/           /*Scope*/ 23, /*->88011*/
/*87988*/             OPC_CheckChild0Same, 0,
/*87990*/             OPC_CheckChild1Same, 1,
/*87992*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*87994*/             OPC_MoveParent,
/*87995*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*87997*/             OPC_MoveParent,
/*87998*/             OPC_CheckType, MVT::i32,
/*88000*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88002*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*88011*/           0, /*End of Scope*/
/*88012*/         0, /*End of Scope*/
/*88013*/       /*Scope*/ 95, /*->88109*/
/*88014*/         OPC_MoveChild0,
/*88015*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*88018*/         OPC_RecordChild0, // #0 = $src0
/*88019*/         OPC_RecordChild1, // #1 = $src1
/*88020*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88022*/         OPC_MoveParent,
/*88023*/         OPC_RecordChild1, // #2 = $src2
/*88024*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88026*/         OPC_MoveParent,
/*88027*/         OPC_MoveChild1,
/*88028*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*88031*/         OPC_Scope, 20, /*->88053*/ // 3 children in Scope
/*88033*/           OPC_CheckChild0Same, 0,
/*88035*/           OPC_CheckChild1Same, 1,
/*88037*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88039*/           OPC_MoveParent,
/*88040*/           OPC_CheckType, MVT::i32,
/*88042*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*88053*/         /*Scope*/ 33, /*->88087*/
/*88054*/           OPC_CheckChild0Same, 1,
/*88056*/           OPC_CheckChild1Same, 0,
/*88058*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88060*/           OPC_MoveParent,
/*88061*/           OPC_CheckType, MVT::i32,
/*88063*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88065*/           OPC_Scope, 9, /*->88076*/ // 2 children in Scope
/*88067*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*88076*/           /*Scope*/ 9, /*->88086*/
/*88077*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*88086*/           0, /*End of Scope*/
/*88087*/         /*Scope*/ 20, /*->88108*/
/*88088*/           OPC_CheckChild0Same, 0,
/*88090*/           OPC_CheckChild1Same, 1,
/*88092*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88094*/           OPC_MoveParent,
/*88095*/           OPC_CheckType, MVT::i32,
/*88097*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88099*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*88108*/         0, /*End of Scope*/
/*88109*/       /*Scope*/ 64|128,3/*448*/, /*->88559*/
/*88111*/         OPC_RecordChild0, // #0 = $src2
/*88112*/         OPC_Scope, 94, /*->88208*/ // 2 children in Scope
/*88114*/           OPC_MoveChild1,
/*88115*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*88118*/           OPC_RecordChild0, // #1 = $src0
/*88119*/           OPC_RecordChild1, // #2 = $src1
/*88120*/           OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88122*/           OPC_MoveParent,
/*88123*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88125*/           OPC_MoveParent,
/*88126*/           OPC_MoveChild1,
/*88127*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*88130*/           OPC_Scope, 20, /*->88152*/ // 3 children in Scope
/*88132*/             OPC_CheckChild0Same, 1,
/*88134*/             OPC_CheckChild1Same, 2,
/*88136*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88138*/             OPC_MoveParent,
/*88139*/             OPC_CheckType, MVT::i32,
/*88141*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88143*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*88152*/           /*Scope*/ 33, /*->88186*/
/*88153*/             OPC_CheckChild0Same, 2,
/*88155*/             OPC_CheckChild1Same, 1,
/*88157*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88159*/             OPC_MoveParent,
/*88160*/             OPC_CheckType, MVT::i32,
/*88162*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88164*/             OPC_Scope, 9, /*->88175*/ // 2 children in Scope
/*88166*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*88175*/             /*Scope*/ 9, /*->88185*/
/*88176*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*88185*/             0, /*End of Scope*/
/*88186*/           /*Scope*/ 20, /*->88207*/
/*88187*/             OPC_CheckChild0Same, 1,
/*88189*/             OPC_CheckChild1Same, 2,
/*88191*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88193*/             OPC_MoveParent,
/*88194*/             OPC_CheckType, MVT::i32,
/*88196*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88198*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*88207*/           0, /*End of Scope*/
/*88208*/         /*Scope*/ 92|128,2/*348*/, /*->88558*/
/*88210*/           OPC_RecordChild1, // #1 = $src1
/*88211*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88213*/           OPC_MoveParent,
/*88214*/           OPC_MoveChild1,
/*88215*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*88218*/           OPC_Scope, 48, /*->88268*/ // 4 children in Scope
/*88220*/             OPC_MoveChild0,
/*88221*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*88224*/             OPC_CheckChild0Same, 1,
/*88226*/             OPC_CheckChild1Same, 0,
/*88228*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88230*/             OPC_MoveParent,
/*88231*/             OPC_RecordChild1, // #2 = $src2
/*88232*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88234*/             OPC_MoveParent,
/*88235*/             OPC_CheckType, MVT::i16,
/*88237*/             OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88239*/             OPC_EmitInteger, MVT::i32, 0, 
/*88242*/             OPC_EmitInteger, MVT::i32, 0, 
/*88245*/             OPC_EmitInteger, MVT::i32, 0, 
/*88248*/             OPC_EmitInteger, MVT::i1, 0, 
/*88251*/             OPC_EmitInteger, MVT::i32, 0, 
/*88254*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88268*/           /*Scope*/ 95, /*->88364*/
/*88269*/             OPC_RecordChild0, // #2 = $src2
/*88270*/             OPC_MoveChild1,
/*88271*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*88274*/             OPC_Scope, 43, /*->88319*/ // 2 children in Scope
/*88276*/               OPC_CheckChild0Same, 0,
/*88278*/               OPC_CheckChild1Same, 1,
/*88280*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88282*/               OPC_MoveParent,
/*88283*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88285*/               OPC_MoveParent,
/*88286*/               OPC_CheckType, MVT::i16,
/*88288*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88290*/               OPC_EmitInteger, MVT::i32, 0, 
/*88293*/               OPC_EmitInteger, MVT::i32, 0, 
/*88296*/               OPC_EmitInteger, MVT::i32, 0, 
/*88299*/               OPC_EmitInteger, MVT::i1, 0, 
/*88302*/               OPC_EmitInteger, MVT::i32, 0, 
/*88305*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88319*/             /*Scope*/ 43, /*->88363*/
/*88320*/               OPC_CheckChild0Same, 1,
/*88322*/               OPC_CheckChild1Same, 0,
/*88324*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88326*/               OPC_MoveParent,
/*88327*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88329*/               OPC_MoveParent,
/*88330*/               OPC_CheckType, MVT::i16,
/*88332*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88334*/               OPC_EmitInteger, MVT::i32, 0, 
/*88337*/               OPC_EmitInteger, MVT::i32, 0, 
/*88340*/               OPC_EmitInteger, MVT::i32, 0, 
/*88343*/               OPC_EmitInteger, MVT::i1, 0, 
/*88346*/               OPC_EmitInteger, MVT::i32, 0, 
/*88349*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88363*/             0, /*End of Scope*/
/*88364*/           /*Scope*/ 96, /*->88461*/
/*88365*/             OPC_MoveChild0,
/*88366*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*88369*/             OPC_Scope, 44, /*->88415*/ // 2 children in Scope
/*88371*/               OPC_CheckChild0Same, 1,
/*88373*/               OPC_CheckChild1Same, 0,
/*88375*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88377*/               OPC_MoveParent,
/*88378*/               OPC_RecordChild1, // #2 = $src2
/*88379*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88381*/               OPC_MoveParent,
/*88382*/               OPC_CheckType, MVT::i16,
/*88384*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88386*/               OPC_EmitInteger, MVT::i32, 0, 
/*88389*/               OPC_EmitInteger, MVT::i32, 0, 
/*88392*/               OPC_EmitInteger, MVT::i32, 0, 
/*88395*/               OPC_EmitInteger, MVT::i1, 0, 
/*88398*/               OPC_EmitInteger, MVT::i32, 0, 
/*88401*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88415*/             /*Scope*/ 44, /*->88460*/
/*88416*/               OPC_CheckChild0Same, 0,
/*88418*/               OPC_CheckChild1Same, 1,
/*88420*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88422*/               OPC_MoveParent,
/*88423*/               OPC_RecordChild1, // #2 = $src2
/*88424*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88426*/               OPC_MoveParent,
/*88427*/               OPC_CheckType, MVT::i16,
/*88429*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88431*/               OPC_EmitInteger, MVT::i32, 0, 
/*88434*/               OPC_EmitInteger, MVT::i32, 0, 
/*88437*/               OPC_EmitInteger, MVT::i32, 0, 
/*88440*/               OPC_EmitInteger, MVT::i1, 0, 
/*88443*/               OPC_EmitInteger, MVT::i32, 0, 
/*88446*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88460*/             0, /*End of Scope*/
/*88461*/           /*Scope*/ 95, /*->88557*/
/*88462*/             OPC_RecordChild0, // #2 = $src2
/*88463*/             OPC_MoveChild1,
/*88464*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*88467*/             OPC_Scope, 43, /*->88512*/ // 2 children in Scope
/*88469*/               OPC_CheckChild0Same, 1,
/*88471*/               OPC_CheckChild1Same, 0,
/*88473*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88475*/               OPC_MoveParent,
/*88476*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88478*/               OPC_MoveParent,
/*88479*/               OPC_CheckType, MVT::i16,
/*88481*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88483*/               OPC_EmitInteger, MVT::i32, 0, 
/*88486*/               OPC_EmitInteger, MVT::i32, 0, 
/*88489*/               OPC_EmitInteger, MVT::i32, 0, 
/*88492*/               OPC_EmitInteger, MVT::i1, 0, 
/*88495*/               OPC_EmitInteger, MVT::i32, 0, 
/*88498*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88512*/             /*Scope*/ 43, /*->88556*/
/*88513*/               OPC_CheckChild0Same, 0,
/*88515*/               OPC_CheckChild1Same, 1,
/*88517*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88519*/               OPC_MoveParent,
/*88520*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88522*/               OPC_MoveParent,
/*88523*/               OPC_CheckType, MVT::i16,
/*88525*/               OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88527*/               OPC_EmitInteger, MVT::i32, 0, 
/*88530*/               OPC_EmitInteger, MVT::i32, 0, 
/*88533*/               OPC_EmitInteger, MVT::i32, 0, 
/*88536*/               OPC_EmitInteger, MVT::i1, 0, 
/*88539*/               OPC_EmitInteger, MVT::i32, 0, 
/*88542*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88556*/             0, /*End of Scope*/
/*88557*/           0, /*End of Scope*/
/*88558*/         0, /*End of Scope*/
/*88559*/       /*Scope*/ 32|128,1/*160*/, /*->88721*/
/*88561*/         OPC_MoveChild0,
/*88562*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*88565*/         OPC_RecordChild0, // #0 = $src0
/*88566*/         OPC_RecordChild1, // #1 = $src1
/*88567*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88569*/         OPC_MoveParent,
/*88570*/         OPC_RecordChild1, // #2 = $src2
/*88571*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88573*/         OPC_MoveParent,
/*88574*/         OPC_MoveChild1,
/*88575*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*88578*/         OPC_Scope, 40, /*->88620*/ // 3 children in Scope
/*88580*/           OPC_CheckChild0Same, 0,
/*88582*/           OPC_CheckChild1Same, 1,
/*88584*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88586*/           OPC_MoveParent,
/*88587*/           OPC_CheckType, MVT::i16,
/*88589*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88591*/           OPC_EmitInteger, MVT::i32, 0, 
/*88594*/           OPC_EmitInteger, MVT::i32, 0, 
/*88597*/           OPC_EmitInteger, MVT::i32, 0, 
/*88600*/           OPC_EmitInteger, MVT::i1, 0, 
/*88603*/           OPC_EmitInteger, MVT::i32, 0, 
/*88606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88620*/         /*Scope*/ 58, /*->88679*/
/*88621*/           OPC_CheckChild0Same, 1,
/*88623*/           OPC_CheckChild1Same, 0,
/*88625*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88627*/           OPC_MoveParent,
/*88628*/           OPC_CheckType, MVT::i16,
/*88630*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88632*/           OPC_EmitInteger, MVT::i32, 0, 
/*88635*/           OPC_EmitInteger, MVT::i32, 0, 
/*88638*/           OPC_EmitInteger, MVT::i32, 0, 
/*88641*/           OPC_EmitInteger, MVT::i1, 0, 
/*88644*/           OPC_EmitInteger, MVT::i32, 0, 
/*88647*/           OPC_Scope, 14, /*->88663*/ // 2 children in Scope
/*88649*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88663*/           /*Scope*/ 14, /*->88678*/
/*88664*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88678*/           0, /*End of Scope*/
/*88679*/         /*Scope*/ 40, /*->88720*/
/*88680*/           OPC_CheckChild0Same, 0,
/*88682*/           OPC_CheckChild1Same, 1,
/*88684*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88686*/           OPC_MoveParent,
/*88687*/           OPC_CheckType, MVT::i16,
/*88689*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88691*/           OPC_EmitInteger, MVT::i32, 0, 
/*88694*/           OPC_EmitInteger, MVT::i32, 0, 
/*88697*/           OPC_EmitInteger, MVT::i32, 0, 
/*88700*/           OPC_EmitInteger, MVT::i1, 0, 
/*88703*/           OPC_EmitInteger, MVT::i32, 0, 
/*88706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88720*/         0, /*End of Scope*/
/*88721*/       /*Scope*/ 32|128,1/*160*/, /*->88883*/
/*88723*/         OPC_RecordChild0, // #0 = $src2
/*88724*/         OPC_MoveChild1,
/*88725*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*88728*/         OPC_RecordChild0, // #1 = $src0
/*88729*/         OPC_RecordChild1, // #2 = $src1
/*88730*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*88732*/         OPC_MoveParent,
/*88733*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88735*/         OPC_MoveParent,
/*88736*/         OPC_MoveChild1,
/*88737*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*88740*/         OPC_Scope, 40, /*->88782*/ // 3 children in Scope
/*88742*/           OPC_CheckChild0Same, 1,
/*88744*/           OPC_CheckChild1Same, 2,
/*88746*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88748*/           OPC_MoveParent,
/*88749*/           OPC_CheckType, MVT::i16,
/*88751*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88753*/           OPC_EmitInteger, MVT::i32, 0, 
/*88756*/           OPC_EmitInteger, MVT::i32, 0, 
/*88759*/           OPC_EmitInteger, MVT::i32, 0, 
/*88762*/           OPC_EmitInteger, MVT::i1, 0, 
/*88765*/           OPC_EmitInteger, MVT::i32, 0, 
/*88768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88782*/         /*Scope*/ 58, /*->88841*/
/*88783*/           OPC_CheckChild0Same, 2,
/*88785*/           OPC_CheckChild1Same, 1,
/*88787*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88789*/           OPC_MoveParent,
/*88790*/           OPC_CheckType, MVT::i16,
/*88792*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88794*/           OPC_EmitInteger, MVT::i32, 0, 
/*88797*/           OPC_EmitInteger, MVT::i32, 0, 
/*88800*/           OPC_EmitInteger, MVT::i32, 0, 
/*88803*/           OPC_EmitInteger, MVT::i1, 0, 
/*88806*/           OPC_EmitInteger, MVT::i32, 0, 
/*88809*/           OPC_Scope, 14, /*->88825*/ // 2 children in Scope
/*88811*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88825*/           /*Scope*/ 14, /*->88840*/
/*88826*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 8/*#Ops*/, 3, 2, 4, 1, 5, 0, 6, 7, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88840*/           0, /*End of Scope*/
/*88841*/         /*Scope*/ 40, /*->88882*/
/*88842*/           OPC_CheckChild0Same, 1,
/*88844*/           OPC_CheckChild1Same, 2,
/*88846*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*88848*/           OPC_MoveParent,
/*88849*/           OPC_CheckType, MVT::i16,
/*88851*/           OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*88853*/           OPC_EmitInteger, MVT::i32, 0, 
/*88856*/           OPC_EmitInteger, MVT::i32, 0, 
/*88859*/           OPC_EmitInteger, MVT::i32, 0, 
/*88862*/           OPC_EmitInteger, MVT::i1, 0, 
/*88865*/           OPC_EmitInteger, MVT::i32, 0, 
/*88868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 8/*#Ops*/, 3, 2, 4, 1, 5, 0, 6, 7, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 0:i32, ?:i16:$src0, 0:i32, ?:i16:$src1, 0:i32, ?:i16:$src2, 0:i1)
/*88882*/         0, /*End of Scope*/
/*88883*/       0, /*End of Scope*/
/*88884*/     /*Scope*/ 77|128,1/*205*/, /*->89091*/
/*88886*/       OPC_RecordChild0, // #0 = $src0
/*88887*/       OPC_RecordChild1, // #1 = $src1
/*88888*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->89006
/*88891*/         OPC_Scope, 100, /*->88993*/ // 2 children in Scope
/*88893*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88895*/           OPC_EmitInteger, MVT::i32, 0, 
/*88898*/           OPC_EmitInteger, MVT::i32, 0, 
/*88901*/           OPC_EmitInteger, MVT::i32, 1, 
/*88904*/           OPC_EmitInteger, MVT::i32, 0, 
/*88907*/           OPC_EmitInteger, MVT::i32, 0, 
/*88910*/           OPC_EmitInteger, MVT::i32, 0, 
/*88913*/           OPC_EmitInteger, MVT::i32, 0, 
/*88916*/           OPC_EmitInteger, MVT::i32, 0, 
/*88919*/           OPC_EmitInteger, MVT::i32, 0, 
/*88922*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88934*/           OPC_EmitInteger, MVT::i32, 0, 
/*88937*/           OPC_EmitInteger, MVT::i32, 0, 
/*88940*/           OPC_EmitInteger, MVT::i32, 0, 
/*88943*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88955*/           OPC_EmitInteger, MVT::i32, 1, 
/*88958*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88961*/           OPC_EmitInteger, MVT::i32, 0, 
/*88964*/           OPC_EmitInteger, MVT::i32, 0, 
/*88967*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*88993*/         /*Scope*/ 11, /*->89005*/
/*88994*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88996*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*89005*/         0, /*End of Scope*/
/*89006*/       /*SwitchType*/ 10, MVT::i16,// ->89018
/*89008*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*89010*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (umax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*89018*/       /*SwitchType*/ 70, MVT::v2i16,// ->89090
/*89020*/         OPC_Scope, 33, /*->89055*/ // 2 children in Scope
/*89022*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*89025*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*89028*/           OPC_EmitInteger, MVT::i32, 0, 
/*89031*/           OPC_EmitInteger, MVT::i32, 0, 
/*89034*/           OPC_EmitInteger, MVT::i32, 0, 
/*89037*/           OPC_EmitInteger, MVT::i32, 0, 
/*89040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*89055*/         /*Scope*/ 33, /*->89089*/
/*89056*/           OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*89059*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*89062*/           OPC_EmitInteger, MVT::i32, 0, 
/*89065*/           OPC_EmitInteger, MVT::i32, 0, 
/*89068*/           OPC_EmitInteger, MVT::i32, 0, 
/*89071*/           OPC_EmitInteger, MVT::i32, 0, 
/*89074*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*89089*/         0, /*End of Scope*/
/*89090*/       0, // EndSwitchType
/*89091*/     0, /*End of Scope*/
/*89092*/   /*SwitchOpcode*/ 124|128,1/*252*/, TARGET_VAL(ISD::TRUNCATE),// ->89348
/*89096*/     OPC_Scope, 98, /*->89196*/ // 2 children in Scope
/*89098*/       OPC_MoveChild0,
/*89099*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*89102*/       OPC_RecordChild0, // #0 = $src0
/*89103*/       OPC_Scope, 43, /*->89148*/ // 2 children in Scope
/*89105*/         OPC_MoveChild1,
/*89106*/         OPC_CheckAndImm, 31, 
/*89108*/         OPC_RecordChild0, // #1 = $src1
/*89109*/         OPC_CheckType, MVT::i32,
/*89111*/         OPC_MoveParent,
/*89112*/         OPC_MoveParent,
/*89113*/         OPC_CheckType, MVT::i32,
/*89115*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89117*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*89120*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*89128*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*89131*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*89139*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                      MVT::i32, 3/*#Ops*/, 3, 5, 1, 
                  // Src: (trunc:i32 (srl:i64 i64:i64:$src0, (and:i32 i32:i32:$src1, 31:i32))) - Complexity = 14
                  // Dst: (V_ALIGNBIT_B32:i32 (EXTRACT_SUBREG:i32 ?:i64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:i64:$src0, sub0:i32), ?:i32:$src1)
/*89148*/       /*Scope*/ 46, /*->89195*/
/*89149*/         OPC_RecordChild1, // #1 = $src1
/*89150*/         OPC_MoveChild1,
/*89151*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*89154*/         OPC_CheckPredicate, 53, // Predicate_ShiftAmt32Imm
/*89156*/         OPC_CheckType, MVT::i32,
/*89158*/         OPC_MoveParent,
/*89159*/         OPC_MoveParent,
/*89160*/         OPC_CheckType, MVT::i32,
/*89162*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89164*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*89167*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*89175*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*89178*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*89186*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                      MVT::i32, 3/*#Ops*/, 3, 5, 1, 
                  // Src: (trunc:i32 (srl:i64 i64:i64:$src0, (imm:i32)<<P:Predicate_ShiftAmt32Imm>>:$src1)) - Complexity = 10
                  // Dst: (V_ALIGNBIT_B32:i32 (EXTRACT_SUBREG:i32 ?:i64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:i64:$src0, sub0:i32), ?:i32:$src1)
/*89195*/       0, /*End of Scope*/
/*89196*/     /*Scope*/ 21|128,1/*149*/, /*->89347*/
/*89198*/       OPC_RecordChild0, // #0 = $src
/*89199*/       OPC_SwitchType /*3 cases */, 30, MVT::i16,// ->89232
/*89202*/         OPC_Scope, 11, /*->89215*/ // 2 children in Scope
/*89204*/           OPC_CheckChild0Type, MVT::i32,
/*89206*/           OPC_CheckPatternPredicate, 17, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*89208*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                        MVT::i16, 1/*#Ops*/, 0, 
                    // Src: (trunc:i16 i32:i32:$src) - Complexity = 3
                    // Dst: (COPY:i16 ?:i32:$src)
/*89215*/         /*Scope*/ 15, /*->89231*/
/*89216*/           OPC_CheckChild0Type, MVT::i64,
/*89218*/           OPC_CheckPatternPredicate, 17, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*89220*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*89223*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (trunc:i16 i64:i64:$src) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:i16 ?:i64:$src, sub0:i32)
/*89231*/         0, /*End of Scope*/
/*89232*/       /*SwitchType*/ 13, MVT::i32,// ->89247
/*89234*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89236*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*89239*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*89247*/       /*SwitchType*/ 97, MVT::i1,// ->89346
/*89249*/         OPC_Scope, 27, /*->89278*/ // 3 children in Scope
/*89251*/           OPC_CheckChild0Type, MVT::i32,
/*89253*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89255*/           OPC_EmitInteger, MVT::i32, 1, 
/*89258*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*89267*/           OPC_EmitInteger, MVT::i32, 1, 
/*89270*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 2, 4, 
                    // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                    // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i32:$a), 1:i32)
/*89278*/         /*Scope*/ 27, /*->89306*/
/*89279*/           OPC_CheckChild0Type, MVT::i16,
/*89281*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89283*/           OPC_EmitInteger, MVT::i32, 1, 
/*89286*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*89295*/           OPC_EmitInteger, MVT::i32, 1, 
/*89298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 2, 4, 
                    // Src: (trunc:i1 i16:i16:$a) - Complexity = 3
                    // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i16:$a), 1:i32)
/*89306*/         /*Scope*/ 38, /*->89345*/
/*89307*/           OPC_CheckChild0Type, MVT::i64,
/*89309*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89311*/           OPC_EmitInteger, MVT::i32, 1, 
/*89314*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*89317*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*89325*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 1, 3,  // Results = #4 #5
/*89334*/           OPC_EmitInteger, MVT::i32, 1, 
/*89337*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 4, 6, 
                    // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                    // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*89345*/         0, /*End of Scope*/
/*89346*/       0, // EndSwitchType
/*89347*/     0, /*End of Scope*/
/*89348*/   /*SwitchOpcode*/ 24|128,23/*2968*/, TARGET_VAL(ISD::SELECT_CC),// ->92320
/*89352*/     OPC_RecordChild0, // #0 = $src0
/*89353*/     OPC_Scope, 5|128,12/*1541*/, /*->90897*/ // 2 children in Scope
/*89356*/       OPC_CheckChild0Type, MVT::f32,
/*89358*/       OPC_Scope, 126|128,6/*894*/, /*->90255*/ // 2 children in Scope
/*89361*/         OPC_RecordChild1, // #1 = $src1
/*89362*/         OPC_Scope, 59|128,3/*443*/, /*->89808*/ // 2 children in Scope
/*89365*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89376*/           OPC_CheckChild3Integer, 0, 
/*89378*/           OPC_MoveChild4,
/*89379*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*89382*/           OPC_Scope, 105, /*->89489*/ // 4 children in Scope
/*89384*/             OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*89386*/             OPC_MoveParent,
/*89387*/             OPC_CheckType, MVT::i32,
/*89389*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89391*/             OPC_EmitInteger, MVT::i32, 0, 
/*89394*/             OPC_EmitInteger, MVT::i32, 0, 
/*89397*/             OPC_EmitInteger, MVT::i32, 1, 
/*89400*/             OPC_EmitInteger, MVT::i32, 0, 
/*89403*/             OPC_EmitInteger, MVT::i32, 0, 
/*89406*/             OPC_EmitInteger, MVT::i32, 0, 
/*89409*/             OPC_EmitInteger, MVT::i32, 0, 
/*89412*/             OPC_EmitInteger, MVT::i32, 0, 
/*89415*/             OPC_EmitInteger, MVT::i32, 0, 
/*89418*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89430*/             OPC_EmitInteger, MVT::i32, 0, 
/*89433*/             OPC_EmitInteger, MVT::i32, 0, 
/*89436*/             OPC_EmitInteger, MVT::i32, 0, 
/*89439*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89451*/             OPC_EmitInteger, MVT::i32, 1, 
/*89454*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89457*/             OPC_EmitInteger, MVT::i32, 0, 
/*89460*/             OPC_EmitInteger, MVT::i32, 0, 
/*89463*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*89489*/           /*Scope*/ 105, /*->89595*/
/*89490*/             OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*89492*/             OPC_MoveParent,
/*89493*/             OPC_CheckType, MVT::i32,
/*89495*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89497*/             OPC_EmitInteger, MVT::i32, 0, 
/*89500*/             OPC_EmitInteger, MVT::i32, 0, 
/*89503*/             OPC_EmitInteger, MVT::i32, 1, 
/*89506*/             OPC_EmitInteger, MVT::i32, 0, 
/*89509*/             OPC_EmitInteger, MVT::i32, 0, 
/*89512*/             OPC_EmitInteger, MVT::i32, 0, 
/*89515*/             OPC_EmitInteger, MVT::i32, 0, 
/*89518*/             OPC_EmitInteger, MVT::i32, 0, 
/*89521*/             OPC_EmitInteger, MVT::i32, 0, 
/*89524*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89536*/             OPC_EmitInteger, MVT::i32, 0, 
/*89539*/             OPC_EmitInteger, MVT::i32, 0, 
/*89542*/             OPC_EmitInteger, MVT::i32, 0, 
/*89545*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89557*/             OPC_EmitInteger, MVT::i32, 1, 
/*89560*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89563*/             OPC_EmitInteger, MVT::i32, 0, 
/*89566*/             OPC_EmitInteger, MVT::i32, 0, 
/*89569*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*89595*/           /*Scope*/ 105, /*->89701*/
/*89596*/             OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*89598*/             OPC_MoveParent,
/*89599*/             OPC_CheckType, MVT::i32,
/*89601*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89603*/             OPC_EmitInteger, MVT::i32, 0, 
/*89606*/             OPC_EmitInteger, MVT::i32, 0, 
/*89609*/             OPC_EmitInteger, MVT::i32, 1, 
/*89612*/             OPC_EmitInteger, MVT::i32, 0, 
/*89615*/             OPC_EmitInteger, MVT::i32, 0, 
/*89618*/             OPC_EmitInteger, MVT::i32, 0, 
/*89621*/             OPC_EmitInteger, MVT::i32, 0, 
/*89624*/             OPC_EmitInteger, MVT::i32, 0, 
/*89627*/             OPC_EmitInteger, MVT::i32, 0, 
/*89630*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89642*/             OPC_EmitInteger, MVT::i32, 0, 
/*89645*/             OPC_EmitInteger, MVT::i32, 0, 
/*89648*/             OPC_EmitInteger, MVT::i32, 0, 
/*89651*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89663*/             OPC_EmitInteger, MVT::i32, 1, 
/*89666*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89669*/             OPC_EmitInteger, MVT::i32, 0, 
/*89672*/             OPC_EmitInteger, MVT::i32, 0, 
/*89675*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*89701*/           /*Scope*/ 105, /*->89807*/
/*89702*/             OPC_CheckPredicate, 54, // Predicate_COND_UNE_NE
/*89704*/             OPC_MoveParent,
/*89705*/             OPC_CheckType, MVT::i32,
/*89707*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89709*/             OPC_EmitInteger, MVT::i32, 0, 
/*89712*/             OPC_EmitInteger, MVT::i32, 0, 
/*89715*/             OPC_EmitInteger, MVT::i32, 1, 
/*89718*/             OPC_EmitInteger, MVT::i32, 0, 
/*89721*/             OPC_EmitInteger, MVT::i32, 0, 
/*89724*/             OPC_EmitInteger, MVT::i32, 0, 
/*89727*/             OPC_EmitInteger, MVT::i32, 0, 
/*89730*/             OPC_EmitInteger, MVT::i32, 0, 
/*89733*/             OPC_EmitInteger, MVT::i32, 0, 
/*89736*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89748*/             OPC_EmitInteger, MVT::i32, 0, 
/*89751*/             OPC_EmitInteger, MVT::i32, 0, 
/*89754*/             OPC_EmitInteger, MVT::i32, 0, 
/*89757*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89769*/             OPC_EmitInteger, MVT::i32, 1, 
/*89772*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89775*/             OPC_EmitInteger, MVT::i32, 0, 
/*89778*/             OPC_EmitInteger, MVT::i32, 0, 
/*89781*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*89807*/           0, /*End of Scope*/
/*89808*/         /*Scope*/ 60|128,3/*444*/, /*->90254*/
/*89810*/           OPC_MoveChild2,
/*89811*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*89814*/           OPC_CheckPredicate, 55, // Predicate_FP_ONE
/*89816*/           OPC_MoveParent,
/*89817*/           OPC_MoveChild3,
/*89818*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*89821*/           OPC_CheckPredicate, 56, // Predicate_FP_ZERO
/*89823*/           OPC_MoveParent,
/*89824*/           OPC_MoveChild4,
/*89825*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*89828*/           OPC_Scope, 105, /*->89935*/ // 4 children in Scope
/*89830*/             OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*89832*/             OPC_MoveParent,
/*89833*/             OPC_CheckType, MVT::f32,
/*89835*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89837*/             OPC_EmitInteger, MVT::i32, 0, 
/*89840*/             OPC_EmitInteger, MVT::i32, 0, 
/*89843*/             OPC_EmitInteger, MVT::i32, 1, 
/*89846*/             OPC_EmitInteger, MVT::i32, 0, 
/*89849*/             OPC_EmitInteger, MVT::i32, 0, 
/*89852*/             OPC_EmitInteger, MVT::i32, 0, 
/*89855*/             OPC_EmitInteger, MVT::i32, 0, 
/*89858*/             OPC_EmitInteger, MVT::i32, 0, 
/*89861*/             OPC_EmitInteger, MVT::i32, 0, 
/*89864*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89876*/             OPC_EmitInteger, MVT::i32, 0, 
/*89879*/             OPC_EmitInteger, MVT::i32, 0, 
/*89882*/             OPC_EmitInteger, MVT::i32, 0, 
/*89885*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89897*/             OPC_EmitInteger, MVT::i32, 1, 
/*89900*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89903*/             OPC_EmitInteger, MVT::i32, 0, 
/*89906*/             OPC_EmitInteger, MVT::i32, 0, 
/*89909*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*89935*/           /*Scope*/ 105, /*->90041*/
/*89936*/             OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*89938*/             OPC_MoveParent,
/*89939*/             OPC_CheckType, MVT::f32,
/*89941*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89943*/             OPC_EmitInteger, MVT::i32, 0, 
/*89946*/             OPC_EmitInteger, MVT::i32, 0, 
/*89949*/             OPC_EmitInteger, MVT::i32, 1, 
/*89952*/             OPC_EmitInteger, MVT::i32, 0, 
/*89955*/             OPC_EmitInteger, MVT::i32, 0, 
/*89958*/             OPC_EmitInteger, MVT::i32, 0, 
/*89961*/             OPC_EmitInteger, MVT::i32, 0, 
/*89964*/             OPC_EmitInteger, MVT::i32, 0, 
/*89967*/             OPC_EmitInteger, MVT::i32, 0, 
/*89970*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89982*/             OPC_EmitInteger, MVT::i32, 0, 
/*89985*/             OPC_EmitInteger, MVT::i32, 0, 
/*89988*/             OPC_EmitInteger, MVT::i32, 0, 
/*89991*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90003*/             OPC_EmitInteger, MVT::i32, 1, 
/*90006*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90009*/             OPC_EmitInteger, MVT::i32, 0, 
/*90012*/             OPC_EmitInteger, MVT::i32, 0, 
/*90015*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGT), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*90041*/           /*Scope*/ 105, /*->90147*/
/*90042*/             OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*90044*/             OPC_MoveParent,
/*90045*/             OPC_CheckType, MVT::f32,
/*90047*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*90049*/             OPC_EmitInteger, MVT::i32, 0, 
/*90052*/             OPC_EmitInteger, MVT::i32, 0, 
/*90055*/             OPC_EmitInteger, MVT::i32, 1, 
/*90058*/             OPC_EmitInteger, MVT::i32, 0, 
/*90061*/             OPC_EmitInteger, MVT::i32, 0, 
/*90064*/             OPC_EmitInteger, MVT::i32, 0, 
/*90067*/             OPC_EmitInteger, MVT::i32, 0, 
/*90070*/             OPC_EmitInteger, MVT::i32, 0, 
/*90073*/             OPC_EmitInteger, MVT::i32, 0, 
/*90076*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90088*/             OPC_EmitInteger, MVT::i32, 0, 
/*90091*/             OPC_EmitInteger, MVT::i32, 0, 
/*90094*/             OPC_EmitInteger, MVT::i32, 0, 
/*90097*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90109*/             OPC_EmitInteger, MVT::i32, 1, 
/*90112*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90115*/             OPC_EmitInteger, MVT::i32, 0, 
/*90118*/             OPC_EmitInteger, MVT::i32, 0, 
/*90121*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*90147*/           /*Scope*/ 105, /*->90253*/
/*90148*/             OPC_CheckPredicate, 54, // Predicate_COND_UNE_NE
/*90150*/             OPC_MoveParent,
/*90151*/             OPC_CheckType, MVT::f32,
/*90153*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*90155*/             OPC_EmitInteger, MVT::i32, 0, 
/*90158*/             OPC_EmitInteger, MVT::i32, 0, 
/*90161*/             OPC_EmitInteger, MVT::i32, 1, 
/*90164*/             OPC_EmitInteger, MVT::i32, 0, 
/*90167*/             OPC_EmitInteger, MVT::i32, 0, 
/*90170*/             OPC_EmitInteger, MVT::i32, 0, 
/*90173*/             OPC_EmitInteger, MVT::i32, 0, 
/*90176*/             OPC_EmitInteger, MVT::i32, 0, 
/*90179*/             OPC_EmitInteger, MVT::i32, 0, 
/*90182*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90194*/             OPC_EmitInteger, MVT::i32, 0, 
/*90197*/             OPC_EmitInteger, MVT::i32, 0, 
/*90200*/             OPC_EmitInteger, MVT::i32, 0, 
/*90203*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90215*/             OPC_EmitInteger, MVT::i32, 1, 
/*90218*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90221*/             OPC_EmitInteger, MVT::i32, 0, 
/*90224*/             OPC_EmitInteger, MVT::i32, 0, 
/*90227*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SNE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*90253*/           0, /*End of Scope*/
/*90254*/         0, /*End of Scope*/
/*90255*/       /*Scope*/ 127|128,4/*639*/, /*->90896*/
/*90257*/         OPC_MoveChild1,
/*90258*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*90261*/         OPC_CheckPredicate, 56, // Predicate_FP_ZERO
/*90263*/         OPC_MoveParent,
/*90264*/         OPC_RecordChild2, // #1 = $src1
/*90265*/         OPC_RecordChild3, // #2 = $src2
/*90266*/         OPC_MoveChild4,
/*90267*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*90270*/         OPC_Scope, 103, /*->90375*/ // 6 children in Scope
/*90272*/           OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*90274*/           OPC_MoveParent,
/*90275*/           OPC_CheckType, MVT::f32,
/*90277*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*90279*/           OPC_EmitInteger, MVT::i32, 0, 
/*90282*/           OPC_EmitInteger, MVT::i32, 0, 
/*90285*/           OPC_EmitInteger, MVT::i32, 0, 
/*90288*/           OPC_EmitInteger, MVT::i32, 0, 
/*90291*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90303*/           OPC_EmitInteger, MVT::i32, 0, 
/*90306*/           OPC_EmitInteger, MVT::i32, 0, 
/*90309*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90321*/           OPC_EmitInteger, MVT::i32, 0, 
/*90324*/           OPC_EmitInteger, MVT::i32, 0, 
/*90327*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90339*/           OPC_EmitInteger, MVT::i32, 1, 
/*90342*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90345*/           OPC_EmitInteger, MVT::i32, 0, 
/*90348*/           OPC_EmitInteger, MVT::i32, 0, 
/*90351*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*90375*/         /*Scope*/ 103, /*->90479*/
/*90376*/           OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*90378*/           OPC_MoveParent,
/*90379*/           OPC_CheckType, MVT::f32,
/*90381*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*90383*/           OPC_EmitInteger, MVT::i32, 0, 
/*90386*/           OPC_EmitInteger, MVT::i32, 0, 
/*90389*/           OPC_EmitInteger, MVT::i32, 0, 
/*90392*/           OPC_EmitInteger, MVT::i32, 0, 
/*90395*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90407*/           OPC_EmitInteger, MVT::i32, 0, 
/*90410*/           OPC_EmitInteger, MVT::i32, 0, 
/*90413*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90425*/           OPC_EmitInteger, MVT::i32, 0, 
/*90428*/           OPC_EmitInteger, MVT::i32, 0, 
/*90431*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90443*/           OPC_EmitInteger, MVT::i32, 1, 
/*90446*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90449*/           OPC_EmitInteger, MVT::i32, 0, 
/*90452*/           OPC_EmitInteger, MVT::i32, 0, 
/*90455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*90479*/         /*Scope*/ 103, /*->90583*/
/*90480*/           OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*90482*/           OPC_MoveParent,
/*90483*/           OPC_CheckType, MVT::f32,
/*90485*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*90487*/           OPC_EmitInteger, MVT::i32, 0, 
/*90490*/           OPC_EmitInteger, MVT::i32, 0, 
/*90493*/           OPC_EmitInteger, MVT::i32, 0, 
/*90496*/           OPC_EmitInteger, MVT::i32, 0, 
/*90499*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90511*/           OPC_EmitInteger, MVT::i32, 0, 
/*90514*/           OPC_EmitInteger, MVT::i32, 0, 
/*90517*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90529*/           OPC_EmitInteger, MVT::i32, 0, 
/*90532*/           OPC_EmitInteger, MVT::i32, 0, 
/*90535*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90547*/           OPC_EmitInteger, MVT::i32, 1, 
/*90550*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90553*/           OPC_EmitInteger, MVT::i32, 0, 
/*90556*/           OPC_EmitInteger, MVT::i32, 0, 
/*90559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*90583*/         /*Scope*/ 103, /*->90687*/
/*90584*/           OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*90586*/           OPC_MoveParent,
/*90587*/           OPC_CheckType, MVT::f32,
/*90589*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90591*/           OPC_EmitInteger, MVT::i32, 0, 
/*90594*/           OPC_EmitInteger, MVT::i32, 0, 
/*90597*/           OPC_EmitInteger, MVT::i32, 0, 
/*90600*/           OPC_EmitInteger, MVT::i32, 0, 
/*90603*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90615*/           OPC_EmitInteger, MVT::i32, 0, 
/*90618*/           OPC_EmitInteger, MVT::i32, 0, 
/*90621*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90633*/           OPC_EmitInteger, MVT::i32, 0, 
/*90636*/           OPC_EmitInteger, MVT::i32, 0, 
/*90639*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90651*/           OPC_EmitInteger, MVT::i32, 1, 
/*90654*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90657*/           OPC_EmitInteger, MVT::i32, 0, 
/*90660*/           OPC_EmitInteger, MVT::i32, 0, 
/*90663*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*90687*/         /*Scope*/ 103, /*->90791*/
/*90688*/           OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*90690*/           OPC_MoveParent,
/*90691*/           OPC_CheckType, MVT::f32,
/*90693*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90695*/           OPC_EmitInteger, MVT::i32, 0, 
/*90698*/           OPC_EmitInteger, MVT::i32, 0, 
/*90701*/           OPC_EmitInteger, MVT::i32, 0, 
/*90704*/           OPC_EmitInteger, MVT::i32, 0, 
/*90707*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90719*/           OPC_EmitInteger, MVT::i32, 0, 
/*90722*/           OPC_EmitInteger, MVT::i32, 0, 
/*90725*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90737*/           OPC_EmitInteger, MVT::i32, 0, 
/*90740*/           OPC_EmitInteger, MVT::i32, 0, 
/*90743*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90755*/           OPC_EmitInteger, MVT::i32, 1, 
/*90758*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90761*/           OPC_EmitInteger, MVT::i32, 0, 
/*90764*/           OPC_EmitInteger, MVT::i32, 0, 
/*90767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*90791*/         /*Scope*/ 103, /*->90895*/
/*90792*/           OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*90794*/           OPC_MoveParent,
/*90795*/           OPC_CheckType, MVT::f32,
/*90797*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90799*/           OPC_EmitInteger, MVT::i32, 0, 
/*90802*/           OPC_EmitInteger, MVT::i32, 0, 
/*90805*/           OPC_EmitInteger, MVT::i32, 0, 
/*90808*/           OPC_EmitInteger, MVT::i32, 0, 
/*90811*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90823*/           OPC_EmitInteger, MVT::i32, 0, 
/*90826*/           OPC_EmitInteger, MVT::i32, 0, 
/*90829*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90841*/           OPC_EmitInteger, MVT::i32, 0, 
/*90844*/           OPC_EmitInteger, MVT::i32, 0, 
/*90847*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90859*/           OPC_EmitInteger, MVT::i32, 1, 
/*90862*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90865*/           OPC_EmitInteger, MVT::i32, 0, 
/*90868*/           OPC_EmitInteger, MVT::i32, 0, 
/*90871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*90895*/         0, /*End of Scope*/
/*90896*/       0, /*End of Scope*/
/*90897*/     /*Scope*/ 12|128,11/*1420*/, /*->92319*/
/*90899*/       OPC_CheckChild0Type, MVT::i32,
/*90901*/       OPC_Scope, 13|128,5/*653*/, /*->91557*/ // 3 children in Scope
/*90904*/         OPC_RecordChild1, // #1 = $src1
/*90905*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90916*/         OPC_CheckChild3Integer, 0, 
/*90918*/         OPC_MoveChild4,
/*90919*/         OPC_Scope, 105, /*->91026*/ // 6 children in Scope
/*90921*/           OPC_CheckCondCode, ISD::SETEQ,
/*90923*/           OPC_MoveParent,
/*90924*/           OPC_CheckType, MVT::i32,
/*90926*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*90928*/           OPC_EmitInteger, MVT::i32, 0, 
/*90931*/           OPC_EmitInteger, MVT::i32, 0, 
/*90934*/           OPC_EmitInteger, MVT::i32, 1, 
/*90937*/           OPC_EmitInteger, MVT::i32, 0, 
/*90940*/           OPC_EmitInteger, MVT::i32, 0, 
/*90943*/           OPC_EmitInteger, MVT::i32, 0, 
/*90946*/           OPC_EmitInteger, MVT::i32, 0, 
/*90949*/           OPC_EmitInteger, MVT::i32, 0, 
/*90952*/           OPC_EmitInteger, MVT::i32, 0, 
/*90955*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90967*/           OPC_EmitInteger, MVT::i32, 0, 
/*90970*/           OPC_EmitInteger, MVT::i32, 0, 
/*90973*/           OPC_EmitInteger, MVT::i32, 0, 
/*90976*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90988*/           OPC_EmitInteger, MVT::i32, 1, 
/*90991*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90994*/           OPC_EmitInteger, MVT::i32, 0, 
/*90997*/           OPC_EmitInteger, MVT::i32, 0, 
/*91000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*91026*/         /*Scope*/ 105, /*->91132*/
/*91027*/           OPC_CheckCondCode, ISD::SETGT,
/*91029*/           OPC_MoveParent,
/*91030*/           OPC_CheckType, MVT::i32,
/*91032*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91034*/           OPC_EmitInteger, MVT::i32, 0, 
/*91037*/           OPC_EmitInteger, MVT::i32, 0, 
/*91040*/           OPC_EmitInteger, MVT::i32, 1, 
/*91043*/           OPC_EmitInteger, MVT::i32, 0, 
/*91046*/           OPC_EmitInteger, MVT::i32, 0, 
/*91049*/           OPC_EmitInteger, MVT::i32, 0, 
/*91052*/           OPC_EmitInteger, MVT::i32, 0, 
/*91055*/           OPC_EmitInteger, MVT::i32, 0, 
/*91058*/           OPC_EmitInteger, MVT::i32, 0, 
/*91061*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91073*/           OPC_EmitInteger, MVT::i32, 0, 
/*91076*/           OPC_EmitInteger, MVT::i32, 0, 
/*91079*/           OPC_EmitInteger, MVT::i32, 0, 
/*91082*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91094*/           OPC_EmitInteger, MVT::i32, 1, 
/*91097*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91100*/           OPC_EmitInteger, MVT::i32, 0, 
/*91103*/           OPC_EmitInteger, MVT::i32, 0, 
/*91106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*91132*/         /*Scope*/ 105, /*->91238*/
/*91133*/           OPC_CheckCondCode, ISD::SETGE,
/*91135*/           OPC_MoveParent,
/*91136*/           OPC_CheckType, MVT::i32,
/*91138*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91140*/           OPC_EmitInteger, MVT::i32, 0, 
/*91143*/           OPC_EmitInteger, MVT::i32, 0, 
/*91146*/           OPC_EmitInteger, MVT::i32, 1, 
/*91149*/           OPC_EmitInteger, MVT::i32, 0, 
/*91152*/           OPC_EmitInteger, MVT::i32, 0, 
/*91155*/           OPC_EmitInteger, MVT::i32, 0, 
/*91158*/           OPC_EmitInteger, MVT::i32, 0, 
/*91161*/           OPC_EmitInteger, MVT::i32, 0, 
/*91164*/           OPC_EmitInteger, MVT::i32, 0, 
/*91167*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91179*/           OPC_EmitInteger, MVT::i32, 0, 
/*91182*/           OPC_EmitInteger, MVT::i32, 0, 
/*91185*/           OPC_EmitInteger, MVT::i32, 0, 
/*91188*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91200*/           OPC_EmitInteger, MVT::i32, 1, 
/*91203*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91206*/           OPC_EmitInteger, MVT::i32, 0, 
/*91209*/           OPC_EmitInteger, MVT::i32, 0, 
/*91212*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*91238*/         /*Scope*/ 105, /*->91344*/
/*91239*/           OPC_CheckCondCode, ISD::SETNE,
/*91241*/           OPC_MoveParent,
/*91242*/           OPC_CheckType, MVT::i32,
/*91244*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91246*/           OPC_EmitInteger, MVT::i32, 0, 
/*91249*/           OPC_EmitInteger, MVT::i32, 0, 
/*91252*/           OPC_EmitInteger, MVT::i32, 1, 
/*91255*/           OPC_EmitInteger, MVT::i32, 0, 
/*91258*/           OPC_EmitInteger, MVT::i32, 0, 
/*91261*/           OPC_EmitInteger, MVT::i32, 0, 
/*91264*/           OPC_EmitInteger, MVT::i32, 0, 
/*91267*/           OPC_EmitInteger, MVT::i32, 0, 
/*91270*/           OPC_EmitInteger, MVT::i32, 0, 
/*91273*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91285*/           OPC_EmitInteger, MVT::i32, 0, 
/*91288*/           OPC_EmitInteger, MVT::i32, 0, 
/*91291*/           OPC_EmitInteger, MVT::i32, 0, 
/*91294*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91306*/           OPC_EmitInteger, MVT::i32, 1, 
/*91309*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91312*/           OPC_EmitInteger, MVT::i32, 0, 
/*91315*/           OPC_EmitInteger, MVT::i32, 0, 
/*91318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*91344*/         /*Scope*/ 105, /*->91450*/
/*91345*/           OPC_CheckCondCode, ISD::SETUGT,
/*91347*/           OPC_MoveParent,
/*91348*/           OPC_CheckType, MVT::i32,
/*91350*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91352*/           OPC_EmitInteger, MVT::i32, 0, 
/*91355*/           OPC_EmitInteger, MVT::i32, 0, 
/*91358*/           OPC_EmitInteger, MVT::i32, 1, 
/*91361*/           OPC_EmitInteger, MVT::i32, 0, 
/*91364*/           OPC_EmitInteger, MVT::i32, 0, 
/*91367*/           OPC_EmitInteger, MVT::i32, 0, 
/*91370*/           OPC_EmitInteger, MVT::i32, 0, 
/*91373*/           OPC_EmitInteger, MVT::i32, 0, 
/*91376*/           OPC_EmitInteger, MVT::i32, 0, 
/*91379*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91391*/           OPC_EmitInteger, MVT::i32, 0, 
/*91394*/           OPC_EmitInteger, MVT::i32, 0, 
/*91397*/           OPC_EmitInteger, MVT::i32, 0, 
/*91400*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91412*/           OPC_EmitInteger, MVT::i32, 1, 
/*91415*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91418*/           OPC_EmitInteger, MVT::i32, 0, 
/*91421*/           OPC_EmitInteger, MVT::i32, 0, 
/*91424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*91450*/         /*Scope*/ 105, /*->91556*/
/*91451*/           OPC_CheckCondCode, ISD::SETUGE,
/*91453*/           OPC_MoveParent,
/*91454*/           OPC_CheckType, MVT::i32,
/*91456*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91458*/           OPC_EmitInteger, MVT::i32, 0, 
/*91461*/           OPC_EmitInteger, MVT::i32, 0, 
/*91464*/           OPC_EmitInteger, MVT::i32, 1, 
/*91467*/           OPC_EmitInteger, MVT::i32, 0, 
/*91470*/           OPC_EmitInteger, MVT::i32, 0, 
/*91473*/           OPC_EmitInteger, MVT::i32, 0, 
/*91476*/           OPC_EmitInteger, MVT::i32, 0, 
/*91479*/           OPC_EmitInteger, MVT::i32, 0, 
/*91482*/           OPC_EmitInteger, MVT::i32, 0, 
/*91485*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91497*/           OPC_EmitInteger, MVT::i32, 0, 
/*91500*/           OPC_EmitInteger, MVT::i32, 0, 
/*91503*/           OPC_EmitInteger, MVT::i32, 0, 
/*91506*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91518*/           OPC_EmitInteger, MVT::i32, 1, 
/*91521*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91524*/           OPC_EmitInteger, MVT::i32, 0, 
/*91527*/           OPC_EmitInteger, MVT::i32, 0, 
/*91530*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*91556*/         0, /*End of Scope*/
/*91557*/       /*Scope*/ 126|128,4/*638*/, /*->92197*/
/*91559*/         OPC_CheckChild1Integer, 0, 
/*91561*/         OPC_RecordChild2, // #1 = $src1
/*91562*/         OPC_RecordChild3, // #2 = $src2
/*91563*/         OPC_MoveChild4,
/*91564*/         OPC_Scope, 61|128,2/*317*/, /*->91884*/ // 4 children in Scope
/*91567*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*91570*/           OPC_Scope, 103, /*->91675*/ // 3 children in Scope
/*91572*/             OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*91574*/             OPC_MoveParent,
/*91575*/             OPC_CheckType, MVT::i32,
/*91577*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91579*/             OPC_EmitInteger, MVT::i32, 0, 
/*91582*/             OPC_EmitInteger, MVT::i32, 0, 
/*91585*/             OPC_EmitInteger, MVT::i32, 0, 
/*91588*/             OPC_EmitInteger, MVT::i32, 0, 
/*91591*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91603*/             OPC_EmitInteger, MVT::i32, 0, 
/*91606*/             OPC_EmitInteger, MVT::i32, 0, 
/*91609*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91621*/             OPC_EmitInteger, MVT::i32, 0, 
/*91624*/             OPC_EmitInteger, MVT::i32, 0, 
/*91627*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91639*/             OPC_EmitInteger, MVT::i32, 1, 
/*91642*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91645*/             OPC_EmitInteger, MVT::i32, 0, 
/*91648*/             OPC_EmitInteger, MVT::i32, 0, 
/*91651*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*91675*/           /*Scope*/ 103, /*->91779*/
/*91676*/             OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*91678*/             OPC_MoveParent,
/*91679*/             OPC_CheckType, MVT::i32,
/*91681*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91683*/             OPC_EmitInteger, MVT::i32, 0, 
/*91686*/             OPC_EmitInteger, MVT::i32, 0, 
/*91689*/             OPC_EmitInteger, MVT::i32, 0, 
/*91692*/             OPC_EmitInteger, MVT::i32, 0, 
/*91695*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91707*/             OPC_EmitInteger, MVT::i32, 0, 
/*91710*/             OPC_EmitInteger, MVT::i32, 0, 
/*91713*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91725*/             OPC_EmitInteger, MVT::i32, 0, 
/*91728*/             OPC_EmitInteger, MVT::i32, 0, 
/*91731*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91743*/             OPC_EmitInteger, MVT::i32, 1, 
/*91746*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91749*/             OPC_EmitInteger, MVT::i32, 0, 
/*91752*/             OPC_EmitInteger, MVT::i32, 0, 
/*91755*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*91779*/           /*Scope*/ 103, /*->91883*/
/*91780*/             OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*91782*/             OPC_MoveParent,
/*91783*/             OPC_CheckType, MVT::i32,
/*91785*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91787*/             OPC_EmitInteger, MVT::i32, 0, 
/*91790*/             OPC_EmitInteger, MVT::i32, 0, 
/*91793*/             OPC_EmitInteger, MVT::i32, 0, 
/*91796*/             OPC_EmitInteger, MVT::i32, 0, 
/*91799*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91811*/             OPC_EmitInteger, MVT::i32, 0, 
/*91814*/             OPC_EmitInteger, MVT::i32, 0, 
/*91817*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91829*/             OPC_EmitInteger, MVT::i32, 0, 
/*91832*/             OPC_EmitInteger, MVT::i32, 0, 
/*91835*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91847*/             OPC_EmitInteger, MVT::i32, 1, 
/*91850*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91853*/             OPC_EmitInteger, MVT::i32, 0, 
/*91856*/             OPC_EmitInteger, MVT::i32, 0, 
/*91859*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*91883*/           0, /*End of Scope*/
/*91884*/         /*Scope*/ 103, /*->91988*/
/*91885*/           OPC_CheckCondCode, ISD::SETEQ,
/*91887*/           OPC_MoveParent,
/*91888*/           OPC_CheckType, MVT::f32,
/*91890*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91892*/           OPC_EmitInteger, MVT::i32, 0, 
/*91895*/           OPC_EmitInteger, MVT::i32, 0, 
/*91898*/           OPC_EmitInteger, MVT::i32, 0, 
/*91901*/           OPC_EmitInteger, MVT::i32, 0, 
/*91904*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91916*/           OPC_EmitInteger, MVT::i32, 0, 
/*91919*/           OPC_EmitInteger, MVT::i32, 0, 
/*91922*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91934*/           OPC_EmitInteger, MVT::i32, 0, 
/*91937*/           OPC_EmitInteger, MVT::i32, 0, 
/*91940*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91952*/           OPC_EmitInteger, MVT::i32, 1, 
/*91955*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91958*/           OPC_EmitInteger, MVT::i32, 0, 
/*91961*/           OPC_EmitInteger, MVT::i32, 0, 
/*91964*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*91988*/         /*Scope*/ 103, /*->92092*/
/*91989*/           OPC_CheckCondCode, ISD::SETGT,
/*91991*/           OPC_MoveParent,
/*91992*/           OPC_CheckType, MVT::f32,
/*91994*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91996*/           OPC_EmitInteger, MVT::i32, 0, 
/*91999*/           OPC_EmitInteger, MVT::i32, 0, 
/*92002*/           OPC_EmitInteger, MVT::i32, 0, 
/*92005*/           OPC_EmitInteger, MVT::i32, 0, 
/*92008*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92020*/           OPC_EmitInteger, MVT::i32, 0, 
/*92023*/           OPC_EmitInteger, MVT::i32, 0, 
/*92026*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92038*/           OPC_EmitInteger, MVT::i32, 0, 
/*92041*/           OPC_EmitInteger, MVT::i32, 0, 
/*92044*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92056*/           OPC_EmitInteger, MVT::i32, 1, 
/*92059*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92062*/           OPC_EmitInteger, MVT::i32, 0, 
/*92065*/           OPC_EmitInteger, MVT::i32, 0, 
/*92068*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*92092*/         /*Scope*/ 103, /*->92196*/
/*92093*/           OPC_CheckCondCode, ISD::SETGE,
/*92095*/           OPC_MoveParent,
/*92096*/           OPC_CheckType, MVT::f32,
/*92098*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*92100*/           OPC_EmitInteger, MVT::i32, 0, 
/*92103*/           OPC_EmitInteger, MVT::i32, 0, 
/*92106*/           OPC_EmitInteger, MVT::i32, 0, 
/*92109*/           OPC_EmitInteger, MVT::i32, 0, 
/*92112*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92124*/           OPC_EmitInteger, MVT::i32, 0, 
/*92127*/           OPC_EmitInteger, MVT::i32, 0, 
/*92130*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92142*/           OPC_EmitInteger, MVT::i32, 0, 
/*92145*/           OPC_EmitInteger, MVT::i32, 0, 
/*92148*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92160*/           OPC_EmitInteger, MVT::i32, 1, 
/*92163*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92166*/           OPC_EmitInteger, MVT::i32, 0, 
/*92169*/           OPC_EmitInteger, MVT::i32, 0, 
/*92172*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*92196*/         0, /*End of Scope*/
/*92197*/       /*Scope*/ 120, /*->92318*/
/*92198*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92209*/         OPC_RecordChild2, // #1 = $src1
/*92210*/         OPC_RecordChild3, // #2 = $src2
/*92211*/         OPC_MoveChild4,
/*92212*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*92215*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*92217*/         OPC_MoveParent,
/*92218*/         OPC_CheckType, MVT::i32,
/*92220*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*92222*/         OPC_EmitInteger, MVT::i32, 0, 
/*92225*/         OPC_EmitInteger, MVT::i32, 0, 
/*92228*/         OPC_EmitInteger, MVT::i32, 0, 
/*92231*/         OPC_EmitInteger, MVT::i32, 0, 
/*92234*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92246*/         OPC_EmitInteger, MVT::i32, 0, 
/*92249*/         OPC_EmitInteger, MVT::i32, 0, 
/*92252*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92264*/         OPC_EmitInteger, MVT::i32, 0, 
/*92267*/         OPC_EmitInteger, MVT::i32, 0, 
/*92270*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92282*/         OPC_EmitInteger, MVT::i32, 1, 
/*92285*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92288*/         OPC_EmitInteger, MVT::i32, 0, 
/*92291*/         OPC_EmitInteger, MVT::i32, 0, 
/*92294*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*92318*/       0, /*End of Scope*/
/*92319*/     0, /*End of Scope*/
/*92320*/   /*SwitchOpcode*/ 81|128,1/*209*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->92533
/*92324*/     OPC_RecordMemRef,
/*92325*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*92326*/     OPC_Scope, 60, /*->92388*/ // 2 children in Scope
/*92328*/       OPC_CaptureGlueInput,
/*92329*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*92330*/       OPC_RecordChild2, // #2 = $cmp
/*92331*/       OPC_RecordChild3, // #3 = $swap
/*92332*/       OPC_SwitchType /*2 cases */, 25, MVT::i32,// ->92360
/*92335*/         OPC_CheckPredicate, 57, // Predicate_si_atomic_cmp_swap_32_local
/*92337*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92339*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*92342*/         OPC_EmitMergeInputChains1_0,
/*92343*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*92346*/         OPC_EmitInteger, MVT::i1, 0, 
/*92349*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*92360*/       /*SwitchType*/ 25, MVT::i64,// ->92387
/*92362*/         OPC_CheckPredicate, 58, // Predicate_si_atomic_cmp_swap_64_local
/*92364*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92366*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*92369*/         OPC_EmitMergeInputChains1_0,
/*92370*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*92373*/         OPC_EmitInteger, MVT::i1, 0, 
/*92376*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*92387*/       0, // EndSwitchType
/*92388*/     /*Scope*/ 14|128,1/*142*/, /*->92532*/
/*92390*/       OPC_RecordChild1, // #1 = $ptr
/*92391*/       OPC_CheckChild1Type, MVT::i32,
/*92393*/       OPC_RecordChild2, // #2 = $cmp
/*92394*/       OPC_RecordChild3, // #3 = $data
/*92395*/       OPC_CheckType, MVT::i32,
/*92397*/       OPC_Scope, 54, /*->92453*/ // 2 children in Scope
/*92399*/         OPC_CheckPredicate, 32, // Predicate_atomic_cmp_swap_global_noret
/*92401*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92403*/         OPC_EmitMergeInputChains1_0,
/*92404*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #4
/*92410*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*92413*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 4, 2, 5,  // Results = #6
/*92422*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*92425*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 3, 7,  // Results = #8
/*92434*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_CMPXCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 2/*#Ops*/, 8, 1,  // Results = #9
/*92442*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*92445*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 9, 10, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$ptr, i32:i32:$cmp, i32:i32:$data)<<P:Predicate_atomic_cmp_swap_global_noret>> - Complexity = 4
                  // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_CMPXCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$cmp, sub3:i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*92453*/       /*Scope*/ 77, /*->92531*/
/*92454*/         OPC_CheckPredicate, 57, // Predicate_atomic_cmp_swap_32_local
/*92456*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92458*/         OPC_EmitMergeInputChains1_0,
/*92459*/         OPC_EmitInteger, MVT::i32, 0, 
/*92462*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92474*/         OPC_EmitInteger, MVT::i32, 0, 
/*92477*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92489*/         OPC_EmitInteger, MVT::i32, 0, 
/*92492*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92504*/         OPC_EmitInteger, MVT::i32, 1, 
/*92507*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92510*/         OPC_EmitInteger, MVT::i32, 0, 
/*92513*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                  // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*92531*/       0, /*End of Scope*/
/*92532*/     0, /*End of Scope*/
/*92533*/   /*SwitchOpcode*/ 109, TARGET_VAL(AMDGPUISD::FP_TO_FP16),// ->92645
/*92536*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*92537*/     OPC_CheckChild0Type, MVT::f32,
/*92539*/     OPC_SwitchType /*2 cases */, 91, MVT::i32,// ->92633
/*92542*/       OPC_Scope, 21, /*->92565*/ // 2 children in Scope
/*92544*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92546*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*92549*/         OPC_EmitInteger, MVT::i1, 0, 
/*92552*/         OPC_EmitInteger, MVT::i32, 0, 
/*92555*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfp_to_f16:i32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CVT_F16_F32_e64:i32 ?:i32:$src0_modifiers, f32:f32:$src0, 0:i1, 0:i32)
/*92565*/       /*Scope*/ 66, /*->92632*/
/*92566*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92568*/         OPC_EmitInteger, MVT::i32, 1, 
/*92571*/         OPC_EmitInteger, MVT::i32, 0, 
/*92574*/         OPC_EmitInteger, MVT::i32, 0, 
/*92577*/         OPC_EmitInteger, MVT::i32, 0, 
/*92580*/         OPC_EmitInteger, MVT::i32, 0, 
/*92583*/         OPC_EmitInteger, MVT::i32, 0, 
/*92586*/         OPC_EmitInteger, MVT::i32, 0, 
/*92589*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92601*/         OPC_EmitInteger, MVT::i32, 1, 
/*92604*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92607*/         OPC_EmitInteger, MVT::i32, 0, 
/*92610*/         OPC_EmitInteger, MVT::i32, 0, 
/*92613*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT32_TO_FLT16), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfp_to_f16:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT32_TO_FLT16:i32 R600_Reg32:f32:$src0)
/*92632*/       0, /*End of Scope*/
/*92633*/     /*SwitchType*/ 9, MVT::i16,// ->92644
/*92635*/       OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*92637*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0, 
                // Src: (AMDGPUfp_to_f16:i16 f32:f32:$src) - Complexity = 3
                // Dst: (V_CVT_F16_F32_e32:i16 ?:f32:$src)
/*92644*/     0, // EndSwitchType
/*92645*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::FP_TO_UINT),// ->93000
/*92649*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*92650*/     OPC_Scope, 125|128,1/*253*/, /*->92906*/ // 3 children in Scope
/*92653*/       OPC_CheckChild0Type, MVT::f32,
/*92655*/       OPC_SwitchType /*2 cases */, 29, MVT::i1,// ->92687
/*92658*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92660*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*92663*/         OPC_EmitInteger, MVT::i32, 0, 
/*92666*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*92673*/         OPC_EmitInteger, MVT::i1, 0, 
/*92676*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 4, 2, 1, 5, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 1065353216:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1)
/*92687*/       /*SwitchType*/ 87|128,1/*215*/, MVT::i32,// ->92905
/*92690*/         OPC_Scope, 66, /*->92758*/ // 3 children in Scope
/*92692*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*92694*/           OPC_EmitInteger, MVT::i32, 1, 
/*92697*/           OPC_EmitInteger, MVT::i32, 0, 
/*92700*/           OPC_EmitInteger, MVT::i32, 0, 
/*92703*/           OPC_EmitInteger, MVT::i32, 0, 
/*92706*/           OPC_EmitInteger, MVT::i32, 0, 
/*92709*/           OPC_EmitInteger, MVT::i32, 0, 
/*92712*/           OPC_EmitInteger, MVT::i32, 0, 
/*92715*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92727*/           OPC_EmitInteger, MVT::i32, 1, 
/*92730*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92733*/           OPC_EmitInteger, MVT::i32, 0, 
/*92736*/           OPC_EmitInteger, MVT::i32, 0, 
/*92739*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*92758*/         /*Scope*/ 2|128,1/*130*/, /*->92890*/
/*92760*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92762*/           OPC_EmitInteger, MVT::i32, 1, 
/*92765*/           OPC_EmitInteger, MVT::i32, 0, 
/*92768*/           OPC_EmitInteger, MVT::i32, 0, 
/*92771*/           OPC_EmitInteger, MVT::i32, 0, 
/*92774*/           OPC_EmitInteger, MVT::i32, 1, 
/*92777*/           OPC_EmitInteger, MVT::i32, 0, 
/*92780*/           OPC_EmitInteger, MVT::i32, 0, 
/*92783*/           OPC_EmitInteger, MVT::i32, 0, 
/*92786*/           OPC_EmitInteger, MVT::i32, 0, 
/*92789*/           OPC_EmitInteger, MVT::i32, 0, 
/*92792*/           OPC_EmitInteger, MVT::i32, 0, 
/*92795*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92807*/           OPC_EmitInteger, MVT::i32, 1, 
/*92810*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92813*/           OPC_EmitInteger, MVT::i32, 0, 
/*92816*/           OPC_EmitInteger, MVT::i32, 0, 
/*92819*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                        MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*92838*/           OPC_EmitInteger, MVT::i32, 0, 
/*92841*/           OPC_EmitInteger, MVT::i32, 0, 
/*92844*/           OPC_EmitInteger, MVT::i32, 0, 
/*92847*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92859*/           OPC_EmitInteger, MVT::i32, 1, 
/*92862*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92865*/           OPC_EmitInteger, MVT::i32, 0, 
/*92868*/           OPC_EmitInteger, MVT::i32, 0, 
/*92871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                    // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*92890*/         /*Scope*/ 13, /*->92904*/
/*92891*/           OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*92894*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*92904*/         0, /*End of Scope*/
/*92905*/       0, // EndSwitchType
/*92906*/     /*Scope*/ 54, /*->92961*/
/*92907*/       OPC_CheckChild0Type, MVT::f64,
/*92909*/       OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->92945
/*92912*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92914*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*92917*/         OPC_EmitInteger, MVT::i32, 0, 
/*92920*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*92931*/         OPC_EmitInteger, MVT::i1, 0, 
/*92934*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 4, 2, 1, 5, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, 4607182418800017408:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1)
/*92945*/       /*SwitchType*/ 13, MVT::i32,// ->92960
/*92947*/         OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*92950*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*92960*/       0, // EndSwitchType
/*92961*/     /*Scope*/ 37, /*->92999*/
/*92962*/       OPC_CheckChild0Type, MVT::f16,
/*92964*/       OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->92983
/*92967*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92969*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*92976*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_uint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_U32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*92983*/       /*SwitchType*/ 13, MVT::i16,// ->92998
/*92985*/         OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*92988*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*92998*/       0, // EndSwitchType
/*92999*/     0, /*End of Scope*/
/*93000*/   /*SwitchOpcode*/ 77|128,3/*461*/, TARGET_VAL(ISD::FP_TO_SINT),// ->93465
/*93004*/     OPC_Scope, 48|128,2/*304*/, /*->93311*/ // 3 children in Scope
/*93007*/       OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*93008*/       OPC_Scope, 111|128,1/*239*/, /*->93250*/ // 3 children in Scope
/*93011*/         OPC_CheckChild0Type, MVT::f32,
/*93013*/         OPC_SwitchType /*2 cases */, 29, MVT::i1,// ->93045
/*93016*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93018*/           OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*93021*/           OPC_EmitInteger, MVT::i32, 0, 
/*93024*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*93031*/           OPC_EmitInteger, MVT::i1, 0, 
/*93034*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 4, 2, 1, 5, 
                    // Src: (fp_to_sint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                    // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 3212836864:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1)
/*93045*/         /*SwitchType*/ 73|128,1/*201*/, MVT::i32,// ->93249
/*93048*/           OPC_Scope, 66, /*->93116*/ // 2 children in Scope
/*93050*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*93052*/             OPC_EmitInteger, MVT::i32, 1, 
/*93055*/             OPC_EmitInteger, MVT::i32, 0, 
/*93058*/             OPC_EmitInteger, MVT::i32, 0, 
/*93061*/             OPC_EmitInteger, MVT::i32, 0, 
/*93064*/             OPC_EmitInteger, MVT::i32, 0, 
/*93067*/             OPC_EmitInteger, MVT::i32, 0, 
/*93070*/             OPC_EmitInteger, MVT::i32, 0, 
/*93073*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93085*/             OPC_EmitInteger, MVT::i32, 1, 
/*93088*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93091*/             OPC_EmitInteger, MVT::i32, 0, 
/*93094*/             OPC_EmitInteger, MVT::i32, 0, 
/*93097*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*93116*/           /*Scope*/ 2|128,1/*130*/, /*->93248*/
/*93118*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93120*/             OPC_EmitInteger, MVT::i32, 1, 
/*93123*/             OPC_EmitInteger, MVT::i32, 0, 
/*93126*/             OPC_EmitInteger, MVT::i32, 0, 
/*93129*/             OPC_EmitInteger, MVT::i32, 0, 
/*93132*/             OPC_EmitInteger, MVT::i32, 1, 
/*93135*/             OPC_EmitInteger, MVT::i32, 0, 
/*93138*/             OPC_EmitInteger, MVT::i32, 0, 
/*93141*/             OPC_EmitInteger, MVT::i32, 0, 
/*93144*/             OPC_EmitInteger, MVT::i32, 0, 
/*93147*/             OPC_EmitInteger, MVT::i32, 0, 
/*93150*/             OPC_EmitInteger, MVT::i32, 0, 
/*93153*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93165*/             OPC_EmitInteger, MVT::i32, 1, 
/*93168*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93171*/             OPC_EmitInteger, MVT::i32, 0, 
/*93174*/             OPC_EmitInteger, MVT::i32, 0, 
/*93177*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                          MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*93196*/             OPC_EmitInteger, MVT::i32, 0, 
/*93199*/             OPC_EmitInteger, MVT::i32, 0, 
/*93202*/             OPC_EmitInteger, MVT::i32, 0, 
/*93205*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93217*/             OPC_EmitInteger, MVT::i32, 1, 
/*93220*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93223*/             OPC_EmitInteger, MVT::i32, 0, 
/*93226*/             OPC_EmitInteger, MVT::i32, 0, 
/*93229*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                      // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*93248*/           0, /*End of Scope*/
/*93249*/         0, // EndSwitchType
/*93250*/       /*Scope*/ 38, /*->93289*/
/*93251*/         OPC_CheckChild0Type, MVT::f64,
/*93253*/         OPC_CheckType, MVT::i1,
/*93255*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93257*/         OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*93260*/         OPC_EmitInteger, MVT::i32, 0, 
/*93263*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63|128,1/*13830554455654793216*/, 
/*93275*/         OPC_EmitInteger, MVT::i1, 0, 
/*93278*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 4, 2, 1, 5, 
                  // Src: (fp_to_sint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, -4616189618054758400:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1)
/*93289*/       /*Scope*/ 20, /*->93310*/
/*93290*/         OPC_CheckChild0Type, MVT::f16,
/*93292*/         OPC_CheckType, MVT::i32,
/*93294*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93296*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*93303*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_sint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_I32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*93310*/       0, /*End of Scope*/
/*93311*/     /*Scope*/ 95, /*->93407*/
/*93312*/       OPC_MoveChild0,
/*93313*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*93316*/       OPC_Scope, 66, /*->93384*/ // 2 children in Scope
/*93318*/         OPC_MoveChild0,
/*93319*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*93322*/         OPC_Scope, 29, /*->93353*/ // 2 children in Scope
/*93324*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*93325*/           OPC_MoveChild1,
/*93326*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*93329*/           OPC_CheckPredicate, 59, // Predicate_FP_HALF
/*93331*/           OPC_MoveParent,
/*93332*/           OPC_MoveParent,
/*93333*/           OPC_CheckType, MVT::f32,
/*93335*/           OPC_MoveParent,
/*93336*/           OPC_CheckPredicate, 60, // Predicate_cvt_rpi_i32_f32
/*93338*/           OPC_CheckType, MVT::i32,
/*93340*/           OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*93343*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*93353*/         /*Scope*/ 29, /*->93383*/
/*93354*/           OPC_MoveChild0,
/*93355*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*93358*/           OPC_CheckPredicate, 59, // Predicate_FP_HALF
/*93360*/           OPC_MoveParent,
/*93361*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*93362*/           OPC_MoveParent,
/*93363*/           OPC_CheckType, MVT::f32,
/*93365*/           OPC_MoveParent,
/*93366*/           OPC_CheckPredicate, 60, // Predicate_cvt_rpi_i32_f32
/*93368*/           OPC_CheckType, MVT::i32,
/*93370*/           OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*93373*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*93383*/         0, /*End of Scope*/
/*93384*/       /*Scope*/ 21, /*->93406*/
/*93385*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*93386*/         OPC_CheckType, MVT::f32,
/*93388*/         OPC_MoveParent,
/*93389*/         OPC_CheckPredicate, 61, // Predicate_cvt_flr_i32_f32
/*93391*/         OPC_CheckType, MVT::i32,
/*93393*/         OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*93396*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*93406*/       0, /*End of Scope*/
/*93407*/     /*Scope*/ 56, /*->93464*/
/*93408*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*93409*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->93446
/*93412*/         OPC_Scope, 15, /*->93429*/ // 2 children in Scope
/*93414*/           OPC_CheckChild0Type, MVT::f64,
/*93416*/           OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*93419*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*93429*/         /*Scope*/ 15, /*->93445*/
/*93430*/           OPC_CheckChild0Type, MVT::f32,
/*93432*/           OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*93435*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*93445*/         0, /*End of Scope*/
/*93446*/       /*SwitchType*/ 15, MVT::i16,// ->93463
/*93448*/         OPC_CheckChild0Type, MVT::f16,
/*93450*/         OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*93453*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*93463*/       0, // EndSwitchType
/*93464*/     0, /*End of Scope*/
/*93465*/   /*SwitchOpcode*/ 31|128,11/*1439*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->94908
/*93469*/     OPC_RecordChild0, // #0 = $src
/*93470*/     OPC_SwitchType /*2 cases */, 75|128,5/*715*/, MVT::i32,// ->94189
/*93474*/       OPC_Scope, 116, /*->93592*/ // 4 children in Scope
/*93476*/         OPC_CheckChild0Type, MVT::v2i32,
/*93478*/         OPC_Scope, 15, /*->93495*/ // 5 children in Scope
/*93480*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*93481*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93483*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*93486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*93495*/         /*Scope*/ 32, /*->93528*/
/*93496*/           OPC_CheckChild1Integer, 0, 
/*93498*/           OPC_Scope, 13, /*->93513*/ // 2 children in Scope
/*93500*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*93502*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*93505*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*93513*/           /*Scope*/ 13, /*->93527*/
/*93514*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93516*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*93519*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*93527*/           0, /*End of Scope*/
/*93528*/         /*Scope*/ 32, /*->93561*/
/*93529*/           OPC_CheckChild1Integer, 1, 
/*93531*/           OPC_Scope, 13, /*->93546*/ // 2 children in Scope
/*93533*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*93535*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*93538*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*93546*/           /*Scope*/ 13, /*->93560*/
/*93547*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93549*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*93552*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*93560*/           0, /*End of Scope*/
/*93561*/         /*Scope*/ 15, /*->93577*/
/*93562*/           OPC_CheckChild1Integer, 2, 
/*93564*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93566*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*93569*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*93577*/         /*Scope*/ 13, /*->93591*/
/*93578*/           OPC_RecordChild1, // #1 = $index
/*93579*/           OPC_CheckChild1Type, MVT::i32,
/*93581*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*93583*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*93591*/         0, /*End of Scope*/
/*93592*/       /*Scope*/ 38|128,1/*166*/, /*->93760*/
/*93594*/         OPC_CheckChild0Type, MVT::v4i32,
/*93596*/         OPC_Scope, 15, /*->93613*/ // 6 children in Scope
/*93598*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*93599*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93601*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*93604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*93613*/         /*Scope*/ 32, /*->93646*/
/*93614*/           OPC_CheckChild1Integer, 0, 
/*93616*/           OPC_Scope, 13, /*->93631*/ // 2 children in Scope
/*93618*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*93620*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*93623*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*93631*/           /*Scope*/ 13, /*->93645*/
/*93632*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93634*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*93637*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*93645*/           0, /*End of Scope*/
/*93646*/         /*Scope*/ 32, /*->93679*/
/*93647*/           OPC_CheckChild1Integer, 1, 
/*93649*/           OPC_Scope, 13, /*->93664*/ // 2 children in Scope
/*93651*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*93653*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*93656*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*93664*/           /*Scope*/ 13, /*->93678*/
/*93665*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93667*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*93670*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*93678*/           0, /*End of Scope*/
/*93679*/         /*Scope*/ 32, /*->93712*/
/*93680*/           OPC_CheckChild1Integer, 2, 
/*93682*/           OPC_Scope, 13, /*->93697*/ // 2 children in Scope
/*93684*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*93686*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*93689*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*93697*/           /*Scope*/ 13, /*->93711*/
/*93698*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93700*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*93703*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*93711*/           0, /*End of Scope*/
/*93712*/         /*Scope*/ 32, /*->93745*/
/*93713*/           OPC_CheckChild1Integer, 3, 
/*93715*/           OPC_Scope, 13, /*->93730*/ // 2 children in Scope
/*93717*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*93719*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*93722*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*93730*/           /*Scope*/ 13, /*->93744*/
/*93731*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93733*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*93736*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*93744*/           0, /*End of Scope*/
/*93745*/         /*Scope*/ 13, /*->93759*/
/*93746*/           OPC_RecordChild1, // #1 = $index
/*93747*/           OPC_CheckChild1Type, MVT::i32,
/*93749*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*93751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*93759*/         0, /*End of Scope*/
/*93760*/       /*Scope*/ 20|128,1/*148*/, /*->93910*/
/*93762*/         OPC_CheckChild0Type, MVT::v8i32,
/*93764*/         OPC_Scope, 15, /*->93781*/ // 9 children in Scope
/*93766*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*93767*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93769*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*93772*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*93781*/         /*Scope*/ 15, /*->93797*/
/*93782*/           OPC_CheckChild1Integer, 0, 
/*93784*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93786*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*93789*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*93797*/         /*Scope*/ 15, /*->93813*/
/*93798*/           OPC_CheckChild1Integer, 1, 
/*93800*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93802*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*93805*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*93813*/         /*Scope*/ 15, /*->93829*/
/*93814*/           OPC_CheckChild1Integer, 2, 
/*93816*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93818*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*93821*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*93829*/         /*Scope*/ 15, /*->93845*/
/*93830*/           OPC_CheckChild1Integer, 3, 
/*93832*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93834*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*93837*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*93845*/         /*Scope*/ 15, /*->93861*/
/*93846*/           OPC_CheckChild1Integer, 4, 
/*93848*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93850*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*93853*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*93861*/         /*Scope*/ 15, /*->93877*/
/*93862*/           OPC_CheckChild1Integer, 5, 
/*93864*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93866*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*93869*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*93877*/         /*Scope*/ 15, /*->93893*/
/*93878*/           OPC_CheckChild1Integer, 6, 
/*93880*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93882*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*93885*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*93893*/         /*Scope*/ 15, /*->93909*/
/*93894*/           OPC_CheckChild1Integer, 7, 
/*93896*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93898*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*93901*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*93909*/         0, /*End of Scope*/
/*93910*/       /*Scope*/ 20|128,2/*276*/, /*->94188*/
/*93912*/         OPC_CheckChild0Type, MVT::v16i32,
/*93914*/         OPC_Scope, 15, /*->93931*/ // 17 children in Scope
/*93916*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*93917*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93919*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*93922*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*93931*/         /*Scope*/ 15, /*->93947*/
/*93932*/           OPC_CheckChild1Integer, 0, 
/*93934*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93936*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*93939*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*93947*/         /*Scope*/ 15, /*->93963*/
/*93948*/           OPC_CheckChild1Integer, 1, 
/*93950*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93952*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*93955*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*93963*/         /*Scope*/ 15, /*->93979*/
/*93964*/           OPC_CheckChild1Integer, 2, 
/*93966*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93968*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*93971*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*93979*/         /*Scope*/ 15, /*->93995*/
/*93980*/           OPC_CheckChild1Integer, 3, 
/*93982*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93984*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*93987*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*93995*/         /*Scope*/ 15, /*->94011*/
/*93996*/           OPC_CheckChild1Integer, 4, 
/*93998*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94000*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*94003*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*94011*/         /*Scope*/ 15, /*->94027*/
/*94012*/           OPC_CheckChild1Integer, 5, 
/*94014*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94016*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*94019*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*94027*/         /*Scope*/ 15, /*->94043*/
/*94028*/           OPC_CheckChild1Integer, 6, 
/*94030*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94032*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*94035*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*94043*/         /*Scope*/ 15, /*->94059*/
/*94044*/           OPC_CheckChild1Integer, 7, 
/*94046*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94048*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*94051*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*94059*/         /*Scope*/ 15, /*->94075*/
/*94060*/           OPC_CheckChild1Integer, 8, 
/*94062*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94064*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*94067*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*94075*/         /*Scope*/ 15, /*->94091*/
/*94076*/           OPC_CheckChild1Integer, 9, 
/*94078*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94080*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*94083*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*94091*/         /*Scope*/ 15, /*->94107*/
/*94092*/           OPC_CheckChild1Integer, 10, 
/*94094*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94096*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*94099*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*94107*/         /*Scope*/ 15, /*->94123*/
/*94108*/           OPC_CheckChild1Integer, 11, 
/*94110*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94112*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*94115*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*94123*/         /*Scope*/ 15, /*->94139*/
/*94124*/           OPC_CheckChild1Integer, 12, 
/*94126*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94128*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*94131*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*94139*/         /*Scope*/ 15, /*->94155*/
/*94140*/           OPC_CheckChild1Integer, 13, 
/*94142*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94144*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*94147*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*94155*/         /*Scope*/ 15, /*->94171*/
/*94156*/           OPC_CheckChild1Integer, 14, 
/*94158*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94160*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*94163*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*94171*/         /*Scope*/ 15, /*->94187*/
/*94172*/           OPC_CheckChild1Integer, 15, 
/*94174*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94176*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*94179*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*94187*/         0, /*End of Scope*/
/*94188*/       0, /*End of Scope*/
/*94189*/     /*SwitchType*/ 75|128,5/*715*/, MVT::f32,// ->94907
/*94192*/       OPC_Scope, 116, /*->94310*/ // 4 children in Scope
/*94194*/         OPC_CheckChild0Type, MVT::v2f32,
/*94196*/         OPC_Scope, 15, /*->94213*/ // 5 children in Scope
/*94198*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*94199*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94201*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*94204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*94213*/         /*Scope*/ 32, /*->94246*/
/*94214*/           OPC_CheckChild1Integer, 0, 
/*94216*/           OPC_Scope, 13, /*->94231*/ // 2 children in Scope
/*94218*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94220*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94223*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*94231*/           /*Scope*/ 13, /*->94245*/
/*94232*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94234*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94237*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*94245*/           0, /*End of Scope*/
/*94246*/         /*Scope*/ 32, /*->94279*/
/*94247*/           OPC_CheckChild1Integer, 1, 
/*94249*/           OPC_Scope, 13, /*->94264*/ // 2 children in Scope
/*94251*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94253*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94256*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*94264*/           /*Scope*/ 13, /*->94278*/
/*94265*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94267*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94270*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*94278*/           0, /*End of Scope*/
/*94279*/         /*Scope*/ 15, /*->94295*/
/*94280*/           OPC_CheckChild1Integer, 2, 
/*94282*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94284*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*94287*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*94295*/         /*Scope*/ 13, /*->94309*/
/*94296*/           OPC_RecordChild1, // #1 = $index
/*94297*/           OPC_CheckChild1Type, MVT::i32,
/*94299*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*94309*/         0, /*End of Scope*/
/*94310*/       /*Scope*/ 38|128,1/*166*/, /*->94478*/
/*94312*/         OPC_CheckChild0Type, MVT::v4f32,
/*94314*/         OPC_Scope, 15, /*->94331*/ // 6 children in Scope
/*94316*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*94317*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94319*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*94322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*94331*/         /*Scope*/ 32, /*->94364*/
/*94332*/           OPC_CheckChild1Integer, 0, 
/*94334*/           OPC_Scope, 13, /*->94349*/ // 2 children in Scope
/*94336*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94338*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94341*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*94349*/           /*Scope*/ 13, /*->94363*/
/*94350*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94352*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94355*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*94363*/           0, /*End of Scope*/
/*94364*/         /*Scope*/ 32, /*->94397*/
/*94365*/           OPC_CheckChild1Integer, 1, 
/*94367*/           OPC_Scope, 13, /*->94382*/ // 2 children in Scope
/*94369*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94371*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94374*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*94382*/           /*Scope*/ 13, /*->94396*/
/*94383*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94385*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94388*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*94396*/           0, /*End of Scope*/
/*94397*/         /*Scope*/ 32, /*->94430*/
/*94398*/           OPC_CheckChild1Integer, 2, 
/*94400*/           OPC_Scope, 13, /*->94415*/ // 2 children in Scope
/*94402*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94404*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*94407*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*94415*/           /*Scope*/ 13, /*->94429*/
/*94416*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94418*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*94421*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*94429*/           0, /*End of Scope*/
/*94430*/         /*Scope*/ 32, /*->94463*/
/*94431*/           OPC_CheckChild1Integer, 3, 
/*94433*/           OPC_Scope, 13, /*->94448*/ // 2 children in Scope
/*94435*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94437*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*94440*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*94448*/           /*Scope*/ 13, /*->94462*/
/*94449*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94451*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*94454*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*94462*/           0, /*End of Scope*/
/*94463*/         /*Scope*/ 13, /*->94477*/
/*94464*/           OPC_RecordChild1, // #1 = $index
/*94465*/           OPC_CheckChild1Type, MVT::i32,
/*94467*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94469*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*94477*/         0, /*End of Scope*/
/*94478*/       /*Scope*/ 20|128,1/*148*/, /*->94628*/
/*94480*/         OPC_CheckChild0Type, MVT::v8f32,
/*94482*/         OPC_Scope, 15, /*->94499*/ // 9 children in Scope
/*94484*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*94485*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94487*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*94490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*94499*/         /*Scope*/ 15, /*->94515*/
/*94500*/           OPC_CheckChild1Integer, 0, 
/*94502*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94504*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94507*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*94515*/         /*Scope*/ 15, /*->94531*/
/*94516*/           OPC_CheckChild1Integer, 1, 
/*94518*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94520*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94523*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*94531*/         /*Scope*/ 15, /*->94547*/
/*94532*/           OPC_CheckChild1Integer, 2, 
/*94534*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94536*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*94539*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*94547*/         /*Scope*/ 15, /*->94563*/
/*94548*/           OPC_CheckChild1Integer, 3, 
/*94550*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94552*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*94555*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*94563*/         /*Scope*/ 15, /*->94579*/
/*94564*/           OPC_CheckChild1Integer, 4, 
/*94566*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94568*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*94571*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*94579*/         /*Scope*/ 15, /*->94595*/
/*94580*/           OPC_CheckChild1Integer, 5, 
/*94582*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94584*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*94587*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*94595*/         /*Scope*/ 15, /*->94611*/
/*94596*/           OPC_CheckChild1Integer, 6, 
/*94598*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94600*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*94603*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*94611*/         /*Scope*/ 15, /*->94627*/
/*94612*/           OPC_CheckChild1Integer, 7, 
/*94614*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94616*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*94619*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*94627*/         0, /*End of Scope*/
/*94628*/       /*Scope*/ 20|128,2/*276*/, /*->94906*/
/*94630*/         OPC_CheckChild0Type, MVT::v16f32,
/*94632*/         OPC_Scope, 15, /*->94649*/ // 17 children in Scope
/*94634*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*94635*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94637*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*94640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*94649*/         /*Scope*/ 15, /*->94665*/
/*94650*/           OPC_CheckChild1Integer, 0, 
/*94652*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94654*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94657*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*94665*/         /*Scope*/ 15, /*->94681*/
/*94666*/           OPC_CheckChild1Integer, 1, 
/*94668*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94670*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94673*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*94681*/         /*Scope*/ 15, /*->94697*/
/*94682*/           OPC_CheckChild1Integer, 2, 
/*94684*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94686*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*94689*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*94697*/         /*Scope*/ 15, /*->94713*/
/*94698*/           OPC_CheckChild1Integer, 3, 
/*94700*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94702*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*94705*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*94713*/         /*Scope*/ 15, /*->94729*/
/*94714*/           OPC_CheckChild1Integer, 4, 
/*94716*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94718*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*94721*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*94729*/         /*Scope*/ 15, /*->94745*/
/*94730*/           OPC_CheckChild1Integer, 5, 
/*94732*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94734*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*94737*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*94745*/         /*Scope*/ 15, /*->94761*/
/*94746*/           OPC_CheckChild1Integer, 6, 
/*94748*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94750*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*94753*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*94761*/         /*Scope*/ 15, /*->94777*/
/*94762*/           OPC_CheckChild1Integer, 7, 
/*94764*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94766*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*94769*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*94777*/         /*Scope*/ 15, /*->94793*/
/*94778*/           OPC_CheckChild1Integer, 8, 
/*94780*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94782*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*94785*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*94793*/         /*Scope*/ 15, /*->94809*/
/*94794*/           OPC_CheckChild1Integer, 9, 
/*94796*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94798*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*94801*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*94809*/         /*Scope*/ 15, /*->94825*/
/*94810*/           OPC_CheckChild1Integer, 10, 
/*94812*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94814*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*94817*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*94825*/         /*Scope*/ 15, /*->94841*/
/*94826*/           OPC_CheckChild1Integer, 11, 
/*94828*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94830*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*94833*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*94841*/         /*Scope*/ 15, /*->94857*/
/*94842*/           OPC_CheckChild1Integer, 12, 
/*94844*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94846*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*94849*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*94857*/         /*Scope*/ 15, /*->94873*/
/*94858*/           OPC_CheckChild1Integer, 13, 
/*94860*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94862*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*94865*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*94873*/         /*Scope*/ 15, /*->94889*/
/*94874*/           OPC_CheckChild1Integer, 14, 
/*94876*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94878*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*94881*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*94889*/         /*Scope*/ 15, /*->94905*/
/*94890*/           OPC_CheckChild1Integer, 15, 
/*94892*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94894*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*94897*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*94905*/         0, /*End of Scope*/
/*94906*/       0, /*End of Scope*/
/*94907*/     0, // EndSwitchType
/*94908*/   /*SwitchOpcode*/ 61|128,2/*317*/, TARGET_VAL(ISD::AND),// ->95229
/*94912*/     OPC_Scope, 24|128,1/*152*/, /*->95067*/ // 2 children in Scope
/*94915*/       OPC_MoveChild0,
/*94916*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*94919*/       OPC_RecordChild0, // #0 = $src
/*94920*/       OPC_RecordChild1, // #1 = $rshift
/*94921*/       OPC_CheckChild1Type, MVT::i32,
/*94923*/       OPC_MoveParent,
/*94924*/       OPC_RecordChild1, // #2 = $mask
/*94925*/       OPC_MoveChild1,
/*94926*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*94929*/       OPC_CheckPredicate, 62, // Predicate_IMMZeroBasedBitfieldMask
/*94931*/       OPC_MoveParent,
/*94932*/       OPC_CheckType, MVT::i32,
/*94934*/       OPC_Scope, 21, /*->94957*/ // 2 children in Scope
/*94936*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94938*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*94941*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*94948*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i16 (IMMPopCount:i32 ?:i32:$mask)))
/*94957*/       /*Scope*/ 108, /*->95066*/
/*94958*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94960*/         OPC_EmitInteger, MVT::i32, 0, 
/*94963*/         OPC_EmitInteger, MVT::i32, 0, 
/*94966*/         OPC_EmitInteger, MVT::i32, 0, 
/*94969*/         OPC_EmitInteger, MVT::i32, 0, 
/*94972*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94984*/         OPC_EmitInteger, MVT::i32, 0, 
/*94987*/         OPC_EmitInteger, MVT::i32, 0, 
/*94990*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95002*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*95005*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*95012*/         OPC_EmitInteger, MVT::i32, 0, 
/*95015*/         OPC_EmitInteger, MVT::i32, 0, 
/*95018*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95030*/         OPC_EmitInteger, MVT::i32, 1, 
/*95033*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95036*/         OPC_EmitInteger, MVT::i32, 0, 
/*95039*/         OPC_EmitInteger, MVT::i32, 0, 
/*95042*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*95066*/       0, /*End of Scope*/
/*95067*/     /*Scope*/ 31|128,1/*159*/, /*->95228*/
/*95069*/       OPC_RecordChild0, // #0 = $src0
/*95070*/       OPC_RecordChild1, // #1 = $src1
/*95071*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->95189
/*95074*/         OPC_Scope, 100, /*->95176*/ // 2 children in Scope
/*95076*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*95078*/           OPC_EmitInteger, MVT::i32, 0, 
/*95081*/           OPC_EmitInteger, MVT::i32, 0, 
/*95084*/           OPC_EmitInteger, MVT::i32, 1, 
/*95087*/           OPC_EmitInteger, MVT::i32, 0, 
/*95090*/           OPC_EmitInteger, MVT::i32, 0, 
/*95093*/           OPC_EmitInteger, MVT::i32, 0, 
/*95096*/           OPC_EmitInteger, MVT::i32, 0, 
/*95099*/           OPC_EmitInteger, MVT::i32, 0, 
/*95102*/           OPC_EmitInteger, MVT::i32, 0, 
/*95105*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95117*/           OPC_EmitInteger, MVT::i32, 0, 
/*95120*/           OPC_EmitInteger, MVT::i32, 0, 
/*95123*/           OPC_EmitInteger, MVT::i32, 0, 
/*95126*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95138*/           OPC_EmitInteger, MVT::i32, 1, 
/*95141*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95144*/           OPC_EmitInteger, MVT::i32, 0, 
/*95147*/           OPC_EmitInteger, MVT::i32, 0, 
/*95150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::AND_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*95176*/         /*Scope*/ 11, /*->95188*/
/*95177*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95179*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*95188*/         0, /*End of Scope*/
/*95189*/       /*SwitchType*/ 10, MVT::i16,// ->95201
/*95191*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95193*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_AND_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*95201*/       /*SwitchType*/ 11, MVT::i64,// ->95214
/*95203*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95205*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*95214*/       /*SwitchType*/ 11, MVT::i1,// ->95227
/*95216*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95218*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*95227*/       0, // EndSwitchType
/*95228*/     0, /*End of Scope*/
/*95229*/   /*SwitchOpcode*/ 75|128,10/*1355*/, TARGET_VAL(ISD::XOR),// ->96588
/*95233*/     OPC_Scope, 75|128,1/*203*/, /*->95439*/ // 5 children in Scope
/*95236*/       OPC_RecordChild0, // #0 = $z
/*95237*/       OPC_MoveChild1,
/*95238*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*95241*/       OPC_Scope, 19|128,1/*147*/, /*->95391*/ // 2 children in Scope
/*95244*/         OPC_RecordChild0, // #1 = $x
/*95245*/         OPC_MoveChild1,
/*95246*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*95249*/         OPC_Scope, 120, /*->95371*/ // 2 children in Scope
/*95251*/           OPC_RecordChild0, // #2 = $y
/*95252*/           OPC_CheckChild1Same, 0,
/*95254*/           OPC_MoveParent,
/*95255*/           OPC_MoveParent,
/*95256*/           OPC_CheckType, MVT::i32,
/*95258*/           OPC_Scope, 98, /*->95358*/ // 2 children in Scope
/*95260*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95262*/             OPC_EmitInteger, MVT::i32, 0, 
/*95265*/             OPC_EmitInteger, MVT::i32, 0, 
/*95268*/             OPC_EmitInteger, MVT::i32, 0, 
/*95271*/             OPC_EmitInteger, MVT::i32, 0, 
/*95274*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95286*/             OPC_EmitInteger, MVT::i32, 0, 
/*95289*/             OPC_EmitInteger, MVT::i32, 0, 
/*95292*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95304*/             OPC_EmitInteger, MVT::i32, 0, 
/*95307*/             OPC_EmitInteger, MVT::i32, 0, 
/*95310*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95322*/             OPC_EmitInteger, MVT::i32, 1, 
/*95325*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95328*/             OPC_EmitInteger, MVT::i32, 0, 
/*95331*/             OPC_EmitInteger, MVT::i32, 0, 
/*95334*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95358*/           /*Scope*/ 11, /*->95370*/
/*95359*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95361*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95370*/           0, /*End of Scope*/
/*95371*/         /*Scope*/ 18, /*->95390*/
/*95372*/           OPC_CheckChild0Same, 0,
/*95374*/           OPC_RecordChild1, // #2 = $y
/*95375*/           OPC_MoveParent,
/*95376*/           OPC_MoveParent,
/*95377*/           OPC_CheckType, MVT::i32,
/*95379*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95381*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95390*/         0, /*End of Scope*/
/*95391*/       /*Scope*/ 46, /*->95438*/
/*95392*/         OPC_MoveChild0,
/*95393*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*95396*/         OPC_Scope, 19, /*->95417*/ // 2 children in Scope
/*95398*/           OPC_RecordChild0, // #1 = $y
/*95399*/           OPC_CheckChild1Same, 0,
/*95401*/           OPC_MoveParent,
/*95402*/           OPC_RecordChild1, // #2 = $x
/*95403*/           OPC_MoveParent,
/*95404*/           OPC_CheckType, MVT::i32,
/*95406*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95417*/         /*Scope*/ 19, /*->95437*/
/*95418*/           OPC_CheckChild0Same, 0,
/*95420*/           OPC_RecordChild1, // #1 = $y
/*95421*/           OPC_MoveParent,
/*95422*/           OPC_RecordChild1, // #2 = $x
/*95423*/           OPC_MoveParent,
/*95424*/           OPC_CheckType, MVT::i32,
/*95426*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95428*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95437*/         0, /*End of Scope*/
/*95438*/       0, /*End of Scope*/
/*95439*/     /*Scope*/ 90, /*->95530*/
/*95440*/       OPC_MoveChild0,
/*95441*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*95444*/       OPC_Scope, 41, /*->95487*/ // 2 children in Scope
/*95446*/         OPC_RecordChild0, // #0 = $x
/*95447*/         OPC_MoveChild1,
/*95448*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*95451*/         OPC_RecordChild0, // #1 = $y
/*95452*/         OPC_RecordChild1, // #2 = $z
/*95453*/         OPC_MoveParent,
/*95454*/         OPC_MoveParent,
/*95455*/         OPC_CheckType, MVT::i32,
/*95457*/         OPC_Scope, 13, /*->95472*/ // 2 children in Scope
/*95459*/           OPC_CheckChild1Same, 2,
/*95461*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95463*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95472*/         /*Scope*/ 13, /*->95486*/
/*95473*/           OPC_CheckChild1Same, 1,
/*95475*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95477*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95486*/         0, /*End of Scope*/
/*95487*/       /*Scope*/ 41, /*->95529*/
/*95488*/         OPC_MoveChild0,
/*95489*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*95492*/         OPC_RecordChild0, // #0 = $y
/*95493*/         OPC_RecordChild1, // #1 = $z
/*95494*/         OPC_MoveParent,
/*95495*/         OPC_RecordChild1, // #2 = $x
/*95496*/         OPC_MoveParent,
/*95497*/         OPC_CheckType, MVT::i32,
/*95499*/         OPC_Scope, 13, /*->95514*/ // 2 children in Scope
/*95501*/           OPC_CheckChild1Same, 1,
/*95503*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95514*/         /*Scope*/ 13, /*->95528*/
/*95515*/           OPC_CheckChild1Same, 0,
/*95517*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95519*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95528*/         0, /*End of Scope*/
/*95529*/       0, /*End of Scope*/
/*95530*/     /*Scope*/ 84|128,2/*340*/, /*->95872*/
/*95532*/       OPC_RecordChild0, // #0 = $z
/*95533*/       OPC_MoveChild1,
/*95534*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*95537*/       OPC_Scope, 110, /*->95649*/ // 2 children in Scope
/*95539*/         OPC_RecordChild0, // #1 = $x
/*95540*/         OPC_MoveChild1,
/*95541*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*95544*/         OPC_CheckChild0Same, 0,
/*95546*/         OPC_RecordChild1, // #2 = $y
/*95547*/         OPC_MoveParent,
/*95548*/         OPC_MoveParent,
/*95549*/         OPC_CheckType, MVT::i32,
/*95551*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95553*/         OPC_EmitInteger, MVT::i32, 0, 
/*95556*/         OPC_EmitInteger, MVT::i32, 0, 
/*95559*/         OPC_EmitInteger, MVT::i32, 0, 
/*95562*/         OPC_EmitInteger, MVT::i32, 0, 
/*95565*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95577*/         OPC_EmitInteger, MVT::i32, 0, 
/*95580*/         OPC_EmitInteger, MVT::i32, 0, 
/*95583*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95595*/         OPC_EmitInteger, MVT::i32, 0, 
/*95598*/         OPC_EmitInteger, MVT::i32, 0, 
/*95601*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95613*/         OPC_EmitInteger, MVT::i32, 1, 
/*95616*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95619*/         OPC_EmitInteger, MVT::i32, 0, 
/*95622*/         OPC_EmitInteger, MVT::i32, 0, 
/*95625*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95649*/       /*Scope*/ 92|128,1/*220*/, /*->95871*/
/*95651*/         OPC_MoveChild0,
/*95652*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*95655*/         OPC_Scope, 106, /*->95763*/ // 2 children in Scope
/*95657*/           OPC_RecordChild0, // #1 = $y
/*95658*/           OPC_CheckChild1Same, 0,
/*95660*/           OPC_MoveParent,
/*95661*/           OPC_RecordChild1, // #2 = $x
/*95662*/           OPC_MoveParent,
/*95663*/           OPC_CheckType, MVT::i32,
/*95665*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95667*/           OPC_EmitInteger, MVT::i32, 0, 
/*95670*/           OPC_EmitInteger, MVT::i32, 0, 
/*95673*/           OPC_EmitInteger, MVT::i32, 0, 
/*95676*/           OPC_EmitInteger, MVT::i32, 0, 
/*95679*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95691*/           OPC_EmitInteger, MVT::i32, 0, 
/*95694*/           OPC_EmitInteger, MVT::i32, 0, 
/*95697*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95709*/           OPC_EmitInteger, MVT::i32, 0, 
/*95712*/           OPC_EmitInteger, MVT::i32, 0, 
/*95715*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95727*/           OPC_EmitInteger, MVT::i32, 1, 
/*95730*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95733*/           OPC_EmitInteger, MVT::i32, 0, 
/*95736*/           OPC_EmitInteger, MVT::i32, 0, 
/*95739*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95763*/         /*Scope*/ 106, /*->95870*/
/*95764*/           OPC_CheckChild0Same, 0,
/*95766*/           OPC_RecordChild1, // #1 = $y
/*95767*/           OPC_MoveParent,
/*95768*/           OPC_RecordChild1, // #2 = $x
/*95769*/           OPC_MoveParent,
/*95770*/           OPC_CheckType, MVT::i32,
/*95772*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95774*/           OPC_EmitInteger, MVT::i32, 0, 
/*95777*/           OPC_EmitInteger, MVT::i32, 0, 
/*95780*/           OPC_EmitInteger, MVT::i32, 0, 
/*95783*/           OPC_EmitInteger, MVT::i32, 0, 
/*95786*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95798*/           OPC_EmitInteger, MVT::i32, 0, 
/*95801*/           OPC_EmitInteger, MVT::i32, 0, 
/*95804*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95816*/           OPC_EmitInteger, MVT::i32, 0, 
/*95819*/           OPC_EmitInteger, MVT::i32, 0, 
/*95822*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95834*/           OPC_EmitInteger, MVT::i32, 1, 
/*95837*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95840*/           OPC_EmitInteger, MVT::i32, 0, 
/*95843*/           OPC_EmitInteger, MVT::i32, 0, 
/*95846*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95870*/         0, /*End of Scope*/
/*95871*/       0, /*End of Scope*/
/*95872*/     /*Scope*/ 56|128,3/*440*/, /*->96314*/
/*95874*/       OPC_MoveChild0,
/*95875*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*95878*/       OPC_Scope, 87|128,1/*215*/, /*->96096*/ // 2 children in Scope
/*95881*/         OPC_RecordChild0, // #0 = $x
/*95882*/         OPC_MoveChild1,
/*95883*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*95886*/         OPC_RecordChild0, // #1 = $y
/*95887*/         OPC_RecordChild1, // #2 = $z
/*95888*/         OPC_MoveParent,
/*95889*/         OPC_MoveParent,
/*95890*/         OPC_CheckType, MVT::i32,
/*95892*/         OPC_Scope, 100, /*->95994*/ // 2 children in Scope
/*95894*/           OPC_CheckChild1Same, 2,
/*95896*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95898*/           OPC_EmitInteger, MVT::i32, 0, 
/*95901*/           OPC_EmitInteger, MVT::i32, 0, 
/*95904*/           OPC_EmitInteger, MVT::i32, 0, 
/*95907*/           OPC_EmitInteger, MVT::i32, 0, 
/*95910*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95922*/           OPC_EmitInteger, MVT::i32, 0, 
/*95925*/           OPC_EmitInteger, MVT::i32, 0, 
/*95928*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95940*/           OPC_EmitInteger, MVT::i32, 0, 
/*95943*/           OPC_EmitInteger, MVT::i32, 0, 
/*95946*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95958*/           OPC_EmitInteger, MVT::i32, 1, 
/*95961*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95964*/           OPC_EmitInteger, MVT::i32, 0, 
/*95967*/           OPC_EmitInteger, MVT::i32, 0, 
/*95970*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*95994*/         /*Scope*/ 100, /*->96095*/
/*95995*/           OPC_CheckChild1Same, 1,
/*95997*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95999*/           OPC_EmitInteger, MVT::i32, 0, 
/*96002*/           OPC_EmitInteger, MVT::i32, 0, 
/*96005*/           OPC_EmitInteger, MVT::i32, 0, 
/*96008*/           OPC_EmitInteger, MVT::i32, 0, 
/*96011*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96023*/           OPC_EmitInteger, MVT::i32, 0, 
/*96026*/           OPC_EmitInteger, MVT::i32, 0, 
/*96029*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96041*/           OPC_EmitInteger, MVT::i32, 0, 
/*96044*/           OPC_EmitInteger, MVT::i32, 0, 
/*96047*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96059*/           OPC_EmitInteger, MVT::i32, 1, 
/*96062*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96065*/           OPC_EmitInteger, MVT::i32, 0, 
/*96068*/           OPC_EmitInteger, MVT::i32, 0, 
/*96071*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*96095*/         0, /*End of Scope*/
/*96096*/       /*Scope*/ 87|128,1/*215*/, /*->96313*/
/*96098*/         OPC_MoveChild0,
/*96099*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*96102*/         OPC_RecordChild0, // #0 = $y
/*96103*/         OPC_RecordChild1, // #1 = $z
/*96104*/         OPC_MoveParent,
/*96105*/         OPC_RecordChild1, // #2 = $x
/*96106*/         OPC_MoveParent,
/*96107*/         OPC_CheckType, MVT::i32,
/*96109*/         OPC_Scope, 100, /*->96211*/ // 2 children in Scope
/*96111*/           OPC_CheckChild1Same, 1,
/*96113*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*96115*/           OPC_EmitInteger, MVT::i32, 0, 
/*96118*/           OPC_EmitInteger, MVT::i32, 0, 
/*96121*/           OPC_EmitInteger, MVT::i32, 0, 
/*96124*/           OPC_EmitInteger, MVT::i32, 0, 
/*96127*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96139*/           OPC_EmitInteger, MVT::i32, 0, 
/*96142*/           OPC_EmitInteger, MVT::i32, 0, 
/*96145*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96157*/           OPC_EmitInteger, MVT::i32, 0, 
/*96160*/           OPC_EmitInteger, MVT::i32, 0, 
/*96163*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96175*/           OPC_EmitInteger, MVT::i32, 1, 
/*96178*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96181*/           OPC_EmitInteger, MVT::i32, 0, 
/*96184*/           OPC_EmitInteger, MVT::i32, 0, 
/*96187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*96211*/         /*Scope*/ 100, /*->96312*/
/*96212*/           OPC_CheckChild1Same, 0,
/*96214*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*96216*/           OPC_EmitInteger, MVT::i32, 0, 
/*96219*/           OPC_EmitInteger, MVT::i32, 0, 
/*96222*/           OPC_EmitInteger, MVT::i32, 0, 
/*96225*/           OPC_EmitInteger, MVT::i32, 0, 
/*96228*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96240*/           OPC_EmitInteger, MVT::i32, 0, 
/*96243*/           OPC_EmitInteger, MVT::i32, 0, 
/*96246*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96258*/           OPC_EmitInteger, MVT::i32, 0, 
/*96261*/           OPC_EmitInteger, MVT::i32, 0, 
/*96264*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96276*/           OPC_EmitInteger, MVT::i32, 1, 
/*96279*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96282*/           OPC_EmitInteger, MVT::i32, 0, 
/*96285*/           OPC_EmitInteger, MVT::i32, 0, 
/*96288*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*96312*/         0, /*End of Scope*/
/*96313*/       0, /*End of Scope*/
/*96314*/     /*Scope*/ 15|128,2/*271*/, /*->96587*/
/*96316*/       OPC_RecordChild0, // #0 = $src0
/*96317*/       OPC_Scope, 107, /*->96426*/ // 2 children in Scope
/*96319*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96330*/         OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->96413
/*96333*/           OPC_Scope, 66, /*->96401*/ // 2 children in Scope
/*96335*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96337*/             OPC_EmitInteger, MVT::i32, 1, 
/*96340*/             OPC_EmitInteger, MVT::i32, 0, 
/*96343*/             OPC_EmitInteger, MVT::i32, 0, 
/*96346*/             OPC_EmitInteger, MVT::i32, 0, 
/*96349*/             OPC_EmitInteger, MVT::i32, 0, 
/*96352*/             OPC_EmitInteger, MVT::i32, 0, 
/*96355*/             OPC_EmitInteger, MVT::i32, 0, 
/*96358*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96370*/             OPC_EmitInteger, MVT::i32, 1, 
/*96373*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96376*/             OPC_EmitInteger, MVT::i32, 0, 
/*96379*/             OPC_EmitInteger, MVT::i32, 0, 
/*96382*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*96401*/           /*Scope*/ 10, /*->96412*/
/*96402*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96404*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32:i1 i32:i32:$src0)
/*96412*/           0, /*End of Scope*/
/*96413*/         /*SwitchType*/ 10, MVT::i64,// ->96425
/*96415*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96417*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64:i1 i64:i64:$src0)
/*96425*/         0, // EndSwitchType
/*96426*/       /*Scope*/ 30|128,1/*158*/, /*->96586*/
/*96428*/         OPC_RecordChild1, // #1 = $src1
/*96429*/         OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->96547
/*96432*/           OPC_Scope, 100, /*->96534*/ // 2 children in Scope
/*96434*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96436*/             OPC_EmitInteger, MVT::i32, 0, 
/*96439*/             OPC_EmitInteger, MVT::i32, 0, 
/*96442*/             OPC_EmitInteger, MVT::i32, 1, 
/*96445*/             OPC_EmitInteger, MVT::i32, 0, 
/*96448*/             OPC_EmitInteger, MVT::i32, 0, 
/*96451*/             OPC_EmitInteger, MVT::i32, 0, 
/*96454*/             OPC_EmitInteger, MVT::i32, 0, 
/*96457*/             OPC_EmitInteger, MVT::i32, 0, 
/*96460*/             OPC_EmitInteger, MVT::i32, 0, 
/*96463*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96475*/             OPC_EmitInteger, MVT::i32, 0, 
/*96478*/             OPC_EmitInteger, MVT::i32, 0, 
/*96481*/             OPC_EmitInteger, MVT::i32, 0, 
/*96484*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96496*/             OPC_EmitInteger, MVT::i32, 1, 
/*96499*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96502*/             OPC_EmitInteger, MVT::i32, 0, 
/*96505*/             OPC_EmitInteger, MVT::i32, 0, 
/*96508*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*96534*/           /*Scope*/ 11, /*->96546*/
/*96535*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96537*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*96546*/           0, /*End of Scope*/
/*96547*/         /*SwitchType*/ 10, MVT::i16,// ->96559
/*96549*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_XOR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*96559*/         /*SwitchType*/ 11, MVT::i64,// ->96572
/*96561*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96563*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*96572*/         /*SwitchType*/ 11, MVT::i1,// ->96585
/*96574*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96576*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*96585*/         0, // EndSwitchType
/*96586*/       0, /*End of Scope*/
/*96587*/     0, /*End of Scope*/
/*96588*/   /*SwitchOpcode*/ 42|128,8/*1066*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->97658
/*96592*/     OPC_Scope, 63|128,6/*831*/, /*->97426*/ // 2 children in Scope
/*96595*/       OPC_MoveChild0,
/*96596*/       OPC_SwitchOpcode /*10 cases */, 114|128,1/*242*/, TARGET_VAL(ISD::ADD),// ->96843
/*96601*/         OPC_Scope, 28, /*->96631*/ // 4 children in Scope
/*96603*/           OPC_MoveChild0,
/*96604*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96607*/           OPC_RecordChild0, // #0 = $src0
/*96608*/           OPC_RecordChild1, // #1 = $src1
/*96609*/           OPC_MoveParent,
/*96610*/           OPC_RecordChild1, // #2 = $src2
/*96611*/           OPC_CheckType, MVT::i16,
/*96613*/           OPC_MoveParent,
/*96614*/           OPC_CheckType, MVT::i32,
/*96616*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96618*/           OPC_EmitInteger, MVT::i1, 0, 
/*96621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1)
/*96631*/         /*Scope*/ 28, /*->96660*/
/*96632*/           OPC_RecordChild0, // #0 = $src2
/*96633*/           OPC_MoveChild1,
/*96634*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96637*/           OPC_RecordChild0, // #1 = $src0
/*96638*/           OPC_RecordChild1, // #2 = $src1
/*96639*/           OPC_MoveParent,
/*96640*/           OPC_CheckType, MVT::i16,
/*96642*/           OPC_MoveParent,
/*96643*/           OPC_CheckType, MVT::i32,
/*96645*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96647*/           OPC_EmitInteger, MVT::i1, 0, 
/*96650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 4/*#Ops*/, 1, 2, 0, 3, 
                    // Src: (zext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1)
/*96660*/         /*Scope*/ 58, /*->96719*/
/*96661*/           OPC_MoveChild0,
/*96662*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96665*/           OPC_RecordChild0, // #0 = $src0
/*96666*/           OPC_RecordChild1, // #1 = $src1
/*96667*/           OPC_MoveParent,
/*96668*/           OPC_RecordChild1, // #2 = $src2
/*96669*/           OPC_CheckType, MVT::i16,
/*96671*/           OPC_MoveParent,
/*96672*/           OPC_CheckType, MVT::i64,
/*96674*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96676*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*96679*/           OPC_EmitInteger, MVT::i1, 0, 
/*96682*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 4/*#Ops*/, 0, 1, 2, 4,  // Results = #5
/*96692*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*96695*/           OPC_EmitInteger, MVT::i32, 0, 
/*96698*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*96705*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*96708*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 3, 5, 6, 8, 9, 
                    // Src: (zext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*96719*/         /*Scope*/ 122, /*->96842*/
/*96720*/           OPC_RecordChild0, // #0 = $src2
/*96721*/           OPC_Scope, 57, /*->96780*/ // 2 children in Scope
/*96723*/             OPC_MoveChild1,
/*96724*/             OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96727*/             OPC_RecordChild0, // #1 = $src0
/*96728*/             OPC_RecordChild1, // #2 = $src1
/*96729*/             OPC_MoveParent,
/*96730*/             OPC_CheckType, MVT::i16,
/*96732*/             OPC_MoveParent,
/*96733*/             OPC_CheckType, MVT::i64,
/*96735*/             OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96737*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*96740*/             OPC_EmitInteger, MVT::i1, 0, 
/*96743*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                          MVT::i16, 4/*#Ops*/, 1, 2, 0, 4,  // Results = #5
/*96753*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*96756*/             OPC_EmitInteger, MVT::i32, 0, 
/*96759*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                          MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*96766*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*96769*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 3, 5, 6, 8, 9, 
                      // Src: (zext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                      // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*96780*/           /*Scope*/ 60, /*->96841*/
/*96781*/             OPC_RecordChild1, // #1 = $src1
/*96782*/             OPC_CheckType, MVT::i16,
/*96784*/             OPC_MoveParent,
/*96785*/             OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->96798
/*96788*/               OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96790*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (zext:i32 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (V_ADD_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*96798*/             /*SwitchType*/ 40, MVT::i64,// ->96840
/*96800*/               OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96802*/               OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*96805*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*96813*/               OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*96816*/               OPC_EmitInteger, MVT::i32, 0, 
/*96819*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                            MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*96826*/               OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*96829*/               OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                            MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                        // Src: (zext:i64 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*96840*/             0, // EndSwitchType
/*96841*/           0, /*End of Scope*/
/*96842*/         0, /*End of Scope*/
/*96843*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::MUL),// ->96907
/*96846*/         OPC_RecordChild0, // #0 = $src0
/*96847*/         OPC_RecordChild1, // #1 = $src1
/*96848*/         OPC_CheckType, MVT::i16,
/*96850*/         OPC_MoveParent,
/*96851*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->96864
/*96854*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96856*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MUL_LO_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*96864*/         /*SwitchType*/ 40, MVT::i64,// ->96906
/*96866*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96868*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*96871*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*96879*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*96882*/           OPC_EmitInteger, MVT::i32, 0, 
/*96885*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*96892*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*96895*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*96906*/         0, // EndSwitchType
/*96907*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SUB),// ->96971
/*96910*/         OPC_RecordChild0, // #0 = $src0
/*96911*/         OPC_RecordChild1, // #1 = $src1
/*96912*/         OPC_CheckType, MVT::i16,
/*96914*/         OPC_MoveParent,
/*96915*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->96928
/*96918*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96920*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_SUB_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*96928*/         /*SwitchType*/ 40, MVT::i64,// ->96970
/*96930*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96932*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*96935*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*96943*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*96946*/           OPC_EmitInteger, MVT::i32, 0, 
/*96949*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*96956*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*96959*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*96970*/         0, // EndSwitchType
/*96971*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMIN),// ->97035
/*96974*/         OPC_RecordChild0, // #0 = $src0
/*96975*/         OPC_RecordChild1, // #1 = $src1
/*96976*/         OPC_CheckType, MVT::i16,
/*96978*/         OPC_MoveParent,
/*96979*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->96992
/*96982*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*96992*/         /*SwitchType*/ 40, MVT::i64,// ->97034
/*96994*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96996*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*96999*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*97007*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97010*/           OPC_EmitInteger, MVT::i32, 0, 
/*97013*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*97020*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97023*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*97034*/         0, // EndSwitchType
/*97035*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMAX),// ->97099
/*97038*/         OPC_RecordChild0, // #0 = $src0
/*97039*/         OPC_RecordChild1, // #1 = $src1
/*97040*/         OPC_CheckType, MVT::i16,
/*97042*/         OPC_MoveParent,
/*97043*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->97056
/*97046*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97048*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*97056*/         /*SwitchType*/ 40, MVT::i64,// ->97098
/*97058*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97060*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97063*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*97071*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97074*/           OPC_EmitInteger, MVT::i32, 0, 
/*97077*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*97084*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97087*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*97098*/         0, // EndSwitchType
/*97099*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMIN),// ->97163
/*97102*/         OPC_RecordChild0, // #0 = $src0
/*97103*/         OPC_RecordChild1, // #1 = $src1
/*97104*/         OPC_CheckType, MVT::i16,
/*97106*/         OPC_MoveParent,
/*97107*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->97120
/*97110*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*97120*/         /*SwitchType*/ 40, MVT::i64,// ->97162
/*97122*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97124*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97127*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*97135*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97138*/           OPC_EmitInteger, MVT::i32, 0, 
/*97141*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*97148*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97151*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*97162*/         0, // EndSwitchType
/*97163*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMAX),// ->97227
/*97166*/         OPC_RecordChild0, // #0 = $src0
/*97167*/         OPC_RecordChild1, // #1 = $src1
/*97168*/         OPC_CheckType, MVT::i16,
/*97170*/         OPC_MoveParent,
/*97171*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->97184
/*97174*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*97184*/         /*SwitchType*/ 40, MVT::i64,// ->97226
/*97186*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97188*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97191*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*97199*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97202*/           OPC_EmitInteger, MVT::i32, 0, 
/*97205*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*97212*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97215*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*97226*/         0, // EndSwitchType
/*97227*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SHL),// ->97293
/*97230*/         OPC_RecordChild0, // #0 = $src0
/*97231*/         OPC_RecordChild1, // #1 = $src1
/*97232*/         OPC_CheckChild1Type, MVT::i16,
/*97234*/         OPC_CheckType, MVT::i16,
/*97236*/         OPC_MoveParent,
/*97237*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->97250
/*97240*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHLREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*97250*/         /*SwitchType*/ 40, MVT::i64,// ->97292
/*97252*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97254*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97257*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*97265*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97268*/           OPC_EmitInteger, MVT::i32, 0, 
/*97271*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*97278*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97281*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*97292*/         0, // EndSwitchType
/*97293*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRL),// ->97359
/*97296*/         OPC_RecordChild0, // #0 = $src0
/*97297*/         OPC_RecordChild1, // #1 = $src1
/*97298*/         OPC_CheckChild1Type, MVT::i16,
/*97300*/         OPC_CheckType, MVT::i16,
/*97302*/         OPC_MoveParent,
/*97303*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->97316
/*97306*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97308*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHRREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*97316*/         /*SwitchType*/ 40, MVT::i64,// ->97358
/*97318*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97320*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97323*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*97331*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97334*/           OPC_EmitInteger, MVT::i32, 0, 
/*97337*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*97344*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97347*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*97358*/         0, // EndSwitchType
/*97359*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->97425
/*97362*/         OPC_RecordChild0, // #0 = $src0
/*97363*/         OPC_RecordChild1, // #1 = $src1
/*97364*/         OPC_CheckChild1Type, MVT::i16,
/*97366*/         OPC_CheckType, MVT::i16,
/*97368*/         OPC_MoveParent,
/*97369*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->97382
/*97372*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_ASHRREV_I16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*97382*/         /*SwitchType*/ 40, MVT::i64,// ->97424
/*97384*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97386*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97389*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*97397*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97400*/           OPC_EmitInteger, MVT::i32, 0, 
/*97403*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*97410*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97413*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*97424*/         0, // EndSwitchType
/*97425*/       0, // EndSwitchOpcode
/*97426*/     /*Scope*/ 101|128,1/*229*/, /*->97657*/
/*97428*/       OPC_RecordChild0, // #0 = $src
/*97429*/       OPC_SwitchType /*3 cases */, 17, MVT::i16,// ->97449
/*97432*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97434*/         OPC_EmitInteger, MVT::i32, 0, 
/*97437*/         OPC_EmitInteger, MVT::i32, 1, 
/*97440*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (zext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*97449*/       /*SwitchType*/ 48, MVT::i32,// ->97499
/*97451*/         OPC_Scope, 19, /*->97472*/ // 2 children in Scope
/*97453*/           OPC_CheckChild0Type, MVT::i1,
/*97455*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97457*/           OPC_EmitInteger, MVT::i32, 0, 
/*97460*/           OPC_EmitInteger, MVT::i32, 1, 
/*97463*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*97472*/         /*Scope*/ 25, /*->97498*/
/*97473*/           OPC_CheckChild0Type, MVT::i16,
/*97475*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97477*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*97482*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*97489*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 2, 0, 
                    // Src: (zext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 (S_MOV_B32:i16 65535:i32), ?:i16:$src)
/*97498*/         0, /*End of Scope*/
/*97499*/       /*SwitchType*/ 26|128,1/*154*/, MVT::i64,// ->97656
/*97502*/         OPC_Scope, 34, /*->97538*/ // 3 children in Scope
/*97504*/           OPC_CheckChild0Type, MVT::i32,
/*97506*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97508*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*97511*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97514*/           OPC_EmitInteger, MVT::i32, 0, 
/*97517*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*97524*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97527*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                    // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*97538*/         /*Scope*/ 49, /*->97588*/
/*97539*/           OPC_CheckChild0Type, MVT::i1,
/*97541*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97543*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97546*/           OPC_EmitInteger, MVT::i32, 0, 
/*97549*/           OPC_EmitInteger, MVT::i32, 1, 
/*97552*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*97561*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97564*/           OPC_EmitInteger, MVT::i32, 0, 
/*97567*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*97574*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97577*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                    // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*97588*/         /*Scope*/ 66, /*->97655*/
/*97589*/           OPC_CheckChild0Type, MVT::i16,
/*97591*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97593*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*97596*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*97601*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*97608*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*97617*/           OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*97620*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*97628*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97631*/           OPC_EmitInteger, MVT::i32, 0, 
/*97634*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 9,  // Results = #10
/*97641*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97644*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 7, 8, 10, 11, 
                    // Src: (zext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_AND_B32:i16:i1 ?:i16:$src, (S_MOV_B32:i16 65535:i32)), SGPR_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*97655*/         0, /*End of Scope*/
/*97656*/       0, // EndSwitchType
/*97657*/     0, /*End of Scope*/
/*97658*/   /*SwitchOpcode*/ 75|128,3/*459*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->98121
/*97662*/     OPC_Scope, 54|128,1/*182*/, /*->97847*/ // 2 children in Scope
/*97665*/       OPC_MoveChild0,
/*97666*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*97669*/       OPC_Scope, 28, /*->97699*/ // 4 children in Scope
/*97671*/         OPC_MoveChild0,
/*97672*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*97675*/         OPC_RecordChild0, // #0 = $src0
/*97676*/         OPC_RecordChild1, // #1 = $src1
/*97677*/         OPC_MoveParent,
/*97678*/         OPC_RecordChild1, // #2 = $src2
/*97679*/         OPC_CheckType, MVT::i16,
/*97681*/         OPC_MoveParent,
/*97682*/         OPC_CheckType, MVT::i32,
/*97684*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97686*/         OPC_EmitInteger, MVT::i1, 0, 
/*97689*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1)
/*97699*/       /*Scope*/ 28, /*->97728*/
/*97700*/         OPC_RecordChild0, // #0 = $src2
/*97701*/         OPC_MoveChild1,
/*97702*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*97705*/         OPC_RecordChild0, // #1 = $src0
/*97706*/         OPC_RecordChild1, // #2 = $src1
/*97707*/         OPC_MoveParent,
/*97708*/         OPC_CheckType, MVT::i16,
/*97710*/         OPC_MoveParent,
/*97711*/         OPC_CheckType, MVT::i32,
/*97713*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97715*/         OPC_EmitInteger, MVT::i1, 0, 
/*97718*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 0, 3, 
                  // Src: (sext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1)
/*97728*/       /*Scope*/ 58, /*->97787*/
/*97729*/         OPC_MoveChild0,
/*97730*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*97733*/         OPC_RecordChild0, // #0 = $src0
/*97734*/         OPC_RecordChild1, // #1 = $src1
/*97735*/         OPC_MoveParent,
/*97736*/         OPC_RecordChild1, // #2 = $src2
/*97737*/         OPC_CheckType, MVT::i16,
/*97739*/         OPC_MoveParent,
/*97740*/         OPC_CheckType, MVT::i64,
/*97742*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97744*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97747*/         OPC_EmitInteger, MVT::i1, 0, 
/*97750*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 4/*#Ops*/, 0, 1, 2, 4,  // Results = #5
/*97760*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97763*/         OPC_EmitInteger, MVT::i32, 0, 
/*97766*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*97773*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97776*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 5, 6, 8, 9, 
                  // Src: (sext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*97787*/       /*Scope*/ 58, /*->97846*/
/*97788*/         OPC_RecordChild0, // #0 = $src2
/*97789*/         OPC_MoveChild1,
/*97790*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*97793*/         OPC_RecordChild0, // #1 = $src0
/*97794*/         OPC_RecordChild1, // #2 = $src1
/*97795*/         OPC_MoveParent,
/*97796*/         OPC_CheckType, MVT::i16,
/*97798*/         OPC_MoveParent,
/*97799*/         OPC_CheckType, MVT::i64,
/*97801*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97803*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97806*/         OPC_EmitInteger, MVT::i1, 0, 
/*97809*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 4/*#Ops*/, 1, 2, 0, 4,  // Results = #5
/*97819*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97822*/         OPC_EmitInteger, MVT::i32, 0, 
/*97825*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*97832*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97835*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 5, 6, 8, 9, 
                  // Src: (sext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2, 0:i1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*97846*/       0, /*End of Scope*/
/*97847*/     /*Scope*/ 15|128,2/*271*/, /*->98120*/
/*97849*/       OPC_RecordChild0, // #0 = $src
/*97850*/       OPC_SwitchType /*3 cases */, 26, MVT::i16,// ->97879
/*97853*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97855*/         OPC_EmitInteger, MVT::i32, 0, 
/*97858*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97870*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src)
/*97879*/       /*SwitchType*/ 43, MVT::i32,// ->97924
/*97881*/         OPC_Scope, 11, /*->97894*/ // 2 children in Scope
/*97883*/           OPC_CheckChild0Type, MVT::i16,
/*97885*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97887*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 ?:i16:$src)
/*97894*/         /*Scope*/ 28, /*->97923*/
/*97895*/           OPC_CheckChild0Type, MVT::i1,
/*97897*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97899*/           OPC_EmitInteger, MVT::i32, 0, 
/*97902*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97914*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*97923*/         0, /*End of Scope*/
/*97924*/       /*SwitchType*/ 64|128,1/*192*/, MVT::i64,// ->98119
/*97927*/         OPC_Scope, 47, /*->97976*/ // 3 children in Scope
/*97929*/           OPC_CheckChild0Type, MVT::i32,
/*97931*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97933*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*97936*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*97939*/           OPC_EmitInteger, MVT::i32, 31, 
/*97942*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*97951*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32_XM0RegClassID,
/*97954*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*97962*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*97965*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 7, 8, 
                    // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 ?:i32:$src, 31:i32), SReg_32_XM0:i32), sub1:i32)
/*97976*/         /*Scope*/ 72, /*->98049*/
/*97977*/           OPC_CheckChild0Type, MVT::i1,
/*97979*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97981*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*97984*/           OPC_EmitInteger, MVT::i32, 0, 
/*97987*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97999*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*98008*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*98011*/           OPC_EmitInteger, MVT::i32, 0, 
/*98014*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98026*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*98035*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*98038*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                    // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*98049*/         /*Scope*/ 68, /*->98118*/
/*98050*/           OPC_CheckChild0Type, MVT::i16,
/*98052*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98054*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*98057*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*98064*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*98067*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #4
/*98074*/           OPC_EmitInteger, MVT::i32, 31, 
/*98077*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*98084*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 4, 6,  // Results = #7 #8
/*98093*/           OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*98096*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*98104*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*98107*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 2, 3, 10, 11, 
                    // Src: (sext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_SEXT_I32_I16:i32 ?:i16:$src), sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 (S_SEXT_I32_I16:i32 ?:i16:$src), (S_MOV_B32:i16 31:i32)), SGPR_32:i32), sub1:i32)
/*98118*/         0, /*End of Scope*/
/*98119*/       0, // EndSwitchType
/*98120*/     0, /*End of Scope*/
/*98121*/   /*SwitchOpcode*/ 29, TARGET_VAL(ISD::ATOMIC_FENCE),// ->98153
/*98124*/     OPC_RecordNode, // #0 = 'atomic_fence' chained node
/*98125*/     OPC_RecordChild1, // #1 = $ordering
/*98126*/     OPC_MoveChild1,
/*98127*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*98130*/     OPC_CheckType, MVT::i32,
/*98132*/     OPC_MoveParent,
/*98133*/     OPC_RecordChild2, // #2 = $scope
/*98134*/     OPC_MoveChild2,
/*98135*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*98138*/     OPC_MoveParent,
/*98139*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98141*/     OPC_EmitMergeInputChains1_0,
/*98142*/     OPC_EmitConvertToTarget, 1,
/*98144*/     OPC_EmitConvertToTarget, 2,
/*98146*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::ATOMIC_FENCE), 0|OPFL_Chain,
                  2/*#Ops*/, 3, 4, 
              // Src: (atomic_fence (imm:i32):$ordering, (imm:i32):$scope) - Complexity = 9
              // Dst: (ATOMIC_FENCE (imm:i32):$ordering, (imm:i32):$scope)
/*98153*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::PC_ADD_REL_OFFSET),// ->98181
/*98156*/     OPC_RecordChild0, // #0 = $ptr_lo
/*98157*/     OPC_MoveChild0,
/*98158*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*98161*/     OPC_MoveParent,
/*98162*/     OPC_RecordChild1, // #1 = $ptr_hi
/*98163*/     OPC_MoveChild1,
/*98164*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*98167*/     OPC_MoveParent,
/*98168*/     OPC_CheckType, MVT::i64,
/*98170*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98172*/     OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_PC_ADD_REL_OFFSET), 0,
                  MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (SIpc_add_rel_offset:i64 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi) - Complexity = 9
              // Dst: (SI_PC_ADD_REL_OFFSET:i64:i1 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi)
/*98181*/   /*SwitchOpcode*/ 47, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->98231
/*98184*/     OPC_RecordChild0, // #0 = $src
/*98185*/     OPC_CheckChild0Type, MVT::i32,
/*98187*/     OPC_Scope, 14, /*->98203*/ // 2 children in Scope
/*98189*/       OPC_CheckType, MVT::i32,
/*98191*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98193*/       OPC_CheckComplexPat, /*CP*/25, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*98196*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*98203*/     /*Scope*/ 26, /*->98230*/
/*98204*/       OPC_RecordChild1, // #1 = $buffer_id
/*98205*/       OPC_MoveChild1,
/*98206*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*98209*/       OPC_CheckType, MVT::i32,
/*98211*/       OPC_MoveParent,
/*98212*/       OPC_CheckType, MVT::v4i32,
/*98214*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98216*/       OPC_CheckComplexPat, /*CP*/26, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*98219*/       OPC_EmitConvertToTarget, 1,
/*98221*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id)
/*98230*/     0, /*End of Scope*/
/*98231*/   /*SwitchOpcode*/ 23, TARGET_VAL(ISD::CALLSEQ_START),// ->98257
/*98234*/     OPC_RecordNode, // #0 = 'callseq_start' chained node
/*98235*/     OPC_RecordChild1, // #1 = $amt0
/*98236*/     OPC_MoveChild1,
/*98237*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*98240*/     OPC_MoveParent,
/*98241*/     OPC_RecordChild2, // #2 = $amt1
/*98242*/     OPC_MoveChild2,
/*98243*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*98246*/     OPC_MoveParent,
/*98247*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98249*/     OPC_EmitMergeInputChains1_0,
/*98250*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueOutput,
                  2/*#Ops*/, 1, 2, 
              // Src: (callseq_start (timm:i32):$amt0, (timm:i32):$amt1) - Complexity = 9
              // Dst: (ADJCALLSTACKUP (timm:i32):$amt0, (timm:i32):$amt1)
/*98257*/   /*SwitchOpcode*/ 24, TARGET_VAL(ISD::CALLSEQ_END),// ->98284
/*98260*/     OPC_RecordNode, // #0 = 'callseq_end' chained node
/*98261*/     OPC_CaptureGlueInput,
/*98262*/     OPC_RecordChild1, // #1 = $amt1
/*98263*/     OPC_MoveChild1,
/*98264*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*98267*/     OPC_MoveParent,
/*98268*/     OPC_RecordChild2, // #2 = $amt2
/*98269*/     OPC_MoveChild2,
/*98270*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*98273*/     OPC_MoveParent,
/*98274*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98276*/     OPC_EmitMergeInputChains1_0,
/*98277*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#Ops*/, 1, 2, 
              // Src: (callseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKDOWN (timm:i32):$amt1, (timm:i32):$amt2)
/*98284*/   /*SwitchOpcode*/ 44|128,1/*172*/, TARGET_VAL(AMDGPUISD::ATOMIC_CMP_SWAP),// ->98460
/*98288*/     OPC_RecordMemRef,
/*98289*/     OPC_RecordNode, // #0 = 'AMDGPUatomic_cmp_swap' chained node
/*98290*/     OPC_RecordChild1, // #1 = $FLATSignedAtomic:vaddr:offset:slc
/*98291*/     OPC_RecordChild2, // #2 = $data
/*98292*/     OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->98376
/*98295*/       OPC_CheckChild2Type, MVT::v2i32,
/*98297*/       OPC_Scope, 18, /*->98317*/ // 3 children in Scope
/*98299*/         OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*98301*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*98303*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*98306*/         OPC_EmitMergeInputChains1_0,
/*98307*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i32:v2i32:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = 7
                  // Dst: (GLOBAL_ATOMIC_CMPSWAP_RTN:i32 ?:i64:$vaddr, ?:v2i32:$data, ?:i16:$offset, ?:i1:$slc)
/*98317*/       /*Scope*/ 18, /*->98336*/
/*98318*/         OPC_CheckPredicate, 33, // Predicate_atomic_cmp_swap_flat
/*98320*/         OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*98322*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*98325*/         OPC_EmitMergeInputChains1_0,
/*98326*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i32:v2i32:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 i64:i64:$vaddr, v2i32:v2i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*98336*/       /*Scope*/ 38, /*->98375*/
/*98337*/         OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*98339*/         OPC_Scope, 16, /*->98357*/ // 2 children in Scope
/*98341*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*98343*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*98346*/           OPC_EmitMergeInputChains1_0,
/*98347*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (AMDGPUatomic_cmp_swap:i32 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i32:v2i32:$vdata)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = -3
                    // Dst: (GLOBAL_ATOMIC_CMPSWAP_RTN:i32 i64:i64:$vaddr, v2i32:v2i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*98357*/         /*Scope*/ 16, /*->98374*/
/*98358*/           OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*98360*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*98363*/           OPC_EmitMergeInputChains1_0,
/*98364*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i32:v2i32:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 ?:i64:$vaddr, ?:v2i32:$data, ?:i16:$offset, ?:i1:$slc)
/*98374*/         0, /*End of Scope*/
/*98375*/       0, /*End of Scope*/
/*98376*/     /*SwitchType*/ 81, MVT::i64,// ->98459
/*98378*/       OPC_CheckChild2Type, MVT::v2i64,
/*98380*/       OPC_Scope, 18, /*->98400*/ // 3 children in Scope
/*98382*/         OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*98384*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasFlatGlobalInsts())
/*98386*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*98389*/         OPC_EmitMergeInputChains1_0,
/*98390*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i64:v2i64:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = 7
                  // Dst: (GLOBAL_ATOMIC_CMPSWAP_X2_RTN:i64 ?:i64:$vaddr, ?:v2i64:$data, ?:i16:$offset, ?:i1:$slc)
/*98400*/       /*Scope*/ 18, /*->98419*/
/*98401*/         OPC_CheckPredicate, 33, // Predicate_atomic_cmp_swap_flat
/*98403*/         OPC_CheckPatternPredicate, 15, // (Subtarget->hasFlatAddressSpace()) && (true)
/*98405*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*98408*/         OPC_EmitMergeInputChains1_0,
/*98409*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i64:v2i64:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 i64:i64:$vaddr, v2i64:v2i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*98419*/       /*Scope*/ 38, /*->98458*/
/*98420*/         OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*98422*/         OPC_Scope, 16, /*->98440*/ // 2 children in Scope
/*98424*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasFlatGlobalInsts()) && (true)
/*98426*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlatAtomicSigned:$ #3 #4 #5
/*98429*/           OPC_EmitMergeInputChains1_0,
/*98430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (AMDGPUatomic_cmp_swap:i64 (FLATSignedAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i64:v2i64:$vdata)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = -3
                    // Dst: (GLOBAL_ATOMIC_CMPSWAP_X2_RTN:i64 i64:i64:$vaddr, v2i64:v2i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*98440*/         /*Scope*/ 16, /*->98457*/
/*98441*/           OPC_CheckPatternPredicate, 10, // (Subtarget->hasFlatAddressSpace())
/*98443*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*98446*/           OPC_EmitMergeInputChains1_0,
/*98447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i64:v2i64:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 ?:i64:$vaddr, ?:v2i64:$data, ?:i16:$offset, ?:i1:$slc)
/*98457*/         0, /*End of Scope*/
/*98458*/       0, /*End of Scope*/
/*98459*/     0, // EndSwitchType
/*98460*/   /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SETREG),// ->98486
/*98463*/     OPC_RecordNode, // #0 = 'AMDGPUsetreg' chained node
/*98464*/     OPC_CaptureGlueInput,
/*98465*/     OPC_RecordChild1, // #1 = $sdst
/*98466*/     OPC_CheckChild1Type, MVT::i32,
/*98468*/     OPC_RecordChild2, // #2 = $simm16
/*98469*/     OPC_MoveChild2,
/*98470*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*98473*/     OPC_CheckType, MVT::i16,
/*98475*/     OPC_MoveParent,
/*98476*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98478*/     OPC_EmitMergeInputChains1_0,
/*98479*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETREG_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUsetreg i32:i32:$sdst, (timm:i16):$simm16) - Complexity = 6
              // Dst: (S_SETREG_B32 i32:i32:$sdst, (timm:i16):$simm16)
/*98486*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSG),// ->98510
/*98489*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*98490*/     OPC_CaptureGlueInput,
/*98491*/     OPC_RecordChild1, // #1 = $simm16
/*98492*/     OPC_MoveChild1,
/*98493*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*98496*/     OPC_CheckType, MVT::i32,
/*98498*/     OPC_MoveParent,
/*98499*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98501*/     OPC_EmitMergeInputChains1_0,
/*98502*/     OPC_EmitConvertToTarget, 1,
/*98504*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*98510*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSGHALT),// ->98534
/*98513*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsghalt' chained node
/*98514*/     OPC_CaptureGlueInput,
/*98515*/     OPC_RecordChild1, // #1 = $simm16
/*98516*/     OPC_MoveChild1,
/*98517*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*98520*/     OPC_CheckType, MVT::i32,
/*98522*/     OPC_MoveParent,
/*98523*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98525*/     OPC_EmitMergeInputChains1_0,
/*98526*/     OPC_EmitConvertToTarget, 1,
/*98528*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSGHALT), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsghalt (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSGHALT (imm:i32):$simm16)
/*98534*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::TRAP),// ->98554
/*98537*/     OPC_RecordNode, // #0 = 'AMDGPUtrap' chained node
/*98538*/     OPC_CaptureGlueInput,
/*98539*/     OPC_RecordChild1, // #1 = $trapid
/*98540*/     OPC_MoveChild1,
/*98541*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*98544*/     OPC_MoveParent,
/*98545*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98547*/     OPC_EmitMergeInputChains1_0,
/*98548*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_TRAP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUtrap (timm:i16):$trapid) - Complexity = 6
              // Dst: (S_TRAP ?:i16:$trapid)
/*98554*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->98574
/*98557*/     OPC_RecordChild0, // #0 = $addr
/*98558*/     OPC_MoveChild0,
/*98559*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*98562*/     OPC_MoveParent,
/*98563*/     OPC_CheckType, MVT::i32,
/*98565*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98567*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_GLOBAL_ADDR), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUconstdata_ptr:i32 (tglobaladdr:iPTR):$addr) - Complexity = 6
              // Dst: (MOV_IMM_GLOBAL_ADDR:i32 (tglobaladdr:i32):$addr)
/*98574*/   /*SwitchOpcode*/ 20, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->98597
/*98577*/     OPC_RecordMemRef,
/*98578*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*98579*/     OPC_RecordChild1, // #1 = $rw_gpr
/*98580*/     OPC_CheckChild1Type, MVT::v4i32,
/*98582*/     OPC_RecordChild2, // #2 = $index_gpr
/*98583*/     OPC_CheckChild2Type, MVT::i32,
/*98585*/     OPC_CheckPredicate, 17, // Predicate_mskor_global
/*98587*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*98589*/     OPC_EmitMergeInputChains1_0,
/*98590*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*98597*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFM),// ->98718
/*98600*/     OPC_RecordChild0, // #0 = $src0
/*98601*/     OPC_RecordChild1, // #1 = $src1
/*98602*/     OPC_CheckType, MVT::i32,
/*98604*/     OPC_Scope, 10, /*->98616*/ // 2 children in Scope
/*98606*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98608*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*98616*/     /*Scope*/ 100, /*->98717*/
/*98617*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*98619*/       OPC_EmitInteger, MVT::i32, 0, 
/*98622*/       OPC_EmitInteger, MVT::i32, 0, 
/*98625*/       OPC_EmitInteger, MVT::i32, 1, 
/*98628*/       OPC_EmitInteger, MVT::i32, 0, 
/*98631*/       OPC_EmitInteger, MVT::i32, 0, 
/*98634*/       OPC_EmitInteger, MVT::i32, 0, 
/*98637*/       OPC_EmitInteger, MVT::i32, 0, 
/*98640*/       OPC_EmitInteger, MVT::i32, 0, 
/*98643*/       OPC_EmitInteger, MVT::i32, 0, 
/*98646*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98658*/       OPC_EmitInteger, MVT::i32, 0, 
/*98661*/       OPC_EmitInteger, MVT::i32, 0, 
/*98664*/       OPC_EmitInteger, MVT::i32, 0, 
/*98667*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98679*/       OPC_EmitInteger, MVT::i32, 1, 
/*98682*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98685*/       OPC_EmitInteger, MVT::i32, 0, 
/*98688*/       OPC_EmitInteger, MVT::i32, 0, 
/*98691*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*98717*/     0, /*End of Scope*/
/*98718*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ISD::MUL),// ->99129
/*98722*/     OPC_RecordChild0, // #0 = $src0
/*98723*/     OPC_RecordChild1, // #1 = $src1
/*98724*/     OPC_SwitchType /*3 cases */, 60|128,2/*316*/, MVT::i32,// ->99044
/*98728*/       OPC_Scope, 10, /*->98740*/ // 4 children in Scope
/*98730*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98732*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*98740*/       /*Scope*/ 100, /*->98841*/
/*98741*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*98743*/         OPC_EmitInteger, MVT::i32, 0, 
/*98746*/         OPC_EmitInteger, MVT::i32, 0, 
/*98749*/         OPC_EmitInteger, MVT::i32, 1, 
/*98752*/         OPC_EmitInteger, MVT::i32, 0, 
/*98755*/         OPC_EmitInteger, MVT::i32, 0, 
/*98758*/         OPC_EmitInteger, MVT::i32, 0, 
/*98761*/         OPC_EmitInteger, MVT::i32, 0, 
/*98764*/         OPC_EmitInteger, MVT::i32, 0, 
/*98767*/         OPC_EmitInteger, MVT::i32, 0, 
/*98770*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98782*/         OPC_EmitInteger, MVT::i32, 0, 
/*98785*/         OPC_EmitInteger, MVT::i32, 0, 
/*98788*/         OPC_EmitInteger, MVT::i32, 0, 
/*98791*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98803*/         OPC_EmitInteger, MVT::i32, 1, 
/*98806*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98809*/         OPC_EmitInteger, MVT::i32, 0, 
/*98812*/         OPC_EmitInteger, MVT::i32, 0, 
/*98815*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98841*/       /*Scope*/ 100, /*->98942*/
/*98842*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*98844*/         OPC_EmitInteger, MVT::i32, 0, 
/*98847*/         OPC_EmitInteger, MVT::i32, 0, 
/*98850*/         OPC_EmitInteger, MVT::i32, 1, 
/*98853*/         OPC_EmitInteger, MVT::i32, 0, 
/*98856*/         OPC_EmitInteger, MVT::i32, 0, 
/*98859*/         OPC_EmitInteger, MVT::i32, 0, 
/*98862*/         OPC_EmitInteger, MVT::i32, 0, 
/*98865*/         OPC_EmitInteger, MVT::i32, 0, 
/*98868*/         OPC_EmitInteger, MVT::i32, 0, 
/*98871*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98883*/         OPC_EmitInteger, MVT::i32, 0, 
/*98886*/         OPC_EmitInteger, MVT::i32, 0, 
/*98889*/         OPC_EmitInteger, MVT::i32, 0, 
/*98892*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98904*/         OPC_EmitInteger, MVT::i32, 1, 
/*98907*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98910*/         OPC_EmitInteger, MVT::i32, 0, 
/*98913*/         OPC_EmitInteger, MVT::i32, 0, 
/*98916*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98942*/       /*Scope*/ 100, /*->99043*/
/*98943*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*98945*/         OPC_EmitInteger, MVT::i32, 0, 
/*98948*/         OPC_EmitInteger, MVT::i32, 0, 
/*98951*/         OPC_EmitInteger, MVT::i32, 1, 
/*98954*/         OPC_EmitInteger, MVT::i32, 0, 
/*98957*/         OPC_EmitInteger, MVT::i32, 0, 
/*98960*/         OPC_EmitInteger, MVT::i32, 0, 
/*98963*/         OPC_EmitInteger, MVT::i32, 0, 
/*98966*/         OPC_EmitInteger, MVT::i32, 0, 
/*98969*/         OPC_EmitInteger, MVT::i32, 0, 
/*98972*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98984*/         OPC_EmitInteger, MVT::i32, 0, 
/*98987*/         OPC_EmitInteger, MVT::i32, 0, 
/*98990*/         OPC_EmitInteger, MVT::i32, 0, 
/*98993*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99005*/         OPC_EmitInteger, MVT::i32, 1, 
/*99008*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99011*/         OPC_EmitInteger, MVT::i32, 0, 
/*99014*/         OPC_EmitInteger, MVT::i32, 0, 
/*99017*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*99043*/       0, /*End of Scope*/
/*99044*/     /*SwitchType*/ 10, MVT::i16,// ->99056
/*99046*/       OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*99048*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*99056*/     /*SwitchType*/ 70, MVT::v2i16,// ->99128
/*99058*/       OPC_Scope, 33, /*->99093*/ // 2 children in Scope
/*99060*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*99063*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*99066*/         OPC_EmitInteger, MVT::i32, 0, 
/*99069*/         OPC_EmitInteger, MVT::i32, 0, 
/*99072*/         OPC_EmitInteger, MVT::i32, 0, 
/*99075*/         OPC_EmitInteger, MVT::i32, 0, 
/*99078*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*99093*/       /*Scope*/ 33, /*->99127*/
/*99094*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*99097*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*99100*/         OPC_EmitInteger, MVT::i32, 0, 
/*99103*/         OPC_EmitInteger, MVT::i32, 0, 
/*99106*/         OPC_EmitInteger, MVT::i32, 0, 
/*99109*/         OPC_EmitInteger, MVT::i32, 0, 
/*99112*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*99127*/       0, /*End of Scope*/
/*99128*/     0, // EndSwitchType
/*99129*/   /*SwitchOpcode*/ 43|128,30/*3883*/, TARGET_VAL(ISD::SETCC),// ->103016
/*99133*/     OPC_RecordChild0, // #0 = $src0
/*99134*/     OPC_Scope, 76|128,4/*588*/, /*->99725*/ // 6 children in Scope
/*99137*/       OPC_CheckChild0Type, MVT::i32,
/*99139*/       OPC_RecordChild1, // #1 = $src1
/*99140*/       OPC_MoveChild2,
/*99141*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*99144*/       OPC_Scope, 29, /*->99175*/ // 26 children in Scope
/*99146*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99148*/         OPC_MoveParent,
/*99149*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99151*/         OPC_CheckType, MVT::i1,
/*99153*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99155*/         OPC_Scope, 8, /*->99165*/ // 2 children in Scope
/*99157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_EQ_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*99165*/         /*Scope*/ 8, /*->99174*/
/*99166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_LG_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*99174*/         0, /*End of Scope*/
/*99175*/       /*Scope*/ 17, /*->99193*/
/*99176*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*99178*/         OPC_MoveParent,
/*99179*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99181*/         OPC_CheckType, MVT::i1,
/*99183*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99185*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*99193*/       /*Scope*/ 17, /*->99211*/
/*99194*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*99196*/         OPC_MoveParent,
/*99197*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99199*/         OPC_CheckType, MVT::i1,
/*99201*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99203*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*99211*/       /*Scope*/ 17, /*->99229*/
/*99212*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*99214*/         OPC_MoveParent,
/*99215*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99217*/         OPC_CheckType, MVT::i1,
/*99219*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99221*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*99229*/       /*Scope*/ 17, /*->99247*/
/*99230*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*99232*/         OPC_MoveParent,
/*99233*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99235*/         OPC_CheckType, MVT::i1,
/*99237*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99239*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*99247*/       /*Scope*/ 17, /*->99265*/
/*99248*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*99250*/         OPC_MoveParent,
/*99251*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99253*/         OPC_CheckType, MVT::i1,
/*99255*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99257*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*99265*/       /*Scope*/ 17, /*->99283*/
/*99266*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*99268*/         OPC_MoveParent,
/*99269*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99271*/         OPC_CheckType, MVT::i1,
/*99273*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99275*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*99283*/       /*Scope*/ 17, /*->99301*/
/*99284*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*99286*/         OPC_MoveParent,
/*99287*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99289*/         OPC_CheckType, MVT::i1,
/*99291*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99293*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*99301*/       /*Scope*/ 17, /*->99319*/
/*99302*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*99304*/         OPC_MoveParent,
/*99305*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99307*/         OPC_CheckType, MVT::i1,
/*99309*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99311*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*99319*/       /*Scope*/ 17, /*->99337*/
/*99320*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*99322*/         OPC_MoveParent,
/*99323*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99325*/         OPC_CheckType, MVT::i1,
/*99327*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99329*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*99337*/       /*Scope*/ 17, /*->99355*/
/*99338*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*99340*/         OPC_MoveParent,
/*99341*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99343*/         OPC_CheckType, MVT::i1,
/*99345*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99347*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*99355*/       /*Scope*/ 13, /*->99369*/
/*99356*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99358*/         OPC_MoveParent,
/*99359*/         OPC_CheckType, MVT::i1,
/*99361*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99369*/       /*Scope*/ 13, /*->99383*/
/*99370*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*99372*/         OPC_MoveParent,
/*99373*/         OPC_CheckType, MVT::i1,
/*99375*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99383*/       /*Scope*/ 13, /*->99397*/
/*99384*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99386*/         OPC_MoveParent,
/*99387*/         OPC_CheckType, MVT::i1,
/*99389*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99397*/       /*Scope*/ 13, /*->99411*/
/*99398*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*99400*/         OPC_MoveParent,
/*99401*/         OPC_CheckType, MVT::i1,
/*99403*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99411*/       /*Scope*/ 13, /*->99425*/
/*99412*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*99414*/         OPC_MoveParent,
/*99415*/         OPC_CheckType, MVT::i1,
/*99417*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99425*/       /*Scope*/ 13, /*->99439*/
/*99426*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99428*/         OPC_MoveParent,
/*99429*/         OPC_CheckType, MVT::i1,
/*99431*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99439*/       /*Scope*/ 13, /*->99453*/
/*99440*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*99442*/         OPC_MoveParent,
/*99443*/         OPC_CheckType, MVT::i1,
/*99445*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99453*/       /*Scope*/ 97, /*->99551*/
/*99454*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99456*/         OPC_MoveParent,
/*99457*/         OPC_CheckType, MVT::i1,
/*99459*/         OPC_Scope, 8, /*->99469*/ // 10 children in Scope
/*99461*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99469*/         /*Scope*/ 8, /*->99478*/
/*99470*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99478*/         /*Scope*/ 8, /*->99487*/
/*99479*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99487*/         /*Scope*/ 8, /*->99496*/
/*99488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99496*/         /*Scope*/ 8, /*->99505*/
/*99497*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99505*/         /*Scope*/ 8, /*->99514*/
/*99506*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99514*/         /*Scope*/ 8, /*->99523*/
/*99515*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99523*/         /*Scope*/ 8, /*->99532*/
/*99524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99532*/         /*Scope*/ 8, /*->99541*/
/*99533*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99541*/         /*Scope*/ 8, /*->99550*/
/*99542*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99550*/         0, /*End of Scope*/
/*99551*/       /*Scope*/ 13, /*->99565*/
/*99552*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*99554*/         OPC_MoveParent,
/*99555*/         OPC_CheckType, MVT::i1,
/*99557*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99565*/       /*Scope*/ 13, /*->99579*/
/*99566*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*99568*/         OPC_MoveParent,
/*99569*/         OPC_CheckType, MVT::i1,
/*99571*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99579*/       /*Scope*/ 13, /*->99593*/
/*99580*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*99582*/         OPC_MoveParent,
/*99583*/         OPC_CheckType, MVT::i1,
/*99585*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99593*/       /*Scope*/ 13, /*->99607*/
/*99594*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*99596*/         OPC_MoveParent,
/*99597*/         OPC_CheckType, MVT::i1,
/*99599*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99607*/       /*Scope*/ 13, /*->99621*/
/*99608*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*99610*/         OPC_MoveParent,
/*99611*/         OPC_CheckType, MVT::i1,
/*99613*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99621*/       /*Scope*/ 13, /*->99635*/
/*99622*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*99624*/         OPC_MoveParent,
/*99625*/         OPC_CheckType, MVT::i1,
/*99627*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99635*/       /*Scope*/ 88, /*->99724*/
/*99636*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99638*/         OPC_MoveParent,
/*99639*/         OPC_CheckType, MVT::i1,
/*99641*/         OPC_Scope, 8, /*->99651*/ // 9 children in Scope
/*99643*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99651*/         /*Scope*/ 8, /*->99660*/
/*99652*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99660*/         /*Scope*/ 8, /*->99669*/
/*99661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99669*/         /*Scope*/ 8, /*->99678*/
/*99670*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99678*/         /*Scope*/ 8, /*->99687*/
/*99679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99687*/         /*Scope*/ 8, /*->99696*/
/*99688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99696*/         /*Scope*/ 8, /*->99705*/
/*99697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99705*/         /*Scope*/ 8, /*->99714*/
/*99706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99714*/         /*Scope*/ 8, /*->99723*/
/*99715*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*99723*/         0, /*End of Scope*/
/*99724*/       0, /*End of Scope*/
/*99725*/     /*Scope*/ 30|128,3/*414*/, /*->100141*/
/*99727*/       OPC_CheckChild0Type, MVT::i64,
/*99729*/       OPC_RecordChild1, // #1 = $src1
/*99730*/       OPC_MoveChild2,
/*99731*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*99734*/       OPC_Scope, 17, /*->99753*/ // 17 children in Scope
/*99736*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*99738*/         OPC_MoveParent,
/*99739*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99741*/         OPC_CheckType, MVT::i1,
/*99743*/         OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*99745*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*99753*/       /*Scope*/ 17, /*->99771*/
/*99754*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*99756*/         OPC_MoveParent,
/*99757*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*99759*/         OPC_CheckType, MVT::i1,
/*99761*/         OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*99763*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*99771*/       /*Scope*/ 13, /*->99785*/
/*99772*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99774*/         OPC_MoveParent,
/*99775*/         OPC_CheckType, MVT::i1,
/*99777*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99785*/       /*Scope*/ 13, /*->99799*/
/*99786*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*99788*/         OPC_MoveParent,
/*99789*/         OPC_CheckType, MVT::i1,
/*99791*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99799*/       /*Scope*/ 13, /*->99813*/
/*99800*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99802*/         OPC_MoveParent,
/*99803*/         OPC_CheckType, MVT::i1,
/*99805*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99813*/       /*Scope*/ 13, /*->99827*/
/*99814*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*99816*/         OPC_MoveParent,
/*99817*/         OPC_CheckType, MVT::i1,
/*99819*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99827*/       /*Scope*/ 13, /*->99841*/
/*99828*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*99830*/         OPC_MoveParent,
/*99831*/         OPC_CheckType, MVT::i1,
/*99833*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99841*/       /*Scope*/ 13, /*->99855*/
/*99842*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99844*/         OPC_MoveParent,
/*99845*/         OPC_CheckType, MVT::i1,
/*99847*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99855*/       /*Scope*/ 13, /*->99869*/
/*99856*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*99858*/         OPC_MoveParent,
/*99859*/         OPC_CheckType, MVT::i1,
/*99861*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99869*/       /*Scope*/ 97, /*->99967*/
/*99870*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99872*/         OPC_MoveParent,
/*99873*/         OPC_CheckType, MVT::i1,
/*99875*/         OPC_Scope, 8, /*->99885*/ // 10 children in Scope
/*99877*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99885*/         /*Scope*/ 8, /*->99894*/
/*99886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99894*/         /*Scope*/ 8, /*->99903*/
/*99895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99903*/         /*Scope*/ 8, /*->99912*/
/*99904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99912*/         /*Scope*/ 8, /*->99921*/
/*99913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99921*/         /*Scope*/ 8, /*->99930*/
/*99922*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99930*/         /*Scope*/ 8, /*->99939*/
/*99931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99939*/         /*Scope*/ 8, /*->99948*/
/*99940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99948*/         /*Scope*/ 8, /*->99957*/
/*99949*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99957*/         /*Scope*/ 8, /*->99966*/
/*99958*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99966*/         0, /*End of Scope*/
/*99967*/       /*Scope*/ 13, /*->99981*/
/*99968*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*99970*/         OPC_MoveParent,
/*99971*/         OPC_CheckType, MVT::i1,
/*99973*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99981*/       /*Scope*/ 13, /*->99995*/
/*99982*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*99984*/         OPC_MoveParent,
/*99985*/         OPC_CheckType, MVT::i1,
/*99987*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*99995*/       /*Scope*/ 13, /*->100009*/
/*99996*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*99998*/         OPC_MoveParent,
/*99999*/         OPC_CheckType, MVT::i1,
/*100001*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100009*/      /*Scope*/ 13, /*->100023*/
/*100010*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*100012*/        OPC_MoveParent,
/*100013*/        OPC_CheckType, MVT::i1,
/*100015*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100023*/      /*Scope*/ 13, /*->100037*/
/*100024*/        OPC_CheckPredicate, 47, // Predicate_COND_NE
/*100026*/        OPC_MoveParent,
/*100027*/        OPC_CheckType, MVT::i1,
/*100029*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100037*/      /*Scope*/ 13, /*->100051*/
/*100038*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*100040*/        OPC_MoveParent,
/*100041*/        OPC_CheckType, MVT::i1,
/*100043*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100051*/      /*Scope*/ 88, /*->100140*/
/*100052*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*100054*/        OPC_MoveParent,
/*100055*/        OPC_CheckType, MVT::i1,
/*100057*/        OPC_Scope, 8, /*->100067*/ // 9 children in Scope
/*100059*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100067*/        /*Scope*/ 8, /*->100076*/
/*100068*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100076*/        /*Scope*/ 8, /*->100085*/
/*100077*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100085*/        /*Scope*/ 8, /*->100094*/
/*100086*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100094*/        /*Scope*/ 8, /*->100103*/
/*100095*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100103*/        /*Scope*/ 8, /*->100112*/
/*100104*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100112*/        /*Scope*/ 8, /*->100121*/
/*100113*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100121*/        /*Scope*/ 8, /*->100130*/
/*100122*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100130*/        /*Scope*/ 8, /*->100139*/
/*100131*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*100139*/        0, /*End of Scope*/
/*100140*/      0, /*End of Scope*/
/*100141*/    /*Scope*/ 61|128,7/*957*/, /*->101100*/
/*100143*/      OPC_CheckChild0Type, MVT::f32,
/*100145*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*100146*/      OPC_MoveChild2,
/*100147*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*100150*/      OPC_Scope, 22, /*->100174*/ // 16 children in Scope
/*100152*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*100154*/        OPC_MoveParent,
/*100155*/        OPC_CheckType, MVT::i1,
/*100157*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100160*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100163*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100174*/      /*Scope*/ 22, /*->100197*/
/*100175*/        OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*100177*/        OPC_MoveParent,
/*100178*/        OPC_CheckType, MVT::i1,
/*100180*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100183*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100186*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100197*/      /*Scope*/ 22, /*->100220*/
/*100198*/        OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*100200*/        OPC_MoveParent,
/*100201*/        OPC_CheckType, MVT::i1,
/*100203*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100206*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100209*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100220*/      /*Scope*/ 22, /*->100243*/
/*100221*/        OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*100223*/        OPC_MoveParent,
/*100224*/        OPC_CheckType, MVT::i1,
/*100226*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100229*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100232*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100243*/      /*Scope*/ 22, /*->100266*/
/*100244*/        OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*100246*/        OPC_MoveParent,
/*100247*/        OPC_CheckType, MVT::i1,
/*100249*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100252*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100255*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100266*/      /*Scope*/ 22, /*->100289*/
/*100267*/        OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*100269*/        OPC_MoveParent,
/*100270*/        OPC_CheckType, MVT::i1,
/*100272*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100275*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100278*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100289*/      /*Scope*/ 22, /*->100312*/
/*100290*/        OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*100292*/        OPC_MoveParent,
/*100293*/        OPC_CheckType, MVT::i1,
/*100295*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100298*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100301*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100312*/      /*Scope*/ 22, /*->100335*/
/*100313*/        OPC_CheckPredicate, 65, // Predicate_COND_O
/*100315*/        OPC_MoveParent,
/*100316*/        OPC_CheckType, MVT::i1,
/*100318*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100321*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100324*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100335*/      /*Scope*/ 22, /*->100358*/
/*100336*/        OPC_CheckPredicate, 66, // Predicate_COND_UO
/*100338*/        OPC_MoveParent,
/*100339*/        OPC_CheckType, MVT::i1,
/*100341*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100344*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100347*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100358*/      /*Scope*/ 22, /*->100381*/
/*100359*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*100361*/        OPC_MoveParent,
/*100362*/        OPC_CheckType, MVT::i1,
/*100364*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100367*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100370*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100381*/      /*Scope*/ 22, /*->100404*/
/*100382*/        OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*100384*/        OPC_MoveParent,
/*100385*/        OPC_CheckType, MVT::i1,
/*100387*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100390*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100393*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100404*/      /*Scope*/ 22, /*->100427*/
/*100405*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*100407*/        OPC_MoveParent,
/*100408*/        OPC_CheckType, MVT::i1,
/*100410*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100413*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100416*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100427*/      /*Scope*/ 22, /*->100450*/
/*100428*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*100430*/        OPC_MoveParent,
/*100431*/        OPC_CheckType, MVT::i1,
/*100433*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100436*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100439*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100450*/      /*Scope*/ 22, /*->100473*/
/*100451*/        OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*100453*/        OPC_MoveParent,
/*100454*/        OPC_CheckType, MVT::i1,
/*100456*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100459*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100462*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100473*/      /*Scope*/ 22, /*->100496*/
/*100474*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*100476*/        OPC_MoveParent,
/*100477*/        OPC_CheckType, MVT::i1,
/*100479*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100482*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100485*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100496*/      /*Scope*/ 89|128,4/*601*/, /*->101099*/
/*100498*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*100500*/        OPC_MoveParent,
/*100501*/        OPC_CheckType, MVT::i1,
/*100503*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*100506*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*100509*/        OPC_Scope, 11, /*->100522*/ // 49 children in Scope
/*100511*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100522*/        /*Scope*/ 11, /*->100534*/
/*100523*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100534*/        /*Scope*/ 11, /*->100546*/
/*100535*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100546*/        /*Scope*/ 11, /*->100558*/
/*100547*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100558*/        /*Scope*/ 11, /*->100570*/
/*100559*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100570*/        /*Scope*/ 11, /*->100582*/
/*100571*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100582*/        /*Scope*/ 11, /*->100594*/
/*100583*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100594*/        /*Scope*/ 11, /*->100606*/
/*100595*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100606*/        /*Scope*/ 11, /*->100618*/
/*100607*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100618*/        /*Scope*/ 11, /*->100630*/
/*100619*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100630*/        /*Scope*/ 11, /*->100642*/
/*100631*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100642*/        /*Scope*/ 11, /*->100654*/
/*100643*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100654*/        /*Scope*/ 11, /*->100666*/
/*100655*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100666*/        /*Scope*/ 11, /*->100678*/
/*100667*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100678*/        /*Scope*/ 11, /*->100690*/
/*100679*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100690*/        /*Scope*/ 11, /*->100702*/
/*100691*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100702*/        /*Scope*/ 11, /*->100714*/
/*100703*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100714*/        /*Scope*/ 11, /*->100726*/
/*100715*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100726*/        /*Scope*/ 11, /*->100738*/
/*100727*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100738*/        /*Scope*/ 11, /*->100750*/
/*100739*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100750*/        /*Scope*/ 11, /*->100762*/
/*100751*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100762*/        /*Scope*/ 11, /*->100774*/
/*100763*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100774*/        /*Scope*/ 11, /*->100786*/
/*100775*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100786*/        /*Scope*/ 11, /*->100798*/
/*100787*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100798*/        /*Scope*/ 11, /*->100810*/
/*100799*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100810*/        /*Scope*/ 11, /*->100822*/
/*100811*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100822*/        /*Scope*/ 11, /*->100834*/
/*100823*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100834*/        /*Scope*/ 11, /*->100846*/
/*100835*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100846*/        /*Scope*/ 11, /*->100858*/
/*100847*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100858*/        /*Scope*/ 11, /*->100870*/
/*100859*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100870*/        /*Scope*/ 11, /*->100882*/
/*100871*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100882*/        /*Scope*/ 11, /*->100894*/
/*100883*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100894*/        /*Scope*/ 11, /*->100906*/
/*100895*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100906*/        /*Scope*/ 11, /*->100918*/
/*100907*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100918*/        /*Scope*/ 11, /*->100930*/
/*100919*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100930*/        /*Scope*/ 11, /*->100942*/
/*100931*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100942*/        /*Scope*/ 11, /*->100954*/
/*100943*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100954*/        /*Scope*/ 11, /*->100966*/
/*100955*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100966*/        /*Scope*/ 11, /*->100978*/
/*100967*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100978*/        /*Scope*/ 11, /*->100990*/
/*100979*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*100990*/        /*Scope*/ 11, /*->101002*/
/*100991*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*101002*/        /*Scope*/ 11, /*->101014*/
/*101003*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*101014*/        /*Scope*/ 11, /*->101026*/
/*101015*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*101026*/        /*Scope*/ 11, /*->101038*/
/*101027*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*101038*/        /*Scope*/ 11, /*->101050*/
/*101039*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*101050*/        /*Scope*/ 11, /*->101062*/
/*101051*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*101062*/        /*Scope*/ 11, /*->101074*/
/*101063*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*101074*/        /*Scope*/ 11, /*->101086*/
/*101075*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*101086*/        /*Scope*/ 11, /*->101098*/
/*101087*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*101098*/        0, /*End of Scope*/
/*101099*/      0, /*End of Scope*/
/*101100*/    /*Scope*/ 61|128,7/*957*/, /*->102059*/
/*101102*/      OPC_CheckChild0Type, MVT::f64,
/*101104*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*101105*/      OPC_MoveChild2,
/*101106*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*101109*/      OPC_Scope, 22, /*->101133*/ // 16 children in Scope
/*101111*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*101113*/        OPC_MoveParent,
/*101114*/        OPC_CheckType, MVT::i1,
/*101116*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101119*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101122*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101133*/      /*Scope*/ 22, /*->101156*/
/*101134*/        OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*101136*/        OPC_MoveParent,
/*101137*/        OPC_CheckType, MVT::i1,
/*101139*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101142*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101145*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101156*/      /*Scope*/ 22, /*->101179*/
/*101157*/        OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*101159*/        OPC_MoveParent,
/*101160*/        OPC_CheckType, MVT::i1,
/*101162*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101165*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101168*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101179*/      /*Scope*/ 22, /*->101202*/
/*101180*/        OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*101182*/        OPC_MoveParent,
/*101183*/        OPC_CheckType, MVT::i1,
/*101185*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101188*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101191*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101202*/      /*Scope*/ 22, /*->101225*/
/*101203*/        OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*101205*/        OPC_MoveParent,
/*101206*/        OPC_CheckType, MVT::i1,
/*101208*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101211*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101214*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101225*/      /*Scope*/ 22, /*->101248*/
/*101226*/        OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*101228*/        OPC_MoveParent,
/*101229*/        OPC_CheckType, MVT::i1,
/*101231*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101234*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101237*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101248*/      /*Scope*/ 22, /*->101271*/
/*101249*/        OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*101251*/        OPC_MoveParent,
/*101252*/        OPC_CheckType, MVT::i1,
/*101254*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101257*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101260*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101271*/      /*Scope*/ 22, /*->101294*/
/*101272*/        OPC_CheckPredicate, 65, // Predicate_COND_O
/*101274*/        OPC_MoveParent,
/*101275*/        OPC_CheckType, MVT::i1,
/*101277*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101280*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101283*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101294*/      /*Scope*/ 22, /*->101317*/
/*101295*/        OPC_CheckPredicate, 66, // Predicate_COND_UO
/*101297*/        OPC_MoveParent,
/*101298*/        OPC_CheckType, MVT::i1,
/*101300*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101303*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101306*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101317*/      /*Scope*/ 22, /*->101340*/
/*101318*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*101320*/        OPC_MoveParent,
/*101321*/        OPC_CheckType, MVT::i1,
/*101323*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101326*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101329*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101340*/      /*Scope*/ 22, /*->101363*/
/*101341*/        OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*101343*/        OPC_MoveParent,
/*101344*/        OPC_CheckType, MVT::i1,
/*101346*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101349*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101352*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101363*/      /*Scope*/ 22, /*->101386*/
/*101364*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*101366*/        OPC_MoveParent,
/*101367*/        OPC_CheckType, MVT::i1,
/*101369*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101372*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101375*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101386*/      /*Scope*/ 22, /*->101409*/
/*101387*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*101389*/        OPC_MoveParent,
/*101390*/        OPC_CheckType, MVT::i1,
/*101392*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101395*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101398*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101409*/      /*Scope*/ 22, /*->101432*/
/*101410*/        OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*101412*/        OPC_MoveParent,
/*101413*/        OPC_CheckType, MVT::i1,
/*101415*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101418*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101421*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101432*/      /*Scope*/ 22, /*->101455*/
/*101433*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*101435*/        OPC_MoveParent,
/*101436*/        OPC_CheckType, MVT::i1,
/*101438*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101441*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101444*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101455*/      /*Scope*/ 89|128,4/*601*/, /*->102058*/
/*101457*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*101459*/        OPC_MoveParent,
/*101460*/        OPC_CheckType, MVT::i1,
/*101462*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101465*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101468*/        OPC_Scope, 11, /*->101481*/ // 49 children in Scope
/*101470*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101481*/        /*Scope*/ 11, /*->101493*/
/*101482*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101493*/        /*Scope*/ 11, /*->101505*/
/*101494*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101505*/        /*Scope*/ 11, /*->101517*/
/*101506*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101517*/        /*Scope*/ 11, /*->101529*/
/*101518*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101529*/        /*Scope*/ 11, /*->101541*/
/*101530*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101541*/        /*Scope*/ 11, /*->101553*/
/*101542*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101553*/        /*Scope*/ 11, /*->101565*/
/*101554*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101565*/        /*Scope*/ 11, /*->101577*/
/*101566*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101577*/        /*Scope*/ 11, /*->101589*/
/*101578*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101589*/        /*Scope*/ 11, /*->101601*/
/*101590*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101601*/        /*Scope*/ 11, /*->101613*/
/*101602*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101613*/        /*Scope*/ 11, /*->101625*/
/*101614*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101625*/        /*Scope*/ 11, /*->101637*/
/*101626*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101637*/        /*Scope*/ 11, /*->101649*/
/*101638*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101649*/        /*Scope*/ 11, /*->101661*/
/*101650*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101661*/        /*Scope*/ 11, /*->101673*/
/*101662*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101673*/        /*Scope*/ 11, /*->101685*/
/*101674*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101685*/        /*Scope*/ 11, /*->101697*/
/*101686*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101697*/        /*Scope*/ 11, /*->101709*/
/*101698*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101709*/        /*Scope*/ 11, /*->101721*/
/*101710*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101721*/        /*Scope*/ 11, /*->101733*/
/*101722*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101733*/        /*Scope*/ 11, /*->101745*/
/*101734*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101745*/        /*Scope*/ 11, /*->101757*/
/*101746*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101757*/        /*Scope*/ 11, /*->101769*/
/*101758*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101769*/        /*Scope*/ 11, /*->101781*/
/*101770*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101781*/        /*Scope*/ 11, /*->101793*/
/*101782*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101793*/        /*Scope*/ 11, /*->101805*/
/*101794*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101805*/        /*Scope*/ 11, /*->101817*/
/*101806*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101817*/        /*Scope*/ 11, /*->101829*/
/*101818*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101829*/        /*Scope*/ 11, /*->101841*/
/*101830*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101841*/        /*Scope*/ 11, /*->101853*/
/*101842*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101853*/        /*Scope*/ 11, /*->101865*/
/*101854*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101865*/        /*Scope*/ 11, /*->101877*/
/*101866*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101877*/        /*Scope*/ 11, /*->101889*/
/*101878*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101889*/        /*Scope*/ 11, /*->101901*/
/*101890*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101901*/        /*Scope*/ 11, /*->101913*/
/*101902*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101913*/        /*Scope*/ 11, /*->101925*/
/*101914*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101925*/        /*Scope*/ 11, /*->101937*/
/*101926*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101937*/        /*Scope*/ 11, /*->101949*/
/*101938*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101949*/        /*Scope*/ 11, /*->101961*/
/*101950*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101961*/        /*Scope*/ 11, /*->101973*/
/*101962*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101973*/        /*Scope*/ 11, /*->101985*/
/*101974*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101985*/        /*Scope*/ 11, /*->101997*/
/*101986*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*101997*/        /*Scope*/ 11, /*->102009*/
/*101998*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*102009*/        /*Scope*/ 11, /*->102021*/
/*102010*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*102021*/        /*Scope*/ 11, /*->102033*/
/*102022*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*102033*/        /*Scope*/ 11, /*->102045*/
/*102034*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*102045*/        /*Scope*/ 11, /*->102057*/
/*102046*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*102057*/        0, /*End of Scope*/
/*102058*/      0, /*End of Scope*/
/*102059*/    /*Scope*/ 61|128,4/*573*/, /*->102634*/
/*102061*/      OPC_CheckChild0Type, MVT::f16,
/*102063*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*102064*/      OPC_MoveChild2,
/*102065*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*102068*/      OPC_Scope, 22, /*->102092*/ // 16 children in Scope
/*102070*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*102072*/        OPC_MoveParent,
/*102073*/        OPC_CheckType, MVT::i1,
/*102075*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102078*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102081*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102092*/      /*Scope*/ 22, /*->102115*/
/*102093*/        OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*102095*/        OPC_MoveParent,
/*102096*/        OPC_CheckType, MVT::i1,
/*102098*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102101*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102104*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102115*/      /*Scope*/ 22, /*->102138*/
/*102116*/        OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*102118*/        OPC_MoveParent,
/*102119*/        OPC_CheckType, MVT::i1,
/*102121*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102124*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102127*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102138*/      /*Scope*/ 22, /*->102161*/
/*102139*/        OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*102141*/        OPC_MoveParent,
/*102142*/        OPC_CheckType, MVT::i1,
/*102144*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102147*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102150*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102161*/      /*Scope*/ 22, /*->102184*/
/*102162*/        OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*102164*/        OPC_MoveParent,
/*102165*/        OPC_CheckType, MVT::i1,
/*102167*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102170*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102173*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102184*/      /*Scope*/ 22, /*->102207*/
/*102185*/        OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*102187*/        OPC_MoveParent,
/*102188*/        OPC_CheckType, MVT::i1,
/*102190*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102193*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102196*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102207*/      /*Scope*/ 22, /*->102230*/
/*102208*/        OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*102210*/        OPC_MoveParent,
/*102211*/        OPC_CheckType, MVT::i1,
/*102213*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102216*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102219*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102230*/      /*Scope*/ 22, /*->102253*/
/*102231*/        OPC_CheckPredicate, 65, // Predicate_COND_O
/*102233*/        OPC_MoveParent,
/*102234*/        OPC_CheckType, MVT::i1,
/*102236*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102239*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102242*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102253*/      /*Scope*/ 22, /*->102276*/
/*102254*/        OPC_CheckPredicate, 66, // Predicate_COND_UO
/*102256*/        OPC_MoveParent,
/*102257*/        OPC_CheckType, MVT::i1,
/*102259*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102262*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102265*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102276*/      /*Scope*/ 22, /*->102299*/
/*102277*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*102279*/        OPC_MoveParent,
/*102280*/        OPC_CheckType, MVT::i1,
/*102282*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102285*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102288*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102299*/      /*Scope*/ 22, /*->102322*/
/*102300*/        OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*102302*/        OPC_MoveParent,
/*102303*/        OPC_CheckType, MVT::i1,
/*102305*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102308*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102311*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102322*/      /*Scope*/ 22, /*->102345*/
/*102323*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*102325*/        OPC_MoveParent,
/*102326*/        OPC_CheckType, MVT::i1,
/*102328*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102331*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102334*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102345*/      /*Scope*/ 22, /*->102368*/
/*102346*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*102348*/        OPC_MoveParent,
/*102349*/        OPC_CheckType, MVT::i1,
/*102351*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102354*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102357*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102368*/      /*Scope*/ 22, /*->102391*/
/*102369*/        OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*102371*/        OPC_MoveParent,
/*102372*/        OPC_CheckType, MVT::i1,
/*102374*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102377*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102380*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102391*/      /*Scope*/ 22, /*->102414*/
/*102392*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*102394*/        OPC_MoveParent,
/*102395*/        OPC_CheckType, MVT::i1,
/*102397*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102400*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102403*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102414*/      /*Scope*/ 89|128,1/*217*/, /*->102633*/
/*102416*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*102418*/        OPC_MoveParent,
/*102419*/        OPC_CheckType, MVT::i1,
/*102421*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102424*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102427*/        OPC_Scope, 11, /*->102440*/ // 17 children in Scope
/*102429*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102440*/        /*Scope*/ 11, /*->102452*/
/*102441*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102452*/        /*Scope*/ 11, /*->102464*/
/*102453*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102464*/        /*Scope*/ 11, /*->102476*/
/*102465*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102476*/        /*Scope*/ 11, /*->102488*/
/*102477*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102488*/        /*Scope*/ 11, /*->102500*/
/*102489*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102500*/        /*Scope*/ 11, /*->102512*/
/*102501*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102512*/        /*Scope*/ 11, /*->102524*/
/*102513*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102524*/        /*Scope*/ 11, /*->102536*/
/*102525*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102536*/        /*Scope*/ 11, /*->102548*/
/*102537*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102548*/        /*Scope*/ 11, /*->102560*/
/*102549*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102560*/        /*Scope*/ 11, /*->102572*/
/*102561*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102572*/        /*Scope*/ 11, /*->102584*/
/*102573*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102584*/        /*Scope*/ 11, /*->102596*/
/*102585*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102596*/        /*Scope*/ 11, /*->102608*/
/*102597*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102608*/        /*Scope*/ 11, /*->102620*/
/*102609*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102620*/        /*Scope*/ 11, /*->102632*/
/*102621*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*102632*/        0, /*End of Scope*/
/*102633*/      0, /*End of Scope*/
/*102634*/    /*Scope*/ 123|128,2/*379*/, /*->103015*/
/*102636*/      OPC_CheckChild0Type, MVT::i16,
/*102638*/      OPC_RecordChild1, // #1 = $src1
/*102639*/      OPC_MoveChild2,
/*102640*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*102643*/      OPC_Scope, 13, /*->102658*/ // 15 children in Scope
/*102645*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*102647*/        OPC_MoveParent,
/*102648*/        OPC_CheckType, MVT::i1,
/*102650*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102658*/      /*Scope*/ 13, /*->102672*/
/*102659*/        OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*102661*/        OPC_MoveParent,
/*102662*/        OPC_CheckType, MVT::i1,
/*102664*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102672*/      /*Scope*/ 13, /*->102686*/
/*102673*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*102675*/        OPC_MoveParent,
/*102676*/        OPC_CheckType, MVT::i1,
/*102678*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102686*/      /*Scope*/ 13, /*->102700*/
/*102687*/        OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*102689*/        OPC_MoveParent,
/*102690*/        OPC_CheckType, MVT::i1,
/*102692*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102700*/      /*Scope*/ 13, /*->102714*/
/*102701*/        OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*102703*/        OPC_MoveParent,
/*102704*/        OPC_CheckType, MVT::i1,
/*102706*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102714*/      /*Scope*/ 13, /*->102728*/
/*102715*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*102717*/        OPC_MoveParent,
/*102718*/        OPC_CheckType, MVT::i1,
/*102720*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102728*/      /*Scope*/ 13, /*->102742*/
/*102729*/        OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*102731*/        OPC_MoveParent,
/*102732*/        OPC_CheckType, MVT::i1,
/*102734*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102742*/      /*Scope*/ 25, /*->102768*/
/*102743*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*102745*/        OPC_MoveParent,
/*102746*/        OPC_CheckType, MVT::i1,
/*102748*/        OPC_Scope, 8, /*->102758*/ // 2 children in Scope
/*102750*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102758*/        /*Scope*/ 8, /*->102767*/
/*102759*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102767*/        0, /*End of Scope*/
/*102768*/      /*Scope*/ 13, /*->102782*/
/*102769*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*102771*/        OPC_MoveParent,
/*102772*/        OPC_CheckType, MVT::i1,
/*102774*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102782*/      /*Scope*/ 13, /*->102796*/
/*102783*/        OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*102785*/        OPC_MoveParent,
/*102786*/        OPC_CheckType, MVT::i1,
/*102788*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102796*/      /*Scope*/ 13, /*->102810*/
/*102797*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*102799*/        OPC_MoveParent,
/*102800*/        OPC_CheckType, MVT::i1,
/*102802*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102810*/      /*Scope*/ 13, /*->102824*/
/*102811*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*102813*/        OPC_MoveParent,
/*102814*/        OPC_CheckType, MVT::i1,
/*102816*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102824*/      /*Scope*/ 13, /*->102838*/
/*102825*/        OPC_CheckPredicate, 47, // Predicate_COND_NE
/*102827*/        OPC_MoveParent,
/*102828*/        OPC_CheckType, MVT::i1,
/*102830*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102838*/      /*Scope*/ 13, /*->102852*/
/*102839*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*102841*/        OPC_MoveParent,
/*102842*/        OPC_CheckType, MVT::i1,
/*102844*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102852*/      /*Scope*/ 32|128,1/*160*/, /*->103014*/
/*102854*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*102856*/        OPC_MoveParent,
/*102857*/        OPC_CheckType, MVT::i1,
/*102859*/        OPC_Scope, 8, /*->102869*/ // 17 children in Scope
/*102861*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102869*/        /*Scope*/ 8, /*->102878*/
/*102870*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102878*/        /*Scope*/ 8, /*->102887*/
/*102879*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102887*/        /*Scope*/ 8, /*->102896*/
/*102888*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102896*/        /*Scope*/ 8, /*->102905*/
/*102897*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102905*/        /*Scope*/ 8, /*->102914*/
/*102906*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102914*/        /*Scope*/ 8, /*->102923*/
/*102915*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102923*/        /*Scope*/ 8, /*->102932*/
/*102924*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102932*/        /*Scope*/ 8, /*->102941*/
/*102933*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102941*/        /*Scope*/ 8, /*->102950*/
/*102942*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102950*/        /*Scope*/ 8, /*->102959*/
/*102951*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102959*/        /*Scope*/ 8, /*->102968*/
/*102960*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102968*/        /*Scope*/ 8, /*->102977*/
/*102969*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102977*/        /*Scope*/ 8, /*->102986*/
/*102978*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102986*/        /*Scope*/ 8, /*->102995*/
/*102987*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*102995*/        /*Scope*/ 8, /*->103004*/
/*102996*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*103004*/        /*Scope*/ 8, /*->103013*/
/*103005*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*103013*/        0, /*End of Scope*/
/*103014*/      0, /*End of Scope*/
/*103015*/    0, /*End of Scope*/
/*103016*/  /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BRCOND),// ->103060
/*103019*/    OPC_RecordNode, // #0 = 'brcond' chained node
/*103020*/    OPC_RecordChild1, // #1 = physreg input SCC
/*103021*/    OPC_CheckChild1Type, MVT::i1,
/*103023*/    OPC_RecordChild2, // #2 = $simm16
/*103024*/    OPC_MoveChild2,
/*103025*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*103028*/    OPC_MoveParent,
/*103029*/    OPC_Scope, 16, /*->103047*/ // 2 children in Scope
/*103031*/      OPC_CheckPredicate, 67, // Predicate_si_uniform_br
/*103033*/      OPC_CheckPredicate, 68, // Predicate_si_uniform_br_scc
/*103035*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103037*/      OPC_EmitMergeInputChains1_0,
/*103038*/      OPC_EmitCopyToReg, 1, AMDGPU::SCC,
/*103041*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_CBRANCH_SCC1), 0|OPFL_Chain|OPFL_GlueInput,
                    1/*#Ops*/, 2, 
                // Src: (brcond SCC:i1, (bb:Other):$simm16)<<P:Predicate_si_uniform_br>><<P:Predicate_si_uniform_br_scc>> - Complexity = 4
                // Dst: (S_CBRANCH_SCC1 (bb:Other):$simm16)
/*103047*/    /*Scope*/ 11, /*->103059*/
/*103048*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103050*/      OPC_EmitMergeInputChains1_0,
/*103051*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO), 0|OPFL_Chain,
                    MVT::i1, 2/*#Ops*/, 1, 2, 
                // Src: (brcond i1:i1:$vcc, (bb:Other):$target) - Complexity = 3
                // Dst: (SI_NON_UNIFORM_BRCOND_PSEUDO:i1 i1:i1:$vcc, (bb:Other):$target)
/*103059*/    0, /*End of Scope*/
/*103060*/  /*SwitchOpcode*/ 87, TARGET_VAL(ISD::Constant),// ->103150
/*103063*/    OPC_RecordNode, // #0 = $imm
/*103064*/    OPC_SwitchType /*4 cases */, 40, MVT::i32,// ->103107
/*103067*/      OPC_Scope, 13, /*->103082*/ // 3 children in Scope
/*103069*/        OPC_CheckPredicate, 69, // Predicate_anonymous_1760
/*103071*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103073*/        OPC_EmitConvertToTarget, 0,
/*103075*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1760>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*103082*/      /*Scope*/ 11, /*->103094*/
/*103083*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103085*/        OPC_EmitConvertToTarget, 0,
/*103087*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*103094*/      /*Scope*/ 11, /*->103106*/
/*103095*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103097*/        OPC_EmitConvertToTarget, 0,
/*103099*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$val - Complexity = 3
                  // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*103106*/      0, /*End of Scope*/
/*103107*/    /*SwitchType*/ 13, MVT::i64,// ->103122
/*103109*/      OPC_CheckPredicate, 70, // Predicate_anonymous_1770
/*103111*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103113*/      OPC_EmitConvertToTarget, 0,
/*103115*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1770>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1771>>:$imm)
/*103122*/    /*SwitchType*/ 11, MVT::i16,// ->103135
/*103124*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103126*/      OPC_EmitConvertToTarget, 0,
/*103128*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1, 
                // Src: (imm:i16):$imm - Complexity = 3
                // Dst: (S_MOV_B32:i16 (imm:i16):$imm)
/*103135*/    /*SwitchType*/ 12, MVT::i1,// ->103149
/*103137*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103139*/      OPC_EmitNodeXForm, 6, 0, // as_i64imm
/*103142*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*103149*/    0, // EndSwitchType
/*103150*/  /*SwitchOpcode*/ 73|128,3/*457*/, TARGET_VAL(ISD::BITCAST),// ->103611
/*103154*/    OPC_RecordChild0, // #0 = $src0
/*103155*/    OPC_Scope, 41, /*->103198*/ // 18 children in Scope
/*103157*/      OPC_CheckChild0Type, MVT::f32,
/*103159*/      OPC_SwitchType /*3 cases */, 21, MVT::i32,// ->103183
/*103162*/        OPC_Scope, 5, /*->103169*/ // 2 children in Scope
/*103164*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103166*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:i32:$src0
/*103169*/        /*Scope*/ 12, /*->103182*/
/*103170*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103172*/          OPC_Scope, 3, /*->103177*/ // 2 children in Scope
/*103174*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                      // Dst: VGPR_32:i32:$src0
/*103177*/          /*Scope*/ 3, /*->103181*/
/*103178*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                      // Dst: SReg_32:i32:$src0
/*103181*/          0, /*End of Scope*/
/*103182*/        0, /*End of Scope*/
/*103183*/      /*SwitchType*/ 5, MVT::v2i16,// ->103190
/*103185*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103187*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*103190*/      /*SwitchType*/ 5, MVT::v2f16,// ->103197
/*103192*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103194*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*103197*/      0, // EndSwitchType
/*103198*/    /*Scope*/ 16, /*->103215*/
/*103199*/      OPC_CheckChild0Type, MVT::f16,
/*103201*/      OPC_CheckType, MVT::i16,
/*103203*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103205*/      OPC_Scope, 3, /*->103210*/ // 2 children in Scope
/*103207*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 VGPR_32:f16:$src0) - Complexity = 3
                  // Dst: VGPR_32:i16:$src0
/*103210*/      /*Scope*/ 3, /*->103214*/
/*103211*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 SReg_32:f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i16:$src0
/*103214*/      0, /*End of Scope*/
/*103215*/    /*Scope*/ 25, /*->103241*/
/*103216*/      OPC_CheckChild0Type, MVT::v2i16,
/*103218*/      OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->103226
/*103221*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103223*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*103226*/      /*SwitchType*/ 5, MVT::f32,// ->103233
/*103228*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103230*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*103233*/      /*SwitchType*/ 5, MVT::v2f16,// ->103240
/*103235*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103237*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*103240*/      0, // EndSwitchType
/*103241*/    /*Scope*/ 25, /*->103267*/
/*103242*/      OPC_CheckChild0Type, MVT::v2f16,
/*103244*/      OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->103252
/*103247*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103249*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*103252*/      /*SwitchType*/ 5, MVT::f32,// ->103259
/*103254*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103256*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*103259*/      /*SwitchType*/ 5, MVT::v2i16,// ->103266
/*103261*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103263*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*103266*/      0, // EndSwitchType
/*103267*/    /*Scope*/ 25, /*->103293*/
/*103268*/      OPC_CheckChild0Type, MVT::f64,
/*103270*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->103278
/*103273*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103275*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*103278*/      /*SwitchType*/ 5, MVT::v2i32,// ->103285
/*103280*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103282*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*103285*/      /*SwitchType*/ 5, MVT::v2f32,// ->103292
/*103287*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103289*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*103292*/      0, // EndSwitchType
/*103293*/    /*Scope*/ 34, /*->103328*/
/*103294*/      OPC_CheckChild0Type, MVT::v2i32,
/*103296*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->103304
/*103299*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103301*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*103304*/      /*SwitchType*/ 5, MVT::f64,// ->103311
/*103306*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103308*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*103311*/      /*SwitchType*/ 14, MVT::v2f32,// ->103327
/*103313*/        OPC_Scope, 5, /*->103320*/ // 2 children in Scope
/*103315*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103317*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*103320*/        /*Scope*/ 5, /*->103326*/
/*103321*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103323*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*103326*/        0, /*End of Scope*/
/*103327*/      0, // EndSwitchType
/*103328*/    /*Scope*/ 34, /*->103363*/
/*103329*/      OPC_CheckChild0Type, MVT::v2f32,
/*103331*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->103339
/*103334*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103336*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*103339*/      /*SwitchType*/ 5, MVT::f64,// ->103346
/*103341*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103343*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*103346*/      /*SwitchType*/ 14, MVT::v2i32,// ->103362
/*103348*/        OPC_Scope, 5, /*->103355*/ // 2 children in Scope
/*103350*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103352*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*103355*/        /*Scope*/ 5, /*->103361*/
/*103356*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103358*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*103361*/        0, /*End of Scope*/
/*103362*/      0, // EndSwitchType
/*103363*/    /*Scope*/ 41, /*->103405*/
/*103364*/      OPC_CheckChild0Type, MVT::i32,
/*103366*/      OPC_SwitchType /*3 cases */, 21, MVT::f32,// ->103390
/*103369*/        OPC_Scope, 5, /*->103376*/ // 2 children in Scope
/*103371*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103373*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:f32:$src0
/*103376*/        /*Scope*/ 12, /*->103389*/
/*103377*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103379*/          OPC_Scope, 3, /*->103384*/ // 2 children in Scope
/*103381*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                      // Dst: VGPR_32:f32:$src0
/*103384*/          /*Scope*/ 3, /*->103388*/
/*103385*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                      // Dst: SReg_32:f32:$src0
/*103388*/          0, /*End of Scope*/
/*103389*/        0, /*End of Scope*/
/*103390*/      /*SwitchType*/ 5, MVT::v2i16,// ->103397
/*103392*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103394*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*103397*/      /*SwitchType*/ 5, MVT::v2f16,// ->103404
/*103399*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103401*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*103404*/      0, // EndSwitchType
/*103405*/    /*Scope*/ 16, /*->103422*/
/*103406*/      OPC_CheckChild0Type, MVT::i16,
/*103408*/      OPC_CheckType, MVT::f16,
/*103410*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103412*/      OPC_Scope, 3, /*->103417*/ // 2 children in Scope
/*103414*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 VGPR_32:i16:$src0) - Complexity = 3
                  // Dst: VGPR_32:f16:$src0
/*103417*/      /*Scope*/ 3, /*->103421*/
/*103418*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 SReg_32:i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f16:$src0
/*103421*/      0, /*End of Scope*/
/*103422*/    /*Scope*/ 25, /*->103448*/
/*103423*/      OPC_CheckChild0Type, MVT::i64,
/*103425*/      OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->103433
/*103428*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103430*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*103433*/      /*SwitchType*/ 5, MVT::v2i32,// ->103440
/*103435*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103437*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*103440*/      /*SwitchType*/ 5, MVT::v2f32,// ->103447
/*103442*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103444*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*103447*/      0, // EndSwitchType
/*103448*/    /*Scope*/ 27, /*->103476*/
/*103449*/      OPC_CheckChild0Type, MVT::v4f32,
/*103451*/      OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->103468
/*103454*/        OPC_Scope, 5, /*->103461*/ // 2 children in Scope
/*103456*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103458*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4i32:$src0
/*103461*/        /*Scope*/ 5, /*->103467*/
/*103462*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103464*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4i32:$src0
/*103467*/        0, /*End of Scope*/
/*103468*/      /*SwitchType*/ 5, MVT::v2f64,// ->103475
/*103470*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103472*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*103475*/      0, // EndSwitchType
/*103476*/    /*Scope*/ 34, /*->103511*/
/*103477*/      OPC_CheckChild0Type, MVT::v4i32,
/*103479*/      OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->103487
/*103482*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103484*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*103487*/      /*SwitchType*/ 14, MVT::v4f32,// ->103503
/*103489*/        OPC_Scope, 5, /*->103496*/ // 2 children in Scope
/*103491*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103493*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*103496*/        /*Scope*/ 5, /*->103502*/
/*103497*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103499*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*103502*/        0, /*End of Scope*/
/*103503*/      /*SwitchType*/ 5, MVT::v2f64,// ->103510
/*103505*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103507*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*103510*/      0, // EndSwitchType
/*103511*/    /*Scope*/ 18, /*->103530*/
/*103512*/      OPC_CheckChild0Type, MVT::v2i64,
/*103514*/      OPC_SwitchType /*2 cases */, 5, MVT::v4i32,// ->103522
/*103517*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103519*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: SReg_128:v4i32:$src0
/*103522*/      /*SwitchType*/ 5, MVT::v2f64,// ->103529
/*103524*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103526*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*103529*/      0, // EndSwitchType
/*103530*/    /*Scope*/ 25, /*->103556*/
/*103531*/      OPC_CheckChild0Type, MVT::v2f64,
/*103533*/      OPC_SwitchType /*3 cases */, 5, MVT::v4i32,// ->103541
/*103536*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103538*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*103541*/      /*SwitchType*/ 5, MVT::v2i64,// ->103548
/*103543*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103545*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2i64:$src0
/*103548*/      /*SwitchType*/ 5, MVT::v4f32,// ->103555
/*103550*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103552*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*103555*/      0, // EndSwitchType
/*103556*/    /*Scope*/ 16, /*->103573*/
/*103557*/      OPC_CheckChild0Type, MVT::v8f32,
/*103559*/      OPC_CheckType, MVT::v8i32,
/*103561*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103563*/      OPC_Scope, 3, /*->103568*/ // 2 children in Scope
/*103565*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*103568*/      /*Scope*/ 3, /*->103572*/
/*103569*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*103572*/      0, /*End of Scope*/
/*103573*/    /*Scope*/ 9, /*->103583*/
/*103574*/      OPC_CheckChild0Type, MVT::v16f32,
/*103576*/      OPC_CheckType, MVT::v16i32,
/*103578*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103580*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*103583*/    /*Scope*/ 16, /*->103600*/
/*103584*/      OPC_CheckChild0Type, MVT::v8i32,
/*103586*/      OPC_CheckType, MVT::v8f32,
/*103588*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103590*/      OPC_Scope, 3, /*->103595*/ // 2 children in Scope
/*103592*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8f32:$src0
/*103595*/      /*Scope*/ 3, /*->103599*/
/*103596*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8f32:$src0
/*103599*/      0, /*End of Scope*/
/*103600*/    /*Scope*/ 9, /*->103610*/
/*103601*/      OPC_CheckChild0Type, MVT::v16i32,
/*103603*/      OPC_CheckType, MVT::v16f32,
/*103605*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103607*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*103610*/    0, /*End of Scope*/
/*103611*/  /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->103622
/*103614*/    OPC_RecordChild0, // #0 = $addr
/*103615*/    OPC_CheckType, MVT::i32,
/*103617*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103619*/    OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*103622*/  /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::DUMMY_CHAIN),// ->103634
/*103625*/    OPC_RecordNode, // #0 = 'R600dummy_chain' chained node
/*103626*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103628*/    OPC_EmitMergeInputChains1_0,
/*103629*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DUMMY_CHAIN), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (R600dummy_chain) - Complexity = 3
              // Dst: (DUMMY_CHAIN)
/*103634*/  /*SwitchOpcode*/ 40|128,1/*168*/, TARGET_VAL(ISD::SUB),// ->103806
/*103638*/    OPC_RecordChild0, // #0 = $src0
/*103639*/    OPC_RecordChild1, // #1 = $src1
/*103640*/    OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->103758
/*103643*/      OPC_Scope, 100, /*->103745*/ // 2 children in Scope
/*103645*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103647*/        OPC_EmitInteger, MVT::i32, 0, 
/*103650*/        OPC_EmitInteger, MVT::i32, 0, 
/*103653*/        OPC_EmitInteger, MVT::i32, 1, 
/*103656*/        OPC_EmitInteger, MVT::i32, 0, 
/*103659*/        OPC_EmitInteger, MVT::i32, 0, 
/*103662*/        OPC_EmitInteger, MVT::i32, 0, 
/*103665*/        OPC_EmitInteger, MVT::i32, 0, 
/*103668*/        OPC_EmitInteger, MVT::i32, 0, 
/*103671*/        OPC_EmitInteger, MVT::i32, 0, 
/*103674*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103686*/        OPC_EmitInteger, MVT::i32, 0, 
/*103689*/        OPC_EmitInteger, MVT::i32, 0, 
/*103692*/        OPC_EmitInteger, MVT::i32, 0, 
/*103695*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103707*/        OPC_EmitInteger, MVT::i32, 1, 
/*103710*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103713*/        OPC_EmitInteger, MVT::i32, 0, 
/*103716*/        OPC_EmitInteger, MVT::i32, 0, 
/*103719*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUB_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*103745*/      /*Scope*/ 11, /*->103757*/
/*103746*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103748*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*103757*/      0, /*End of Scope*/
/*103758*/    /*SwitchType*/ 10, MVT::i16,// ->103770
/*103760*/      OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*103762*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*103770*/    /*SwitchType*/ 33, MVT::v2i16,// ->103805
/*103772*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*103775*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*103778*/      OPC_EmitInteger, MVT::i32, 0, 
/*103781*/      OPC_EmitInteger, MVT::i32, 0, 
/*103784*/      OPC_EmitInteger, MVT::i32, 0, 
/*103787*/      OPC_EmitInteger, MVT::i32, 0, 
/*103790*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_SUB_I16), 0,
                    MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                // Src: (sub:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                // Dst: (V_PK_SUB_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*103805*/    0, // EndSwitchType
/*103806*/  /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::SMIN),// ->104015
/*103810*/    OPC_RecordChild0, // #0 = $src0
/*103811*/    OPC_RecordChild1, // #1 = $src1
/*103812*/    OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->103930
/*103815*/      OPC_Scope, 100, /*->103917*/ // 2 children in Scope
/*103817*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103819*/        OPC_EmitInteger, MVT::i32, 0, 
/*103822*/        OPC_EmitInteger, MVT::i32, 0, 
/*103825*/        OPC_EmitInteger, MVT::i32, 1, 
/*103828*/        OPC_EmitInteger, MVT::i32, 0, 
/*103831*/        OPC_EmitInteger, MVT::i32, 0, 
/*103834*/        OPC_EmitInteger, MVT::i32, 0, 
/*103837*/        OPC_EmitInteger, MVT::i32, 0, 
/*103840*/        OPC_EmitInteger, MVT::i32, 0, 
/*103843*/        OPC_EmitInteger, MVT::i32, 0, 
/*103846*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103858*/        OPC_EmitInteger, MVT::i32, 0, 
/*103861*/        OPC_EmitInteger, MVT::i32, 0, 
/*103864*/        OPC_EmitInteger, MVT::i32, 0, 
/*103867*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103879*/        OPC_EmitInteger, MVT::i32, 1, 
/*103882*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103885*/        OPC_EmitInteger, MVT::i32, 0, 
/*103888*/        OPC_EmitInteger, MVT::i32, 0, 
/*103891*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*103917*/      /*Scope*/ 11, /*->103929*/
/*103918*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103920*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*103929*/      0, /*End of Scope*/
/*103930*/    /*SwitchType*/ 10, MVT::i16,// ->103942
/*103932*/      OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*103934*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*103942*/    /*SwitchType*/ 70, MVT::v2i16,// ->104014
/*103944*/      OPC_Scope, 33, /*->103979*/ // 2 children in Scope
/*103946*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*103949*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*103952*/        OPC_EmitInteger, MVT::i32, 0, 
/*103955*/        OPC_EmitInteger, MVT::i32, 0, 
/*103958*/        OPC_EmitInteger, MVT::i32, 0, 
/*103961*/        OPC_EmitInteger, MVT::i32, 0, 
/*103964*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*103979*/      /*Scope*/ 33, /*->104013*/
/*103980*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*103983*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*103986*/        OPC_EmitInteger, MVT::i32, 0, 
/*103989*/        OPC_EmitInteger, MVT::i32, 0, 
/*103992*/        OPC_EmitInteger, MVT::i32, 0, 
/*103995*/        OPC_EmitInteger, MVT::i32, 0, 
/*103998*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*104013*/      0, /*End of Scope*/
/*104014*/    0, // EndSwitchType
/*104015*/  /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::UMIN),// ->104224
/*104019*/    OPC_RecordChild0, // #0 = $src0
/*104020*/    OPC_RecordChild1, // #1 = $src1
/*104021*/    OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->104139
/*104024*/      OPC_Scope, 100, /*->104126*/ // 2 children in Scope
/*104026*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104028*/        OPC_EmitInteger, MVT::i32, 0, 
/*104031*/        OPC_EmitInteger, MVT::i32, 0, 
/*104034*/        OPC_EmitInteger, MVT::i32, 1, 
/*104037*/        OPC_EmitInteger, MVT::i32, 0, 
/*104040*/        OPC_EmitInteger, MVT::i32, 0, 
/*104043*/        OPC_EmitInteger, MVT::i32, 0, 
/*104046*/        OPC_EmitInteger, MVT::i32, 0, 
/*104049*/        OPC_EmitInteger, MVT::i32, 0, 
/*104052*/        OPC_EmitInteger, MVT::i32, 0, 
/*104055*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104067*/        OPC_EmitInteger, MVT::i32, 0, 
/*104070*/        OPC_EmitInteger, MVT::i32, 0, 
/*104073*/        OPC_EmitInteger, MVT::i32, 0, 
/*104076*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104088*/        OPC_EmitInteger, MVT::i32, 1, 
/*104091*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104094*/        OPC_EmitInteger, MVT::i32, 0, 
/*104097*/        OPC_EmitInteger, MVT::i32, 0, 
/*104100*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104126*/      /*Scope*/ 11, /*->104138*/
/*104127*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104129*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*104138*/      0, /*End of Scope*/
/*104139*/    /*SwitchType*/ 10, MVT::i16,// ->104151
/*104141*/      OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*104143*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*104151*/    /*SwitchType*/ 70, MVT::v2i16,// ->104223
/*104153*/      OPC_Scope, 33, /*->104188*/ // 2 children in Scope
/*104155*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*104158*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*104161*/        OPC_EmitInteger, MVT::i32, 0, 
/*104164*/        OPC_EmitInteger, MVT::i32, 0, 
/*104167*/        OPC_EmitInteger, MVT::i32, 0, 
/*104170*/        OPC_EmitInteger, MVT::i32, 0, 
/*104173*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*104188*/      /*Scope*/ 33, /*->104222*/
/*104189*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*104192*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*104195*/        OPC_EmitInteger, MVT::i32, 0, 
/*104198*/        OPC_EmitInteger, MVT::i32, 0, 
/*104201*/        OPC_EmitInteger, MVT::i32, 0, 
/*104204*/        OPC_EmitInteger, MVT::i32, 0, 
/*104207*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*104222*/      0, /*End of Scope*/
/*104223*/    0, // EndSwitchType
/*104224*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHS),// ->104546
/*104228*/    OPC_RecordChild0, // #0 = $src0
/*104229*/    OPC_RecordChild1, // #1 = $src1
/*104230*/    OPC_CheckType, MVT::i32,
/*104232*/    OPC_Scope, 100, /*->104334*/ // 4 children in Scope
/*104234*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*104236*/      OPC_EmitInteger, MVT::i32, 0, 
/*104239*/      OPC_EmitInteger, MVT::i32, 0, 
/*104242*/      OPC_EmitInteger, MVT::i32, 1, 
/*104245*/      OPC_EmitInteger, MVT::i32, 0, 
/*104248*/      OPC_EmitInteger, MVT::i32, 0, 
/*104251*/      OPC_EmitInteger, MVT::i32, 0, 
/*104254*/      OPC_EmitInteger, MVT::i32, 0, 
/*104257*/      OPC_EmitInteger, MVT::i32, 0, 
/*104260*/      OPC_EmitInteger, MVT::i32, 0, 
/*104263*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104275*/      OPC_EmitInteger, MVT::i32, 0, 
/*104278*/      OPC_EmitInteger, MVT::i32, 0, 
/*104281*/      OPC_EmitInteger, MVT::i32, 0, 
/*104284*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104296*/      OPC_EmitInteger, MVT::i32, 1, 
/*104299*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104302*/      OPC_EmitInteger, MVT::i32, 0, 
/*104305*/      OPC_EmitInteger, MVT::i32, 0, 
/*104308*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104334*/    /*Scope*/ 100, /*->104435*/
/*104335*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*104337*/      OPC_EmitInteger, MVT::i32, 0, 
/*104340*/      OPC_EmitInteger, MVT::i32, 0, 
/*104343*/      OPC_EmitInteger, MVT::i32, 1, 
/*104346*/      OPC_EmitInteger, MVT::i32, 0, 
/*104349*/      OPC_EmitInteger, MVT::i32, 0, 
/*104352*/      OPC_EmitInteger, MVT::i32, 0, 
/*104355*/      OPC_EmitInteger, MVT::i32, 0, 
/*104358*/      OPC_EmitInteger, MVT::i32, 0, 
/*104361*/      OPC_EmitInteger, MVT::i32, 0, 
/*104364*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104376*/      OPC_EmitInteger, MVT::i32, 0, 
/*104379*/      OPC_EmitInteger, MVT::i32, 0, 
/*104382*/      OPC_EmitInteger, MVT::i32, 0, 
/*104385*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104397*/      OPC_EmitInteger, MVT::i32, 1, 
/*104400*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104403*/      OPC_EmitInteger, MVT::i32, 0, 
/*104406*/      OPC_EmitInteger, MVT::i32, 0, 
/*104409*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104435*/    /*Scope*/ 100, /*->104536*/
/*104436*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*104438*/      OPC_EmitInteger, MVT::i32, 0, 
/*104441*/      OPC_EmitInteger, MVT::i32, 0, 
/*104444*/      OPC_EmitInteger, MVT::i32, 1, 
/*104447*/      OPC_EmitInteger, MVT::i32, 0, 
/*104450*/      OPC_EmitInteger, MVT::i32, 0, 
/*104453*/      OPC_EmitInteger, MVT::i32, 0, 
/*104456*/      OPC_EmitInteger, MVT::i32, 0, 
/*104459*/      OPC_EmitInteger, MVT::i32, 0, 
/*104462*/      OPC_EmitInteger, MVT::i32, 0, 
/*104465*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104477*/      OPC_EmitInteger, MVT::i32, 0, 
/*104480*/      OPC_EmitInteger, MVT::i32, 0, 
/*104483*/      OPC_EmitInteger, MVT::i32, 0, 
/*104486*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104498*/      OPC_EmitInteger, MVT::i32, 1, 
/*104501*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104504*/      OPC_EmitInteger, MVT::i32, 0, 
/*104507*/      OPC_EmitInteger, MVT::i32, 0, 
/*104510*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104536*/    /*Scope*/ 8, /*->104545*/
/*104537*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*104545*/    0, /*End of Scope*/
/*104546*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHU),// ->104868
/*104550*/    OPC_RecordChild0, // #0 = $src0
/*104551*/    OPC_RecordChild1, // #1 = $src1
/*104552*/    OPC_CheckType, MVT::i32,
/*104554*/    OPC_Scope, 100, /*->104656*/ // 4 children in Scope
/*104556*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*104558*/      OPC_EmitInteger, MVT::i32, 0, 
/*104561*/      OPC_EmitInteger, MVT::i32, 0, 
/*104564*/      OPC_EmitInteger, MVT::i32, 1, 
/*104567*/      OPC_EmitInteger, MVT::i32, 0, 
/*104570*/      OPC_EmitInteger, MVT::i32, 0, 
/*104573*/      OPC_EmitInteger, MVT::i32, 0, 
/*104576*/      OPC_EmitInteger, MVT::i32, 0, 
/*104579*/      OPC_EmitInteger, MVT::i32, 0, 
/*104582*/      OPC_EmitInteger, MVT::i32, 0, 
/*104585*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104597*/      OPC_EmitInteger, MVT::i32, 0, 
/*104600*/      OPC_EmitInteger, MVT::i32, 0, 
/*104603*/      OPC_EmitInteger, MVT::i32, 0, 
/*104606*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104618*/      OPC_EmitInteger, MVT::i32, 1, 
/*104621*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104624*/      OPC_EmitInteger, MVT::i32, 0, 
/*104627*/      OPC_EmitInteger, MVT::i32, 0, 
/*104630*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104656*/    /*Scope*/ 100, /*->104757*/
/*104657*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*104659*/      OPC_EmitInteger, MVT::i32, 0, 
/*104662*/      OPC_EmitInteger, MVT::i32, 0, 
/*104665*/      OPC_EmitInteger, MVT::i32, 1, 
/*104668*/      OPC_EmitInteger, MVT::i32, 0, 
/*104671*/      OPC_EmitInteger, MVT::i32, 0, 
/*104674*/      OPC_EmitInteger, MVT::i32, 0, 
/*104677*/      OPC_EmitInteger, MVT::i32, 0, 
/*104680*/      OPC_EmitInteger, MVT::i32, 0, 
/*104683*/      OPC_EmitInteger, MVT::i32, 0, 
/*104686*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104698*/      OPC_EmitInteger, MVT::i32, 0, 
/*104701*/      OPC_EmitInteger, MVT::i32, 0, 
/*104704*/      OPC_EmitInteger, MVT::i32, 0, 
/*104707*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104719*/      OPC_EmitInteger, MVT::i32, 1, 
/*104722*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104725*/      OPC_EmitInteger, MVT::i32, 0, 
/*104728*/      OPC_EmitInteger, MVT::i32, 0, 
/*104731*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104757*/    /*Scope*/ 100, /*->104858*/
/*104758*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*104760*/      OPC_EmitInteger, MVT::i32, 0, 
/*104763*/      OPC_EmitInteger, MVT::i32, 0, 
/*104766*/      OPC_EmitInteger, MVT::i32, 1, 
/*104769*/      OPC_EmitInteger, MVT::i32, 0, 
/*104772*/      OPC_EmitInteger, MVT::i32, 0, 
/*104775*/      OPC_EmitInteger, MVT::i32, 0, 
/*104778*/      OPC_EmitInteger, MVT::i32, 0, 
/*104781*/      OPC_EmitInteger, MVT::i32, 0, 
/*104784*/      OPC_EmitInteger, MVT::i32, 0, 
/*104787*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104799*/      OPC_EmitInteger, MVT::i32, 0, 
/*104802*/      OPC_EmitInteger, MVT::i32, 0, 
/*104805*/      OPC_EmitInteger, MVT::i32, 0, 
/*104808*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104820*/      OPC_EmitInteger, MVT::i32, 1, 
/*104823*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104826*/      OPC_EmitInteger, MVT::i32, 0, 
/*104829*/      OPC_EmitInteger, MVT::i32, 0, 
/*104832*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104858*/    /*Scope*/ 8, /*->104867*/
/*104859*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*104867*/    0, /*End of Scope*/
/*104868*/  /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(AMDGPUISD::URECIP),// ->105358
/*104872*/    OPC_RecordChild0, // #0 = $src0
/*104873*/    OPC_CheckType, MVT::i32,
/*104875*/    OPC_Scope, 66, /*->104943*/ // 4 children in Scope
/*104877*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*104879*/      OPC_EmitInteger, MVT::i32, 1, 
/*104882*/      OPC_EmitInteger, MVT::i32, 0, 
/*104885*/      OPC_EmitInteger, MVT::i32, 0, 
/*104888*/      OPC_EmitInteger, MVT::i32, 0, 
/*104891*/      OPC_EmitInteger, MVT::i32, 0, 
/*104894*/      OPC_EmitInteger, MVT::i32, 0, 
/*104897*/      OPC_EmitInteger, MVT::i32, 0, 
/*104900*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104912*/      OPC_EmitInteger, MVT::i32, 1, 
/*104915*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104918*/      OPC_EmitInteger, MVT::i32, 0, 
/*104921*/      OPC_EmitInteger, MVT::i32, 0, 
/*104924*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*104943*/    /*Scope*/ 66, /*->105010*/
/*104944*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*104946*/      OPC_EmitInteger, MVT::i32, 1, 
/*104949*/      OPC_EmitInteger, MVT::i32, 0, 
/*104952*/      OPC_EmitInteger, MVT::i32, 0, 
/*104955*/      OPC_EmitInteger, MVT::i32, 0, 
/*104958*/      OPC_EmitInteger, MVT::i32, 0, 
/*104961*/      OPC_EmitInteger, MVT::i32, 0, 
/*104964*/      OPC_EmitInteger, MVT::i32, 0, 
/*104967*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104979*/      OPC_EmitInteger, MVT::i32, 1, 
/*104982*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104985*/      OPC_EmitInteger, MVT::i32, 0, 
/*104988*/      OPC_EmitInteger, MVT::i32, 0, 
/*104991*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*105010*/    /*Scope*/ 38, /*->105049*/
/*105011*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105013*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*105020*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*105027*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*105034*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 3,  // Results = #4
/*105042*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i16 1333788672:i32, (V_RCP_IFLAG_F32_e32:i16 (V_CVT_F32_U32_e32:i16 ?:i32:$src0))))
/*105049*/    /*Scope*/ 50|128,2/*306*/, /*->105357*/
/*105051*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*105053*/      OPC_EmitInteger, MVT::i32, 1, 
/*105056*/      OPC_EmitInteger, MVT::i32, 0, 
/*105059*/      OPC_EmitInteger, MVT::i32, 0, 
/*105062*/      OPC_EmitInteger, MVT::i32, 0, 
/*105065*/      OPC_EmitInteger, MVT::i32, 0, 
/*105068*/      OPC_EmitInteger, MVT::i32, 0, 
/*105071*/      OPC_EmitInteger, MVT::i32, 1, 
/*105074*/      OPC_EmitInteger, MVT::i32, 0, 
/*105077*/      OPC_EmitInteger, MVT::i32, 0, 
/*105080*/      OPC_EmitInteger, MVT::i32, 0, 
/*105083*/      OPC_EmitInteger, MVT::i32, 1, 
/*105086*/      OPC_EmitInteger, MVT::i32, 0, 
/*105089*/      OPC_EmitInteger, MVT::i32, 0, 
/*105092*/      OPC_EmitInteger, MVT::i32, 0, 
/*105095*/      OPC_EmitInteger, MVT::i32, 1, 
/*105098*/      OPC_EmitInteger, MVT::i32, 0, 
/*105101*/      OPC_EmitInteger, MVT::i32, 0, 
/*105104*/      OPC_EmitInteger, MVT::i32, 0, 
/*105107*/      OPC_EmitInteger, MVT::i32, 0, 
/*105110*/      OPC_EmitInteger, MVT::i32, 0, 
/*105113*/      OPC_EmitInteger, MVT::i32, 0, 
/*105116*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105128*/      OPC_EmitInteger, MVT::i32, 1, 
/*105131*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105134*/      OPC_EmitInteger, MVT::i32, 0, 
/*105137*/      OPC_EmitInteger, MVT::i32, 0, 
/*105140*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*105159*/      OPC_EmitInteger, MVT::i32, 0, 
/*105162*/      OPC_EmitInteger, MVT::i32, 0, 
/*105165*/      OPC_EmitInteger, MVT::i32, 0, 
/*105168*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105180*/      OPC_EmitInteger, MVT::i32, 1, 
/*105183*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105186*/      OPC_EmitInteger, MVT::i32, 0, 
/*105189*/      OPC_EmitInteger, MVT::i32, 0, 
/*105192*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*105211*/      OPC_EmitInteger, MVT::i32, 0, 
/*105214*/      OPC_EmitInteger, MVT::i32, 0, 
/*105217*/      OPC_EmitInteger, MVT::i32, 0, 
/*105220*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105232*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*105239*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*105246*/      OPC_EmitInteger, MVT::i32, 0, 
/*105249*/      OPC_EmitInteger, MVT::i32, 0, 
/*105252*/      OPC_EmitInteger, MVT::i32, 0, 
/*105255*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105267*/      OPC_EmitInteger, MVT::i32, 1, 
/*105270*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105273*/      OPC_EmitInteger, MVT::i32, 0, 
/*105276*/      OPC_EmitInteger, MVT::i32, 0, 
/*105279*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*105305*/      OPC_EmitInteger, MVT::i32, 0, 
/*105308*/      OPC_EmitInteger, MVT::i32, 0, 
/*105311*/      OPC_EmitInteger, MVT::i32, 0, 
/*105314*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105326*/      OPC_EmitInteger, MVT::i32, 1, 
/*105329*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105332*/      OPC_EmitInteger, MVT::i32, 0, 
/*105335*/      OPC_EmitInteger, MVT::i32, 0, 
/*105338*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*105357*/    0, /*End of Scope*/
/*105358*/  /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(AMDGPUISD::MULHI_U24),// ->105579
/*105362*/    OPC_RecordChild0, // #0 = $src0
/*105363*/    OPC_RecordChild1, // #1 = $src1
/*105364*/    OPC_CheckType, MVT::i32,
/*105366*/    OPC_Scope, 100, /*->105468*/ // 3 children in Scope
/*105368*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*105370*/      OPC_EmitInteger, MVT::i32, 0, 
/*105373*/      OPC_EmitInteger, MVT::i32, 0, 
/*105376*/      OPC_EmitInteger, MVT::i32, 1, 
/*105379*/      OPC_EmitInteger, MVT::i32, 0, 
/*105382*/      OPC_EmitInteger, MVT::i32, 0, 
/*105385*/      OPC_EmitInteger, MVT::i32, 0, 
/*105388*/      OPC_EmitInteger, MVT::i32, 0, 
/*105391*/      OPC_EmitInteger, MVT::i32, 0, 
/*105394*/      OPC_EmitInteger, MVT::i32, 0, 
/*105397*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105409*/      OPC_EmitInteger, MVT::i32, 0, 
/*105412*/      OPC_EmitInteger, MVT::i32, 0, 
/*105415*/      OPC_EmitInteger, MVT::i32, 0, 
/*105418*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105430*/      OPC_EmitInteger, MVT::i32, 1, 
/*105433*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105436*/      OPC_EmitInteger, MVT::i32, 0, 
/*105439*/      OPC_EmitInteger, MVT::i32, 0, 
/*105442*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT24_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*105468*/    /*Scope*/ 100, /*->105569*/
/*105469*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*105471*/      OPC_EmitInteger, MVT::i32, 0, 
/*105474*/      OPC_EmitInteger, MVT::i32, 0, 
/*105477*/      OPC_EmitInteger, MVT::i32, 1, 
/*105480*/      OPC_EmitInteger, MVT::i32, 0, 
/*105483*/      OPC_EmitInteger, MVT::i32, 0, 
/*105486*/      OPC_EmitInteger, MVT::i32, 0, 
/*105489*/      OPC_EmitInteger, MVT::i32, 0, 
/*105492*/      OPC_EmitInteger, MVT::i32, 0, 
/*105495*/      OPC_EmitInteger, MVT::i32, 0, 
/*105498*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105510*/      OPC_EmitInteger, MVT::i32, 0, 
/*105513*/      OPC_EmitInteger, MVT::i32, 0, 
/*105516*/      OPC_EmitInteger, MVT::i32, 0, 
/*105519*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105531*/      OPC_EmitInteger, MVT::i32, 1, 
/*105534*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105537*/      OPC_EmitInteger, MVT::i32, 0, 
/*105540*/      OPC_EmitInteger, MVT::i32, 0, 
/*105543*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*105569*/    /*Scope*/ 8, /*->105578*/
/*105570*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*105578*/    0, /*End of Scope*/
/*105579*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_U32),// ->105700
/*105582*/    OPC_RecordChild0, // #0 = $src0
/*105583*/    OPC_RecordChild1, // #1 = $src1
/*105584*/    OPC_RecordChild2, // #2 = $src2
/*105585*/    OPC_CheckChild2Type, MVT::i32,
/*105587*/    OPC_CheckType, MVT::i32,
/*105589*/    OPC_Scope, 98, /*->105689*/ // 2 children in Scope
/*105591*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105593*/      OPC_EmitInteger, MVT::i32, 0, 
/*105596*/      OPC_EmitInteger, MVT::i32, 0, 
/*105599*/      OPC_EmitInteger, MVT::i32, 0, 
/*105602*/      OPC_EmitInteger, MVT::i32, 0, 
/*105605*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105617*/      OPC_EmitInteger, MVT::i32, 0, 
/*105620*/      OPC_EmitInteger, MVT::i32, 0, 
/*105623*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105635*/      OPC_EmitInteger, MVT::i32, 0, 
/*105638*/      OPC_EmitInteger, MVT::i32, 0, 
/*105641*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105653*/      OPC_EmitInteger, MVT::i32, 1, 
/*105656*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105659*/      OPC_EmitInteger, MVT::i32, 0, 
/*105662*/      OPC_EmitInteger, MVT::i32, 0, 
/*105665*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*105689*/    /*Scope*/ 9, /*->105699*/
/*105690*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*105699*/    0, /*End of Scope*/
/*105700*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_I32),// ->105821
/*105703*/    OPC_RecordChild0, // #0 = $src0
/*105704*/    OPC_RecordChild1, // #1 = $src1
/*105705*/    OPC_RecordChild2, // #2 = $src2
/*105706*/    OPC_CheckChild2Type, MVT::i32,
/*105708*/    OPC_CheckType, MVT::i32,
/*105710*/    OPC_Scope, 98, /*->105810*/ // 2 children in Scope
/*105712*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105714*/      OPC_EmitInteger, MVT::i32, 0, 
/*105717*/      OPC_EmitInteger, MVT::i32, 0, 
/*105720*/      OPC_EmitInteger, MVT::i32, 0, 
/*105723*/      OPC_EmitInteger, MVT::i32, 0, 
/*105726*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105738*/      OPC_EmitInteger, MVT::i32, 0, 
/*105741*/      OPC_EmitInteger, MVT::i32, 0, 
/*105744*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105756*/      OPC_EmitInteger, MVT::i32, 0, 
/*105759*/      OPC_EmitInteger, MVT::i32, 0, 
/*105762*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105774*/      OPC_EmitInteger, MVT::i32, 1, 
/*105777*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105780*/      OPC_EmitInteger, MVT::i32, 0, 
/*105783*/      OPC_EmitInteger, MVT::i32, 0, 
/*105786*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*105810*/    /*Scope*/ 9, /*->105820*/
/*105811*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*105820*/    0, /*End of Scope*/
/*105821*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFI),// ->105942
/*105824*/    OPC_RecordChild0, // #0 = $src0
/*105825*/    OPC_RecordChild1, // #1 = $src1
/*105826*/    OPC_RecordChild2, // #2 = $src2
/*105827*/    OPC_CheckChild2Type, MVT::i32,
/*105829*/    OPC_CheckType, MVT::i32,
/*105831*/    OPC_Scope, 98, /*->105931*/ // 2 children in Scope
/*105833*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105835*/      OPC_EmitInteger, MVT::i32, 0, 
/*105838*/      OPC_EmitInteger, MVT::i32, 0, 
/*105841*/      OPC_EmitInteger, MVT::i32, 0, 
/*105844*/      OPC_EmitInteger, MVT::i32, 0, 
/*105847*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105859*/      OPC_EmitInteger, MVT::i32, 0, 
/*105862*/      OPC_EmitInteger, MVT::i32, 0, 
/*105865*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105877*/      OPC_EmitInteger, MVT::i32, 0, 
/*105880*/      OPC_EmitInteger, MVT::i32, 0, 
/*105883*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105895*/      OPC_EmitInteger, MVT::i32, 1, 
/*105898*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105901*/      OPC_EmitInteger, MVT::i32, 0, 
/*105904*/      OPC_EmitInteger, MVT::i32, 0, 
/*105907*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*105931*/    /*Scope*/ 9, /*->105941*/
/*105932*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*105941*/    0, /*End of Scope*/
/*105942*/  /*SwitchOpcode*/ 2|128,4/*514*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->106460
/*105946*/    OPC_RecordChild0, // #0 = $src
/*105947*/    OPC_MoveChild1,
/*105948*/    OPC_Scope, 39|128,1/*167*/, /*->106118*/ // 4 children in Scope
/*105951*/      OPC_CheckValueType, MVT::i1,
/*105953*/      OPC_MoveParent,
/*105954*/      OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->106081
/*105957*/        OPC_Scope, 104, /*->106063*/ // 2 children in Scope
/*105959*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105961*/          OPC_EmitInteger, MVT::i32, 0, 
/*105964*/          OPC_EmitInteger, MVT::i32, 0, 
/*105967*/          OPC_EmitInteger, MVT::i32, 0, 
/*105970*/          OPC_EmitInteger, MVT::i32, 0, 
/*105973*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105985*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*105988*/          OPC_EmitInteger, MVT::i32, 0, 
/*105991*/          OPC_EmitInteger, MVT::i32, 0, 
/*105994*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106006*/          OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*106009*/          OPC_EmitInteger, MVT::i32, 0, 
/*106012*/          OPC_EmitInteger, MVT::i32, 0, 
/*106015*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106027*/          OPC_EmitInteger, MVT::i32, 1, 
/*106030*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106033*/          OPC_EmitInteger, MVT::i32, 0, 
/*106036*/          OPC_EmitInteger, MVT::i32, 0, 
/*106039*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*106063*/        /*Scope*/ 16, /*->106080*/
/*106064*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106066*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*106071*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32:i1 i32:i32:$src, 65536:i32)
/*106080*/        0, /*End of Scope*/
/*106081*/      /*SwitchType*/ 16, MVT::i64,// ->106099
/*106083*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106085*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*106090*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 65536:i32)
/*106099*/      /*SwitchType*/ 16, MVT::i16,// ->106117
/*106101*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106103*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*106108*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 65536:i32)
/*106117*/      0, // EndSwitchType
/*106118*/    /*Scope*/ 39|128,1/*167*/, /*->106287*/
/*106120*/      OPC_CheckValueType, MVT::i8,
/*106122*/      OPC_MoveParent,
/*106123*/      OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->106250
/*106126*/        OPC_Scope, 9, /*->106137*/ // 2 children in Scope
/*106128*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106130*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*106137*/        /*Scope*/ 111, /*->106249*/
/*106138*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106140*/          OPC_EmitInteger, MVT::i32, 0, 
/*106143*/          OPC_EmitInteger, MVT::i32, 0, 
/*106146*/          OPC_EmitInteger, MVT::i32, 0, 
/*106149*/          OPC_EmitInteger, MVT::i32, 0, 
/*106152*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106164*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*106167*/          OPC_EmitInteger, MVT::i32, 0, 
/*106170*/          OPC_EmitInteger, MVT::i32, 0, 
/*106173*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106185*/          OPC_EmitInteger, MVT::i32, 8, 
/*106188*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*106195*/          OPC_EmitInteger, MVT::i32, 0, 
/*106198*/          OPC_EmitInteger, MVT::i32, 0, 
/*106201*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106213*/          OPC_EmitInteger, MVT::i32, 1, 
/*106216*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106219*/          OPC_EmitInteger, MVT::i32, 0, 
/*106222*/          OPC_EmitInteger, MVT::i32, 0, 
/*106225*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*106249*/        0, /*End of Scope*/
/*106250*/      /*SwitchType*/ 16, MVT::i16,// ->106268
/*106252*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106254*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*106259*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 524288:i32)
/*106268*/      /*SwitchType*/ 16, MVT::i64,// ->106286
/*106270*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106272*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*106277*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 524288:i32)
/*106286*/      0, // EndSwitchType
/*106287*/    /*Scope*/ 21|128,1/*149*/, /*->106438*/
/*106289*/      OPC_CheckValueType, MVT::i16,
/*106291*/      OPC_MoveParent,
/*106292*/      OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->106419
/*106295*/        OPC_Scope, 9, /*->106306*/ // 2 children in Scope
/*106297*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106299*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*106306*/        /*Scope*/ 111, /*->106418*/
/*106307*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106309*/          OPC_EmitInteger, MVT::i32, 0, 
/*106312*/          OPC_EmitInteger, MVT::i32, 0, 
/*106315*/          OPC_EmitInteger, MVT::i32, 0, 
/*106318*/          OPC_EmitInteger, MVT::i32, 0, 
/*106321*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106333*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*106336*/          OPC_EmitInteger, MVT::i32, 0, 
/*106339*/          OPC_EmitInteger, MVT::i32, 0, 
/*106342*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106354*/          OPC_EmitInteger, MVT::i32, 16, 
/*106357*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*106364*/          OPC_EmitInteger, MVT::i32, 0, 
/*106367*/          OPC_EmitInteger, MVT::i32, 0, 
/*106370*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106382*/          OPC_EmitInteger, MVT::i32, 1, 
/*106385*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106388*/          OPC_EmitInteger, MVT::i32, 0, 
/*106391*/          OPC_EmitInteger, MVT::i32, 0, 
/*106394*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*106418*/        0, /*End of Scope*/
/*106419*/      /*SwitchType*/ 16, MVT::i64,// ->106437
/*106421*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106423*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*106428*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 1048576:i32)
/*106437*/      0, // EndSwitchType
/*106438*/    /*Scope*/ 20, /*->106459*/
/*106439*/      OPC_CheckValueType, MVT::i32,
/*106441*/      OPC_MoveParent,
/*106442*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106444*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*106450*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 2097152:i32)
/*106459*/    0, /*End of Scope*/
/*106460*/  /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::MAD_U24),// ->106585
/*106463*/    OPC_RecordChild0, // #0 = $src0
/*106464*/    OPC_RecordChild1, // #1 = $src1
/*106465*/    OPC_RecordChild2, // #2 = $src2
/*106466*/    OPC_CheckChild2Type, MVT::i32,
/*106468*/    OPC_CheckType, MVT::i32,
/*106470*/    OPC_Scope, 98, /*->106570*/ // 2 children in Scope
/*106472*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106474*/      OPC_EmitInteger, MVT::i32, 0, 
/*106477*/      OPC_EmitInteger, MVT::i32, 0, 
/*106480*/      OPC_EmitInteger, MVT::i32, 0, 
/*106483*/      OPC_EmitInteger, MVT::i32, 0, 
/*106486*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106498*/      OPC_EmitInteger, MVT::i32, 0, 
/*106501*/      OPC_EmitInteger, MVT::i32, 0, 
/*106504*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106516*/      OPC_EmitInteger, MVT::i32, 0, 
/*106519*/      OPC_EmitInteger, MVT::i32, 0, 
/*106522*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106534*/      OPC_EmitInteger, MVT::i32, 1, 
/*106537*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106540*/      OPC_EmitInteger, MVT::i32, 0, 
/*106543*/      OPC_EmitInteger, MVT::i32, 0, 
/*106546*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*106570*/    /*Scope*/ 13, /*->106584*/
/*106571*/      OPC_EmitInteger, MVT::i1, 0, 
/*106574*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, 0:i1)
/*106584*/    0, /*End of Scope*/
/*106585*/  /*SwitchOpcode*/ 119, TARGET_VAL(ISD::ROTR),// ->106707
/*106588*/    OPC_RecordChild0, // #0 = $src0
/*106589*/    OPC_RecordChild1, // #1 = $src1
/*106590*/    OPC_CheckChild1Type, MVT::i32,
/*106592*/    OPC_CheckType, MVT::i32,
/*106594*/    OPC_Scope, 98, /*->106694*/ // 2 children in Scope
/*106596*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106598*/      OPC_EmitInteger, MVT::i32, 0, 
/*106601*/      OPC_EmitInteger, MVT::i32, 0, 
/*106604*/      OPC_EmitInteger, MVT::i32, 0, 
/*106607*/      OPC_EmitInteger, MVT::i32, 0, 
/*106610*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106622*/      OPC_EmitInteger, MVT::i32, 0, 
/*106625*/      OPC_EmitInteger, MVT::i32, 0, 
/*106628*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106640*/      OPC_EmitInteger, MVT::i32, 0, 
/*106643*/      OPC_EmitInteger, MVT::i32, 0, 
/*106646*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106658*/      OPC_EmitInteger, MVT::i32, 1, 
/*106661*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106664*/      OPC_EmitInteger, MVT::i32, 0, 
/*106667*/      OPC_EmitInteger, MVT::i32, 0, 
/*106670*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*106694*/    /*Scope*/ 11, /*->106706*/
/*106695*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106697*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*106706*/    0, /*End of Scope*/
/*106707*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_U24),// ->106826
/*106710*/    OPC_RecordChild0, // #0 = $src0
/*106711*/    OPC_RecordChild1, // #1 = $src1
/*106712*/    OPC_CheckType, MVT::i32,
/*106714*/    OPC_Scope, 100, /*->106816*/ // 2 children in Scope
/*106716*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106718*/      OPC_EmitInteger, MVT::i32, 0, 
/*106721*/      OPC_EmitInteger, MVT::i32, 0, 
/*106724*/      OPC_EmitInteger, MVT::i32, 1, 
/*106727*/      OPC_EmitInteger, MVT::i32, 0, 
/*106730*/      OPC_EmitInteger, MVT::i32, 0, 
/*106733*/      OPC_EmitInteger, MVT::i32, 0, 
/*106736*/      OPC_EmitInteger, MVT::i32, 0, 
/*106739*/      OPC_EmitInteger, MVT::i32, 0, 
/*106742*/      OPC_EmitInteger, MVT::i32, 0, 
/*106745*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106757*/      OPC_EmitInteger, MVT::i32, 0, 
/*106760*/      OPC_EmitInteger, MVT::i32, 0, 
/*106763*/      OPC_EmitInteger, MVT::i32, 0, 
/*106766*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106778*/      OPC_EmitInteger, MVT::i32, 1, 
/*106781*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106784*/      OPC_EmitInteger, MVT::i32, 0, 
/*106787*/      OPC_EmitInteger, MVT::i32, 0, 
/*106790*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*106816*/    /*Scope*/ 8, /*->106825*/
/*106817*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*106825*/    0, /*End of Scope*/
/*106826*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::CARRY),// ->106933
/*106829*/    OPC_RecordChild0, // #0 = $src0
/*106830*/    OPC_RecordChild1, // #1 = $src1
/*106831*/    OPC_CheckType, MVT::i32,
/*106833*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106835*/    OPC_EmitInteger, MVT::i32, 0, 
/*106838*/    OPC_EmitInteger, MVT::i32, 0, 
/*106841*/    OPC_EmitInteger, MVT::i32, 1, 
/*106844*/    OPC_EmitInteger, MVT::i32, 0, 
/*106847*/    OPC_EmitInteger, MVT::i32, 0, 
/*106850*/    OPC_EmitInteger, MVT::i32, 0, 
/*106853*/    OPC_EmitInteger, MVT::i32, 0, 
/*106856*/    OPC_EmitInteger, MVT::i32, 0, 
/*106859*/    OPC_EmitInteger, MVT::i32, 0, 
/*106862*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106874*/    OPC_EmitInteger, MVT::i32, 0, 
/*106877*/    OPC_EmitInteger, MVT::i32, 0, 
/*106880*/    OPC_EmitInteger, MVT::i32, 0, 
/*106883*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106895*/    OPC_EmitInteger, MVT::i32, 1, 
/*106898*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106901*/    OPC_EmitInteger, MVT::i32, 0, 
/*106904*/    OPC_EmitInteger, MVT::i32, 0, 
/*106907*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*106933*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BORROW),// ->107040
/*106936*/    OPC_RecordChild0, // #0 = $src0
/*106937*/    OPC_RecordChild1, // #1 = $src1
/*106938*/    OPC_CheckType, MVT::i32,
/*106940*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106942*/    OPC_EmitInteger, MVT::i32, 0, 
/*106945*/    OPC_EmitInteger, MVT::i32, 0, 
/*106948*/    OPC_EmitInteger, MVT::i32, 1, 
/*106951*/    OPC_EmitInteger, MVT::i32, 0, 
/*106954*/    OPC_EmitInteger, MVT::i32, 0, 
/*106957*/    OPC_EmitInteger, MVT::i32, 0, 
/*106960*/    OPC_EmitInteger, MVT::i32, 0, 
/*106963*/    OPC_EmitInteger, MVT::i32, 0, 
/*106966*/    OPC_EmitInteger, MVT::i32, 0, 
/*106969*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106981*/    OPC_EmitInteger, MVT::i32, 0, 
/*106984*/    OPC_EmitInteger, MVT::i32, 0, 
/*106987*/    OPC_EmitInteger, MVT::i32, 0, 
/*106990*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107002*/    OPC_EmitInteger, MVT::i32, 1, 
/*107005*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107008*/    OPC_EmitInteger, MVT::i32, 0, 
/*107011*/    OPC_EmitInteger, MVT::i32, 0, 
/*107014*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*107040*/  /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::CTPOP),// ->107182
/*107044*/    OPC_RecordChild0, // #0 = $src0
/*107045*/    OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->107128
/*107048*/      OPC_Scope, 66, /*->107116*/ // 2 children in Scope
/*107050*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*107052*/        OPC_EmitInteger, MVT::i32, 1, 
/*107055*/        OPC_EmitInteger, MVT::i32, 0, 
/*107058*/        OPC_EmitInteger, MVT::i32, 0, 
/*107061*/        OPC_EmitInteger, MVT::i32, 0, 
/*107064*/        OPC_EmitInteger, MVT::i32, 0, 
/*107067*/        OPC_EmitInteger, MVT::i32, 0, 
/*107070*/        OPC_EmitInteger, MVT::i32, 0, 
/*107073*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107085*/        OPC_EmitInteger, MVT::i32, 1, 
/*107088*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107091*/        OPC_EmitInteger, MVT::i32, 0, 
/*107094*/        OPC_EmitInteger, MVT::i32, 0, 
/*107097*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*107116*/      /*Scope*/ 10, /*->107127*/
/*107117*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107119*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32:i1 i32:i32:$src0)
/*107127*/      0, /*End of Scope*/
/*107128*/    /*SwitchType*/ 51, MVT::i64,// ->107181
/*107130*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107132*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*107135*/      OPC_EmitNode2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    MVT::i16, MVT::i1, 1/*#Ops*/, 0,  // Results = #2 #3
/*107143*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32RegClassID,
/*107146*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 2, 4,  // Results = #5
/*107154*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107157*/      OPC_EmitInteger, MVT::i32, 0, 
/*107160*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*107167*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107170*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 1, 5, 6, 8, 9, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_BCNT1_I32_B64:i16:i1 ?:i64:$src), SReg_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*107181*/    0, // EndSwitchType
/*107182*/  /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->107267
/*107185*/    OPC_RecordChild0, // #0 = $src0
/*107186*/    OPC_CheckType, MVT::i32,
/*107188*/    OPC_Scope, 66, /*->107256*/ // 2 children in Scope
/*107190*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*107192*/      OPC_EmitInteger, MVT::i32, 1, 
/*107195*/      OPC_EmitInteger, MVT::i32, 0, 
/*107198*/      OPC_EmitInteger, MVT::i32, 0, 
/*107201*/      OPC_EmitInteger, MVT::i32, 0, 
/*107204*/      OPC_EmitInteger, MVT::i32, 0, 
/*107207*/      OPC_EmitInteger, MVT::i32, 0, 
/*107210*/      OPC_EmitInteger, MVT::i32, 0, 
/*107213*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107225*/      OPC_EmitInteger, MVT::i32, 1, 
/*107228*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107231*/      OPC_EmitInteger, MVT::i32, 0, 
/*107234*/      OPC_EmitInteger, MVT::i32, 0, 
/*107237*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUffbh_u32:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*107256*/    /*Scope*/ 9, /*->107266*/
/*107257*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107259*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUffbh_u32:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*107266*/    0, /*End of Scope*/
/*107267*/  /*SwitchOpcode*/ 82, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->107352
/*107270*/    OPC_RecordChild0, // #0 = $src0
/*107271*/    OPC_CheckType, MVT::i32,
/*107273*/    OPC_Scope, 66, /*->107341*/ // 2 children in Scope
/*107275*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*107277*/      OPC_EmitInteger, MVT::i32, 1, 
/*107280*/      OPC_EmitInteger, MVT::i32, 0, 
/*107283*/      OPC_EmitInteger, MVT::i32, 0, 
/*107286*/      OPC_EmitInteger, MVT::i32, 0, 
/*107289*/      OPC_EmitInteger, MVT::i32, 0, 
/*107292*/      OPC_EmitInteger, MVT::i32, 0, 
/*107295*/      OPC_EmitInteger, MVT::i32, 0, 
/*107298*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107310*/      OPC_EmitInteger, MVT::i32, 1, 
/*107313*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107316*/      OPC_EmitInteger, MVT::i32, 0, 
/*107319*/      OPC_EmitInteger, MVT::i32, 0, 
/*107322*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*107341*/    /*Scope*/ 9, /*->107351*/
/*107342*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107344*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*107351*/    0, /*End of Scope*/
/*107352*/  /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::MAD_I24),// ->107477
/*107355*/    OPC_RecordChild0, // #0 = $src0
/*107356*/    OPC_RecordChild1, // #1 = $src1
/*107357*/    OPC_RecordChild2, // #2 = $src2
/*107358*/    OPC_CheckChild2Type, MVT::i32,
/*107360*/    OPC_CheckType, MVT::i32,
/*107362*/    OPC_Scope, 98, /*->107462*/ // 2 children in Scope
/*107364*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*107366*/      OPC_EmitInteger, MVT::i32, 0, 
/*107369*/      OPC_EmitInteger, MVT::i32, 0, 
/*107372*/      OPC_EmitInteger, MVT::i32, 0, 
/*107375*/      OPC_EmitInteger, MVT::i32, 0, 
/*107378*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107390*/      OPC_EmitInteger, MVT::i32, 0, 
/*107393*/      OPC_EmitInteger, MVT::i32, 0, 
/*107396*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107408*/      OPC_EmitInteger, MVT::i32, 0, 
/*107411*/      OPC_EmitInteger, MVT::i32, 0, 
/*107414*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107426*/      OPC_EmitInteger, MVT::i32, 1, 
/*107429*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107432*/      OPC_EmitInteger, MVT::i32, 0, 
/*107435*/      OPC_EmitInteger, MVT::i32, 0, 
/*107438*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*107462*/    /*Scope*/ 13, /*->107476*/
/*107463*/      OPC_EmitInteger, MVT::i1, 0, 
/*107466*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, 0:i1)
/*107476*/    0, /*End of Scope*/
/*107477*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_I24),// ->107596
/*107480*/    OPC_RecordChild0, // #0 = $src0
/*107481*/    OPC_RecordChild1, // #1 = $src1
/*107482*/    OPC_CheckType, MVT::i32,
/*107484*/    OPC_Scope, 100, /*->107586*/ // 2 children in Scope
/*107486*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*107488*/      OPC_EmitInteger, MVT::i32, 0, 
/*107491*/      OPC_EmitInteger, MVT::i32, 0, 
/*107494*/      OPC_EmitInteger, MVT::i32, 1, 
/*107497*/      OPC_EmitInteger, MVT::i32, 0, 
/*107500*/      OPC_EmitInteger, MVT::i32, 0, 
/*107503*/      OPC_EmitInteger, MVT::i32, 0, 
/*107506*/      OPC_EmitInteger, MVT::i32, 0, 
/*107509*/      OPC_EmitInteger, MVT::i32, 0, 
/*107512*/      OPC_EmitInteger, MVT::i32, 0, 
/*107515*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107527*/      OPC_EmitInteger, MVT::i32, 0, 
/*107530*/      OPC_EmitInteger, MVT::i32, 0, 
/*107533*/      OPC_EmitInteger, MVT::i32, 0, 
/*107536*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107548*/      OPC_EmitInteger, MVT::i32, 1, 
/*107551*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107554*/      OPC_EmitInteger, MVT::i32, 0, 
/*107557*/      OPC_EmitInteger, MVT::i32, 0, 
/*107560*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*107586*/    /*Scope*/ 8, /*->107595*/
/*107587*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*107595*/    0, /*End of Scope*/
/*107596*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MULHI_I24),// ->107715
/*107599*/    OPC_RecordChild0, // #0 = $src0
/*107600*/    OPC_RecordChild1, // #1 = $src1
/*107601*/    OPC_CheckType, MVT::i32,
/*107603*/    OPC_Scope, 100, /*->107705*/ // 2 children in Scope
/*107605*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*107607*/      OPC_EmitInteger, MVT::i32, 0, 
/*107610*/      OPC_EmitInteger, MVT::i32, 0, 
/*107613*/      OPC_EmitInteger, MVT::i32, 1, 
/*107616*/      OPC_EmitInteger, MVT::i32, 0, 
/*107619*/      OPC_EmitInteger, MVT::i32, 0, 
/*107622*/      OPC_EmitInteger, MVT::i32, 0, 
/*107625*/      OPC_EmitInteger, MVT::i32, 0, 
/*107628*/      OPC_EmitInteger, MVT::i32, 0, 
/*107631*/      OPC_EmitInteger, MVT::i32, 0, 
/*107634*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107646*/      OPC_EmitInteger, MVT::i32, 0, 
/*107649*/      OPC_EmitInteger, MVT::i32, 0, 
/*107652*/      OPC_EmitInteger, MVT::i32, 0, 
/*107655*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107667*/      OPC_EmitInteger, MVT::i32, 1, 
/*107670*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107673*/      OPC_EmitInteger, MVT::i32, 0, 
/*107676*/      OPC_EmitInteger, MVT::i32, 0, 
/*107679*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_i24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*107705*/    /*Scope*/ 8, /*->107714*/
/*107706*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*107714*/    0, /*End of Scope*/
/*107715*/  /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ISD::ANY_EXTEND),// ->107904
/*107719*/    OPC_RecordChild0, // #0 = $src
/*107720*/    OPC_SwitchType /*3 cases */, 34, MVT::i32,// ->107757
/*107723*/      OPC_Scope, 11, /*->107736*/ // 2 children in Scope
/*107725*/        OPC_CheckChild0Type, MVT::i16,
/*107727*/        OPC_CheckPatternPredicate, 17, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107729*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (anyext:i32 i16:i16:$src) - Complexity = 3
                  // Dst: (COPY:i32 ?:i16:$src)
/*107736*/      /*Scope*/ 19, /*->107756*/
/*107737*/        OPC_CheckChild0Type, MVT::i1,
/*107739*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107741*/        OPC_EmitInteger, MVT::i32, 0, 
/*107744*/        OPC_EmitInteger, MVT::i32, 1, 
/*107747*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*107756*/      0, /*End of Scope*/
/*107757*/    /*SwitchType*/ 17, MVT::i16,// ->107776
/*107759*/      OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*107761*/      OPC_EmitInteger, MVT::i32, 0, 
/*107764*/      OPC_EmitInteger, MVT::i32, 1, 
/*107767*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i16 i1:i1:$src) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*107776*/    /*SwitchType*/ 125, MVT::i64,// ->107903
/*107778*/      OPC_Scope, 30, /*->107810*/ // 3 children in Scope
/*107780*/        OPC_CheckChild0Type, MVT::i32,
/*107782*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107784*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*107787*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107790*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::i32, 0/*#Ops*/,  // Results = #3
/*107796*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107799*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (IMPLICIT_DEF:i32), sub1:i32)
/*107810*/      /*Scope*/ 41, /*->107852*/
/*107811*/        OPC_CheckChild0Type, MVT::i16,
/*107813*/        OPC_CheckPatternPredicate, 17, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107815*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107818*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*107825*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107828*/        OPC_EmitInteger, MVT::i32, 0, 
/*107831*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 4,  // Results = #5
/*107838*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107841*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                  // Src: (anyext:i64 i16:i16:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (COPY:i32 ?:i16:$src), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107852*/      /*Scope*/ 49, /*->107902*/
/*107853*/        OPC_CheckChild0Type, MVT::i1,
/*107855*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107857*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107860*/        OPC_EmitInteger, MVT::i32, 0, 
/*107863*/        OPC_EmitInteger, MVT::i32, 1, 
/*107866*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*107875*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107878*/        OPC_EmitInteger, MVT::i32, 0, 
/*107881*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*107888*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107891*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*107902*/      0, /*End of Scope*/
/*107903*/    0, // EndSwitchType
/*107904*/  /*SwitchOpcode*/ 13, TARGET_VAL(ISD::ADDCARRY),// ->107920
/*107907*/    OPC_RecordChild0, // #0 = $src0
/*107908*/    OPC_RecordChild1, // #1 = $src1
/*107909*/    OPC_RecordChild2, // #2 = $src2
/*107910*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::V_ADDC_U32_e64), 0,
                  MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUadde:i32:i1 i32:i32:$src0, i32:i32:$src1, i1:i1:$src2) - Complexity = 3
              // Dst: (V_ADDC_U32_e64:i32:i1 ?:i32:$src0, ?:i32:$src1, ?:i1:$src2)
/*107920*/  /*SwitchOpcode*/ 13, TARGET_VAL(ISD::SUBCARRY),// ->107936
/*107923*/    OPC_RecordChild0, // #0 = $src0
/*107924*/    OPC_RecordChild1, // #1 = $src1
/*107925*/    OPC_RecordChild2, // #2 = $src2
/*107926*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::V_SUBB_U32_e64), 0,
                  MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsube:i32:i1 i32:i32:$src0, i32:i32:$src1, i1:i1:$src2) - Complexity = 3
              // Dst: (V_SUBB_U32_e64:i32:i1 ?:i32:$src0, ?:i32:$src1, ?:i1:$src2)
/*107936*/  /*SwitchOpcode*/ 12, TARGET_VAL(ISD::BITREVERSE),// ->107951
/*107939*/    OPC_RecordChild0, // #0 = $src0
/*107940*/    OPC_CheckType, MVT::i32,
/*107942*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107944*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (bitreverse:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*107951*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::FFBH_I32),// ->107966
/*107954*/    OPC_RecordChild0, // #0 = $src0
/*107955*/    OPC_CheckType, MVT::i32,
/*107957*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107959*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUffbh_i32:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*107966*/  /*SwitchOpcode*/ 14, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->107983
/*107969*/    OPC_RecordNode, // #0 = 'AMDGPUret_flag' chained node
/*107970*/    OPC_CaptureGlueInput,
/*107971*/    OPC_RecordChild1, // #1 = $src0
/*107972*/    OPC_CheckChild1Type, MVT::i64,
/*107974*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107976*/    OPC_EmitMergeInputChains1_0,
/*107977*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETPC_B64_return), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUret_flag i64:i64:$src0) - Complexity = 3
              // Dst: (S_SETPC_B64_return i64:i64:$src0)
/*107983*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->108002
/*107986*/    OPC_CaptureGlueInput,
/*107987*/    OPC_RecordChild0, // #0 = $src0
/*107988*/    OPC_RecordChild1, // #1 = $src1
/*107989*/    OPC_CheckType, MVT::i32,
/*107991*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107993*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*108002*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->108021
/*108005*/    OPC_CaptureGlueInput,
/*108006*/    OPC_RecordChild0, // #0 = $src0
/*108007*/    OPC_RecordChild1, // #1 = $src1
/*108008*/    OPC_CheckType, MVT::i32,
/*108010*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108012*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*108021*/  /*SwitchOpcode*/ 22, TARGET_VAL(AMDGPUISD::ENDPGM),// ->108046
/*108024*/    OPC_RecordNode, // #0 = 'AMDGPUendpgm' chained node
/*108025*/    OPC_CaptureGlueInput,
/*108026*/    OPC_Scope, 8, /*->108036*/ // 2 children in Scope
/*108028*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108030*/      OPC_EmitMergeInputChains1_0,
/*108031*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (S_ENDPGM)
/*108036*/    /*Scope*/ 8, /*->108045*/
/*108037*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108039*/      OPC_EmitMergeInputChains1_0,
/*108040*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (RETURN)
/*108045*/    0, /*End of Scope*/
/*108046*/  /*SwitchOpcode*/ 29, TARGET_VAL(ISD::BR),// ->108078
/*108049*/    OPC_RecordNode, // #0 = 'br' chained node
/*108050*/    OPC_RecordChild1, // #1 = $simm16
/*108051*/    OPC_MoveChild1,
/*108052*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*108055*/    OPC_MoveParent,
/*108056*/    OPC_Scope, 9, /*->108067*/ // 2 children in Scope
/*108058*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108060*/      OPC_EmitMergeInputChains1_0,
/*108061*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*108067*/    /*Scope*/ 9, /*->108077*/
/*108068*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108070*/      OPC_EmitMergeInputChains1_0,
/*108071*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*108077*/    0, /*End of Scope*/
/*108078*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->108096
/*108081*/    OPC_RecordChild0, // #0 = $src0
/*108082*/    OPC_RecordChild1, // #1 = $src1
/*108083*/    OPC_CheckType, MVT::i32,
/*108085*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108087*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32:i1 ?:i32:$src0, ?:i32:$src1)
/*108096*/  /*SwitchOpcode*/ 25, TARGET_VAL(ISD::READCYCLECOUNTER),// ->108124
/*108099*/    OPC_RecordNode, // #0 = 'readcyclecounter' chained node
/*108100*/    OPC_CheckType, MVT::i64,
/*108102*/    OPC_Scope, 9, /*->108113*/ // 2 children in Scope
/*108104*/      OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*108106*/      OPC_EmitMergeInputChains1_0,
/*108107*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMTIME:i64)
/*108113*/    /*Scope*/ 9, /*->108123*/
/*108114*/      OPC_CheckPatternPredicate, 17, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*108116*/      OPC_EmitMergeInputChains1_0,
/*108117*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMREALTIME:i64)
/*108123*/    0, /*End of Scope*/
/*108124*/  /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::IF),// ->108146
/*108127*/    OPC_RecordNode, // #0 = 'AMDGPUif' chained node
/*108128*/    OPC_RecordChild1, // #1 = $vcc
/*108129*/    OPC_RecordChild2, // #2 = $target
/*108130*/    OPC_MoveChild2,
/*108131*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*108134*/    OPC_MoveParent,
/*108135*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108137*/    OPC_EmitMergeInputChains1_0,
/*108138*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                  MVT::i64, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUif:i64 i1:i1:$vcc, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*108146*/  /*SwitchOpcode*/ 18, TARGET_VAL(AMDGPUISD::LOOP),// ->108167
/*108149*/    OPC_RecordNode, // #0 = 'AMDGPUloop' chained node
/*108150*/    OPC_RecordChild1, // #1 = $saved
/*108151*/    OPC_RecordChild2, // #2 = $target
/*108152*/    OPC_MoveChild2,
/*108153*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*108156*/    OPC_MoveParent,
/*108157*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108159*/    OPC_EmitMergeInputChains1_0,
/*108160*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUloop i64:i64:$saved, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*108167*/  /*SwitchOpcode*/ 10, TARGET_VAL(AMDGPUISD::RETURN_TO_EPILOG),// ->108180
/*108170*/    OPC_RecordNode, // #0 = 'AMDGPUreturn_to_epilog' chained node
/*108171*/    OPC_CaptureGlueInput,
/*108172*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108174*/    OPC_EmitMergeInputChains1_0,
/*108175*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_RETURN_TO_EPILOG), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#Ops*/, 
              // Src: (AMDGPUreturn_to_epilog) - Complexity = 3
              // Dst: (SI_RETURN_TO_EPILOG)
/*108180*/  /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::ELSE),// ->108206
/*108183*/    OPC_RecordNode, // #0 = 'AMDGPUelse' chained node
/*108184*/    OPC_RecordChild1, // #1 = $src
/*108185*/    OPC_RecordChild2, // #2 = $target
/*108186*/    OPC_MoveChild2,
/*108187*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*108190*/    OPC_MoveParent,
/*108191*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108193*/    OPC_EmitMergeInputChains1_0,
/*108194*/    OPC_EmitInteger, MVT::i1, 0, 
/*108197*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                  MVT::i64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUelse:i64 i64:i64:$src, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_ELSE:i64 ?:i64:$src, ?:Other:$target, 0:i1)
/*108206*/  /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SELECT),// ->108268
/*108209*/    OPC_RecordChild0, // #0 = $src0
/*108210*/    OPC_CheckChild0Type, MVT::i1,
/*108212*/    OPC_RecordChild1, // #1 = $src1
/*108213*/    OPC_RecordChild2, // #2 = $src2
/*108214*/    OPC_SwitchType /*4 cases */, 11, MVT::i16,// ->108228
/*108217*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108219*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i16 i1:i1:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 ?:i16:$src2, ?:i16:$src1, ?:i1:$src0)
/*108228*/    /*SwitchType*/ 11, MVT::i32,// ->108241
/*108230*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108232*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*108241*/    /*SwitchType*/ 11, MVT::f16,// ->108254
/*108243*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108245*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f16 i1:i1:$src0, f16:f16:$src1, f16:f16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f16 ?:f16:$src2, ?:f16:$src1, ?:i1:$src0)
/*108254*/    /*SwitchType*/ 11, MVT::f32,// ->108267
/*108256*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108258*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, ?:i1:$src0)
/*108267*/    0, // EndSwitchType
/*108268*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FrameIndex),// ->108286
/*108271*/    OPC_RecordNode, // #0 = $fi
/*108272*/    OPC_CheckType, MVT::i32,
/*108274*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108276*/    OPC_EmitNodeXForm, 7, 0, // frameindex_to_targetframeindex
/*108279*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (frameindex:i32):$fi - Complexity = 3
              // Dst: (V_MOV_B32_e32:i32 (frameindex_to_targetframeindex:i32 ?:i32:$fi))
/*108286*/  /*SwitchOpcode*/ 14, TARGET_VAL(AMDGPUISD::FP16_ZEXT),// ->108303
/*108289*/    OPC_RecordChild0, // #0 = $src
/*108290*/    OPC_CheckChild0Type, MVT::f16,
/*108292*/    OPC_CheckType, MVT::i32,
/*108294*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108296*/    OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUfp16_zext:i32 f16:f16:$src) - Complexity = 3
              // Dst: (COPY:i32 ?:f16:$src)
/*108303*/  /*SwitchOpcode*/ 51, TARGET_VAL(ISD::BSWAP),// ->108357
/*108306*/    OPC_RecordChild0, // #0 = $a
/*108307*/    OPC_CheckType, MVT::i32,
/*108309*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108311*/    OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*108317*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108324*/    OPC_EmitInteger, MVT::i32, 24, 
/*108327*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*108336*/    OPC_EmitInteger, MVT::i32, 8, 
/*108339*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*108348*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i16 16711935:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 8:i32))
/*108357*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->108396
/*108360*/    OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*108361*/    OPC_RecordChild1, // #1 = $target
/*108362*/    OPC_MoveChild1,
/*108363*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*108366*/    OPC_MoveParent,
/*108367*/    OPC_RecordChild2, // #2 = $src0
/*108368*/    OPC_Scope, 12, /*->108382*/ // 2 children in Scope
/*108370*/      OPC_CheckChild2Type, MVT::i32,
/*108372*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108374*/      OPC_EmitMergeInputChains1_0,
/*108375*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*108382*/    /*Scope*/ 12, /*->108395*/
/*108383*/      OPC_CheckChild2Type, MVT::f32,
/*108385*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108387*/      OPC_EmitMergeInputChains1_0,
/*108388*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*108395*/    0, /*End of Scope*/
/*108396*/  /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::KILL),// ->108412
/*108399*/    OPC_RecordNode, // #0 = 'AMDGPUkill' chained node
/*108400*/    OPC_RecordChild1, // #1 = $src
/*108401*/    OPC_CheckChild1Type, MVT::i32,
/*108403*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108405*/    OPC_EmitMergeInputChains1_0,
/*108406*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUkill i32:i32:$src) - Complexity = 3
              // Dst: (SI_KILL i32:i32:$src)
/*108412*/  /*SwitchOpcode*/ 14, TARGET_VAL(AMDGPUISD::CALL),// ->108429
/*108415*/    OPC_RecordNode, // #0 = 'AMDGPUcall' chained node
/*108416*/    OPC_CaptureGlueInput,
/*108417*/    OPC_RecordChild1, // #1 = $src0
/*108418*/    OPC_CheckChild1Type, MVT::i64,
/*108420*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108422*/    OPC_EmitMergeInputChains1_0,
/*108423*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_CALL_ISEL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUcall i64:i64:$src0) - Complexity = 3
              // Dst: (SI_CALL_ISEL i64:i64:$src0)
/*108429*/  /*SwitchOpcode*/ 18, TARGET_VAL(AMDGPUISD::TC_RETURN),// ->108450
/*108432*/    OPC_RecordNode, // #0 = 'AMDGPUtc_return' chained node
/*108433*/    OPC_CaptureGlueInput,
/*108434*/    OPC_RecordChild1, // #1 = $src0
/*108435*/    OPC_CheckChild1Type, MVT::i64,
/*108437*/    OPC_RecordChild2, // #2 = $fpdiff
/*108438*/    OPC_CheckChild2Type, MVT::i32,
/*108440*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108442*/    OPC_EmitMergeInputChains1_0,
/*108443*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_TCRETURN_ISEL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic2,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUtc_return i64:i64:$src0, i32:i32:$fpdiff) - Complexity = 3
              // Dst: (SI_TCRETURN_ISEL i64:i64:$src0, i32:i32:$fpdiff)
/*108450*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::INIT_EXEC),// ->108470
/*108453*/    OPC_RecordNode, // #0 = 'AMDGPUinit_exec' chained node
/*108454*/    OPC_CaptureGlueInput,
/*108455*/    OPC_RecordChild1, // #1 = $src
/*108456*/    OPC_CheckChild1Type, MVT::i64,
/*108458*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108460*/    OPC_EmitMergeInputChains1_0,
/*108461*/    OPC_EmitNodeXForm, 6, 1, // as_i64imm
/*108464*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_INIT_EXEC), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUinit_exec i64:i64:$src) - Complexity = 3
              // Dst: (SI_INIT_EXEC (as_i64imm:i64 ?:i64:$src))
/*108470*/  /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::INIT_EXEC_FROM_INPUT),// ->108494
/*108473*/    OPC_RecordNode, // #0 = 'AMDGPUinit_exec_from_input' chained node
/*108474*/    OPC_CaptureGlueInput,
/*108475*/    OPC_RecordChild1, // #1 = $input
/*108476*/    OPC_CheckChild1Type, MVT::i32,
/*108478*/    OPC_RecordChild2, // #2 = $shift
/*108479*/    OPC_CheckChild2Type, MVT::i32,
/*108481*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108483*/    OPC_EmitMergeInputChains1_0,
/*108484*/    OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*108487*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_INIT_EXEC_FROM_INPUT), 0|OPFL_Chain|OPFL_GlueInput,
                  2/*#Ops*/, 1, 3, 
              // Src: (AMDGPUinit_exec_from_input i32:i32:$input, i32:i32:$shift) - Complexity = 3
              // Dst: (SI_INIT_EXEC_FROM_INPUT ?:i32:$input, (as_i32imm:i32 ?:i32:$shift))
/*108494*/  /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::SMED3),// ->108545
/*108497*/    OPC_RecordChild0, // #0 = $VOP3OpSel0:src0:src0_modifiers:clamp
/*108498*/    OPC_RecordChild1, // #1 = $VOP3OpSel:src1:src1_modifiers
/*108499*/    OPC_RecordChild2, // #2 = $VOP3OpSel:src2:src2_modifiers
/*108500*/    OPC_SwitchType /*2 cases */, 28, MVT::i16,// ->108531
/*108503*/      OPC_CheckChild2Type, MVT::i16,
/*108505*/      OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3OpSel0:$ #3 #4 #5
/*108508*/      OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3OpSel:$ #6 #7
/*108511*/      OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3OpSel:$ #8 #9
/*108514*/      OPC_EmitInteger, MVT::i32, 0, 
/*108517*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                    MVT::i16, 8/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 
                // Src: (AMDGPUsmed3:i16 (VOP3OpSel0:i16 i16:i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3OpSel:i16 i16:i16:$src1, i32:i32:$src1_modifiers), (VOP3OpSel:i16 i16:i16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_MED3_I16:i16 i32:i32:$src0_modifiers, i16:i16:$src0, i32:i32:$src1_modifiers, i16:i16:$src1, i32:i32:$src2_modifiers, i16:i16:$src2, i1:i1:$clamp)
/*108531*/    /*SwitchType*/ 11, MVT::i32,// ->108544
/*108533*/      OPC_CheckChild2Type, MVT::i32,
/*108535*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*108544*/    0, // EndSwitchType
/*108545*/  /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::UMED3),// ->108596
/*108548*/    OPC_RecordChild0, // #0 = $VOP3OpSel0:src0:src0_modifiers:clamp
/*108549*/    OPC_RecordChild1, // #1 = $VOP3OpSel:src1:src1_modifiers
/*108550*/    OPC_RecordChild2, // #2 = $VOP3OpSel:src2:src2_modifiers
/*108551*/    OPC_SwitchType /*2 cases */, 28, MVT::i16,// ->108582
/*108554*/      OPC_CheckChild2Type, MVT::i16,
/*108556*/      OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3OpSel0:$ #3 #4 #5
/*108559*/      OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3OpSel:$ #6 #7
/*108562*/      OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3OpSel:$ #8 #9
/*108565*/      OPC_EmitInteger, MVT::i32, 0, 
/*108568*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                    MVT::i16, 8/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 
                // Src: (AMDGPUumed3:i16 (VOP3OpSel0:i16 i16:i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3OpSel:i16 i16:i16:$src1, i32:i32:$src1_modifiers), (VOP3OpSel:i16 i16:i16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_MED3_U16:i16 i32:i32:$src0_modifiers, i16:i16:$src0, i32:i32:$src1_modifiers, i16:i16:$src1, i32:i32:$src2_modifiers, i16:i16:$src2, i1:i1:$clamp)
/*108582*/    /*SwitchType*/ 11, MVT::i32,// ->108595
/*108584*/      OPC_CheckChild2Type, MVT::i32,
/*108586*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*108595*/    0, // EndSwitchType
/*108596*/  /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::SMIN3),// ->108647
/*108599*/    OPC_RecordChild0, // #0 = $VOP3OpSel0:src0:src0_modifiers:clamp
/*108600*/    OPC_RecordChild1, // #1 = $VOP3OpSel:src1:src1_modifiers
/*108601*/    OPC_RecordChild2, // #2 = $VOP3OpSel:src2:src2_modifiers
/*108602*/    OPC_SwitchType /*2 cases */, 28, MVT::i16,// ->108633
/*108605*/      OPC_CheckChild2Type, MVT::i16,
/*108607*/      OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3OpSel0:$ #3 #4 #5
/*108610*/      OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3OpSel:$ #6 #7
/*108613*/      OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3OpSel:$ #8 #9
/*108616*/      OPC_EmitInteger, MVT::i32, 0, 
/*108619*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I16), 0,
                    MVT::i16, 8/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 
                // Src: (AMDGPUsmin3:i16 (VOP3OpSel0:i16 i16:i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3OpSel:i16 i16:i16:$src1, i32:i32:$src1_modifiers), (VOP3OpSel:i16 i16:i16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_MIN3_I16:i16 i32:i32:$src0_modifiers, i16:i16:$src0, i32:i32:$src1_modifiers, i16:i16:$src1, i32:i32:$src2_modifiers, i16:i16:$src2, i1:i1:$clamp)
/*108633*/    /*SwitchType*/ 11, MVT::i32,// ->108646
/*108635*/      OPC_CheckChild2Type, MVT::i32,
/*108637*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*108646*/    0, // EndSwitchType
/*108647*/  /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::UMIN3),// ->108698
/*108650*/    OPC_RecordChild0, // #0 = $VOP3OpSel0:src0:src0_modifiers:clamp
/*108651*/    OPC_RecordChild1, // #1 = $VOP3OpSel:src1:src1_modifiers
/*108652*/    OPC_RecordChild2, // #2 = $VOP3OpSel:src2:src2_modifiers
/*108653*/    OPC_SwitchType /*2 cases */, 28, MVT::i16,// ->108684
/*108656*/      OPC_CheckChild2Type, MVT::i16,
/*108658*/      OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3OpSel0:$ #3 #4 #5
/*108661*/      OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3OpSel:$ #6 #7
/*108664*/      OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3OpSel:$ #8 #9
/*108667*/      OPC_EmitInteger, MVT::i32, 0, 
/*108670*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U16), 0,
                    MVT::i16, 8/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 
                // Src: (AMDGPUumin3:i16 (VOP3OpSel0:i16 i16:i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3OpSel:i16 i16:i16:$src1, i32:i32:$src1_modifiers), (VOP3OpSel:i16 i16:i16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_MIN3_U16:i16 i32:i32:$src0_modifiers, i16:i16:$src0, i32:i32:$src1_modifiers, i16:i16:$src1, i32:i32:$src2_modifiers, i16:i16:$src2, i1:i1:$clamp)
/*108684*/    /*SwitchType*/ 11, MVT::i32,// ->108697
/*108686*/      OPC_CheckChild2Type, MVT::i32,
/*108688*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*108697*/    0, // EndSwitchType
/*108698*/  /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::SMAX3),// ->108749
/*108701*/    OPC_RecordChild0, // #0 = $VOP3OpSel0:src0:src0_modifiers:clamp
/*108702*/    OPC_RecordChild1, // #1 = $VOP3OpSel:src1:src1_modifiers
/*108703*/    OPC_RecordChild2, // #2 = $VOP3OpSel:src2:src2_modifiers
/*108704*/    OPC_SwitchType /*2 cases */, 28, MVT::i16,// ->108735
/*108707*/      OPC_CheckChild2Type, MVT::i16,
/*108709*/      OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3OpSel0:$ #3 #4 #5
/*108712*/      OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3OpSel:$ #6 #7
/*108715*/      OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3OpSel:$ #8 #9
/*108718*/      OPC_EmitInteger, MVT::i32, 0, 
/*108721*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I16), 0,
                    MVT::i16, 8/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 
                // Src: (AMDGPUsmax3:i16 (VOP3OpSel0:i16 i16:i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3OpSel:i16 i16:i16:$src1, i32:i32:$src1_modifiers), (VOP3OpSel:i16 i16:i16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_MAX3_I16:i16 i32:i32:$src0_modifiers, i16:i16:$src0, i32:i32:$src1_modifiers, i16:i16:$src1, i32:i32:$src2_modifiers, i16:i16:$src2, i1:i1:$clamp)
/*108735*/    /*SwitchType*/ 11, MVT::i32,// ->108748
/*108737*/      OPC_CheckChild2Type, MVT::i32,
/*108739*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*108748*/    0, // EndSwitchType
/*108749*/  /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::UMAX3),// ->108800
/*108752*/    OPC_RecordChild0, // #0 = $VOP3OpSel0:src0:src0_modifiers:clamp
/*108753*/    OPC_RecordChild1, // #1 = $VOP3OpSel:src1:src1_modifiers
/*108754*/    OPC_RecordChild2, // #2 = $VOP3OpSel:src2:src2_modifiers
/*108755*/    OPC_SwitchType /*2 cases */, 28, MVT::i16,// ->108786
/*108758*/      OPC_CheckChild2Type, MVT::i16,
/*108760*/      OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3OpSel0:$ #3 #4 #5
/*108763*/      OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3OpSel:$ #6 #7
/*108766*/      OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3OpSel:$ #8 #9
/*108769*/      OPC_EmitInteger, MVT::i32, 0, 
/*108772*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U16), 0,
                    MVT::i16, 8/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 
                // Src: (AMDGPUumax3:i16 (VOP3OpSel0:i16 i16:i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3OpSel:i16 i16:i16:$src1, i32:i32:$src1_modifiers), (VOP3OpSel:i16 i16:i16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_MAX3_U16:i16 i32:i32:$src0_modifiers, i16:i16:$src0, i32:i32:$src1_modifiers, i16:i16:$src1, i32:i32:$src2_modifiers, i16:i16:$src2, i1:i1:$clamp)
/*108786*/    /*SwitchType*/ 11, MVT::i32,// ->108799
/*108788*/      OPC_CheckChild2Type, MVT::i32,
/*108790*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*108799*/    0, // EndSwitchType
/*108800*/  /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::CVT_PKRTZ_F16_F32),// ->108826
/*108803*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp
/*108804*/    OPC_CheckChild0Type, MVT::f32,
/*108806*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*108807*/    OPC_CheckType, MVT::i32,
/*108809*/    OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108812*/    OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108815*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                  MVT::i32, 5/*#Ops*/, 3, 2, 7, 6, 4, 
              // Src: (AMDGPUpkrtz_f16_f32:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*108826*/  /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->108927
/*108829*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*108830*/    OPC_CheckType, MVT::i1,
/*108832*/    OPC_Scope, 30, /*->108864*/ // 3 children in Scope
/*108834*/      OPC_CheckChild0Type, MVT::f32,
/*108836*/      OPC_RecordChild1, // #1 = $src1
/*108837*/      OPC_CheckChild1Type, MVT::i32,
/*108839*/      OPC_CheckComplexPat, /*CP*/29, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*108842*/      OPC_Scope, 9, /*->108853*/ // 2 children in Scope
/*108844*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*108853*/      /*Scope*/ 9, /*->108863*/
/*108854*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*108863*/      0, /*End of Scope*/
/*108864*/    /*Scope*/ 30, /*->108895*/
/*108865*/      OPC_CheckChild0Type, MVT::f64,
/*108867*/      OPC_RecordChild1, // #1 = $src1
/*108868*/      OPC_CheckChild1Type, MVT::i32,
/*108870*/      OPC_CheckComplexPat, /*CP*/29, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*108873*/      OPC_Scope, 9, /*->108884*/ // 2 children in Scope
/*108875*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*108884*/      /*Scope*/ 9, /*->108894*/
/*108885*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*108894*/      0, /*End of Scope*/
/*108895*/    /*Scope*/ 30, /*->108926*/
/*108896*/      OPC_CheckChild0Type, MVT::f16,
/*108898*/      OPC_RecordChild1, // #1 = $src1
/*108899*/      OPC_CheckChild1Type, MVT::i32,
/*108901*/      OPC_CheckComplexPat, /*CP*/29, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*108904*/      OPC_Scope, 9, /*->108915*/ // 2 children in Scope
/*108906*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*108915*/      /*Scope*/ 9, /*->108925*/
/*108916*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*108925*/      0, /*End of Scope*/
/*108926*/    0, /*End of Scope*/
/*108927*/  /*SwitchOpcode*/ 91, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->109021
/*108930*/    OPC_RecordMemRef,
/*108931*/    OPC_RecordChild0, // #0 = $sbase
/*108932*/    OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*108933*/    OPC_Scope, 36, /*->108971*/ // 3 children in Scope
/*108935*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108937*/      OPC_Scope, 15, /*->108954*/ // 2 children in Scope
/*108939*/        OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectSMRDBufferImm:$ #2
/*108942*/        OPC_EmitInteger, MVT::i1, 0, 
/*108945*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*108954*/      /*Scope*/ 15, /*->108970*/
/*108955*/        OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*108958*/        OPC_EmitInteger, MVT::i1, 0, 
/*108961*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*108970*/      0, /*End of Scope*/
/*108971*/    /*Scope*/ 17, /*->108989*/
/*108972*/      OPC_CheckPatternPredicate, 19, // (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS)
/*108974*/      OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*108977*/      OPC_EmitInteger, MVT::i1, 0, 
/*108980*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 109
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*108989*/    /*Scope*/ 30, /*->109020*/
/*108990*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108992*/      OPC_EmitInteger, MVT::i32, 0, 
/*108995*/      OPC_EmitInteger, MVT::i16, 0, 
/*108998*/      OPC_EmitInteger, MVT::i1, 0, 
/*109001*/      OPC_EmitInteger, MVT::i1, 0, 
/*109004*/      OPC_EmitInteger, MVT::i1, 0, 
/*109007*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*109020*/    0, /*End of Scope*/
/*109021*/  /*SwitchOpcode*/ 89|128,13/*1753*/, TARGET_VAL(ISD::FMAXNUM),// ->110778
/*109025*/    OPC_Scope, 35|128,11/*1443*/, /*->110471*/ // 2 children in Scope
/*109028*/      OPC_MoveChild0,
/*109029*/      OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*109032*/      OPC_Scope, 49|128,3/*433*/, /*->109468*/ // 5 children in Scope
/*109035*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*109036*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*109037*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109039*/        OPC_MoveParent,
/*109040*/        OPC_MoveChild1,
/*109041*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*109044*/        OPC_Scope, 3|128,1/*131*/, /*->109178*/ // 4 children in Scope
/*109047*/          OPC_MoveChild0,
/*109048*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*109051*/          OPC_Scope, 79, /*->109132*/ // 2 children in Scope
/*109053*/            OPC_CheckChild0Same, 0,
/*109055*/            OPC_CheckChild1Same, 1,
/*109057*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109059*/            OPC_MoveParent,
/*109060*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109061*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109063*/            OPC_MoveParent,
/*109064*/            OPC_SwitchType /*2 cases */, 31, MVT::f32,// ->109098
/*109067*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109069*/              OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109072*/              OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109075*/              OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109078*/              OPC_EmitInteger, MVT::i1, 0, 
/*109081*/              OPC_EmitInteger, MVT::i32, 0, 
/*109084*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109098*/            /*SwitchType*/ 31, MVT::f16,// ->109131
/*109100*/              OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*109102*/              OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109105*/              OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109108*/              OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109111*/              OPC_EmitInteger, MVT::i1, 0, 
/*109114*/              OPC_EmitInteger, MVT::i32, 0, 
/*109117*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*109131*/            0, // EndSwitchType
/*109132*/          /*Scope*/ 44, /*->109177*/
/*109133*/            OPC_CheckChild0Same, 1,
/*109135*/            OPC_CheckChild1Same, 0,
/*109137*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109139*/            OPC_MoveParent,
/*109140*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109141*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109143*/            OPC_MoveParent,
/*109144*/            OPC_CheckType, MVT::f32,
/*109146*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109148*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109151*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109154*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109157*/            OPC_EmitInteger, MVT::i1, 0, 
/*109160*/            OPC_EmitInteger, MVT::i32, 0, 
/*109163*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109177*/          0, /*End of Scope*/
/*109178*/        /*Scope*/ 95, /*->109274*/
/*109179*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109180*/          OPC_MoveChild1,
/*109181*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*109184*/          OPC_Scope, 43, /*->109229*/ // 2 children in Scope
/*109186*/            OPC_CheckChild0Same, 0,
/*109188*/            OPC_CheckChild1Same, 1,
/*109190*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109192*/            OPC_MoveParent,
/*109193*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109195*/            OPC_MoveParent,
/*109196*/            OPC_CheckType, MVT::f32,
/*109198*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109200*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109203*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109206*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109209*/            OPC_EmitInteger, MVT::i1, 0, 
/*109212*/            OPC_EmitInteger, MVT::i32, 0, 
/*109215*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109229*/          /*Scope*/ 43, /*->109273*/
/*109230*/            OPC_CheckChild0Same, 1,
/*109232*/            OPC_CheckChild1Same, 0,
/*109234*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109236*/            OPC_MoveParent,
/*109237*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109239*/            OPC_MoveParent,
/*109240*/            OPC_CheckType, MVT::f32,
/*109242*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109244*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109247*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109250*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109253*/            OPC_EmitInteger, MVT::i1, 0, 
/*109256*/            OPC_EmitInteger, MVT::i32, 0, 
/*109259*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109273*/          0, /*End of Scope*/
/*109274*/        /*Scope*/ 96, /*->109371*/
/*109275*/          OPC_MoveChild0,
/*109276*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*109279*/          OPC_Scope, 44, /*->109325*/ // 2 children in Scope
/*109281*/            OPC_CheckChild0Same, 1,
/*109283*/            OPC_CheckChild1Same, 0,
/*109285*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109287*/            OPC_MoveParent,
/*109288*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109289*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109291*/            OPC_MoveParent,
/*109292*/            OPC_CheckType, MVT::f32,
/*109294*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109296*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109299*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109302*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109305*/            OPC_EmitInteger, MVT::i1, 0, 
/*109308*/            OPC_EmitInteger, MVT::i32, 0, 
/*109311*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109325*/          /*Scope*/ 44, /*->109370*/
/*109326*/            OPC_CheckChild0Same, 0,
/*109328*/            OPC_CheckChild1Same, 1,
/*109330*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109332*/            OPC_MoveParent,
/*109333*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109334*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109336*/            OPC_MoveParent,
/*109337*/            OPC_CheckType, MVT::f32,
/*109339*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109341*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109344*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109347*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109350*/            OPC_EmitInteger, MVT::i1, 0, 
/*109353*/            OPC_EmitInteger, MVT::i32, 0, 
/*109356*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109370*/          0, /*End of Scope*/
/*109371*/        /*Scope*/ 95, /*->109467*/
/*109372*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109373*/          OPC_MoveChild1,
/*109374*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*109377*/          OPC_Scope, 43, /*->109422*/ // 2 children in Scope
/*109379*/            OPC_CheckChild0Same, 1,
/*109381*/            OPC_CheckChild1Same, 0,
/*109383*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109385*/            OPC_MoveParent,
/*109386*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109388*/            OPC_MoveParent,
/*109389*/            OPC_CheckType, MVT::f32,
/*109391*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109393*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109396*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109399*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109402*/            OPC_EmitInteger, MVT::i1, 0, 
/*109405*/            OPC_EmitInteger, MVT::i32, 0, 
/*109408*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109422*/          /*Scope*/ 43, /*->109466*/
/*109423*/            OPC_CheckChild0Same, 0,
/*109425*/            OPC_CheckChild1Same, 1,
/*109427*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109429*/            OPC_MoveParent,
/*109430*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109432*/            OPC_MoveParent,
/*109433*/            OPC_CheckType, MVT::f32,
/*109435*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109437*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109440*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109443*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109446*/            OPC_EmitInteger, MVT::i1, 0, 
/*109449*/            OPC_EmitInteger, MVT::i32, 0, 
/*109452*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109466*/          0, /*End of Scope*/
/*109467*/        0, /*End of Scope*/
/*109468*/      /*Scope*/ 32|128,1/*160*/, /*->109630*/
/*109470*/        OPC_MoveChild0,
/*109471*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*109474*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*109475*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*109476*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109478*/        OPC_MoveParent,
/*109479*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109480*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109482*/        OPC_MoveParent,
/*109483*/        OPC_MoveChild1,
/*109484*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*109487*/        OPC_Scope, 40, /*->109529*/ // 3 children in Scope
/*109489*/          OPC_CheckChild0Same, 0,
/*109491*/          OPC_CheckChild1Same, 1,
/*109493*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109495*/          OPC_MoveParent,
/*109496*/          OPC_CheckType, MVT::f32,
/*109498*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109500*/          OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109503*/          OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109506*/          OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109509*/          OPC_EmitInteger, MVT::i1, 0, 
/*109512*/          OPC_EmitInteger, MVT::i32, 0, 
/*109515*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109529*/        /*Scope*/ 58, /*->109588*/
/*109530*/          OPC_CheckChild0Same, 1,
/*109532*/          OPC_CheckChild1Same, 0,
/*109534*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109536*/          OPC_MoveParent,
/*109537*/          OPC_CheckType, MVT::f32,
/*109539*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109541*/          OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109544*/          OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109547*/          OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109550*/          OPC_EmitInteger, MVT::i1, 0, 
/*109553*/          OPC_EmitInteger, MVT::i32, 0, 
/*109556*/          OPC_Scope, 14, /*->109572*/ // 2 children in Scope
/*109558*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109572*/          /*Scope*/ 14, /*->109587*/
/*109573*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109587*/          0, /*End of Scope*/
/*109588*/        /*Scope*/ 40, /*->109629*/
/*109589*/          OPC_CheckChild0Same, 0,
/*109591*/          OPC_CheckChild1Same, 1,
/*109593*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109595*/          OPC_MoveParent,
/*109596*/          OPC_CheckType, MVT::f32,
/*109598*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109600*/          OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109603*/          OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109606*/          OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109609*/          OPC_EmitInteger, MVT::i1, 0, 
/*109612*/          OPC_EmitInteger, MVT::i32, 0, 
/*109615*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109629*/        0, /*End of Scope*/
/*109630*/      /*Scope*/ 2|128,4/*514*/, /*->110146*/
/*109632*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*109633*/        OPC_Scope, 31|128,1/*159*/, /*->109795*/ // 2 children in Scope
/*109636*/          OPC_MoveChild1,
/*109637*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*109640*/          OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*109641*/          OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*109642*/          OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109644*/          OPC_MoveParent,
/*109645*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109647*/          OPC_MoveParent,
/*109648*/          OPC_MoveChild1,
/*109649*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*109652*/          OPC_Scope, 40, /*->109694*/ // 3 children in Scope
/*109654*/            OPC_CheckChild0Same, 1,
/*109656*/            OPC_CheckChild1Same, 2,
/*109658*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109660*/            OPC_MoveParent,
/*109661*/            OPC_CheckType, MVT::f32,
/*109663*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109665*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109668*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109671*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109674*/            OPC_EmitInteger, MVT::i1, 0, 
/*109677*/            OPC_EmitInteger, MVT::i32, 0, 
/*109680*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109694*/          /*Scope*/ 58, /*->109753*/
/*109695*/            OPC_CheckChild0Same, 2,
/*109697*/            OPC_CheckChild1Same, 1,
/*109699*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109701*/            OPC_MoveParent,
/*109702*/            OPC_CheckType, MVT::f32,
/*109704*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109706*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109709*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109712*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109715*/            OPC_EmitInteger, MVT::i1, 0, 
/*109718*/            OPC_EmitInteger, MVT::i32, 0, 
/*109721*/            OPC_Scope, 14, /*->109737*/ // 2 children in Scope
/*109723*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109737*/            /*Scope*/ 14, /*->109752*/
/*109738*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109752*/            0, /*End of Scope*/
/*109753*/          /*Scope*/ 40, /*->109794*/
/*109754*/            OPC_CheckChild0Same, 1,
/*109756*/            OPC_CheckChild1Same, 2,
/*109758*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109760*/            OPC_MoveParent,
/*109761*/            OPC_CheckType, MVT::f32,
/*109763*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109765*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109768*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109771*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109774*/            OPC_EmitInteger, MVT::i1, 0, 
/*109777*/            OPC_EmitInteger, MVT::i32, 0, 
/*109780*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*109794*/          0, /*End of Scope*/
/*109795*/        /*Scope*/ 92|128,2/*348*/, /*->110145*/
/*109797*/          OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*109798*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109800*/          OPC_MoveParent,
/*109801*/          OPC_MoveChild1,
/*109802*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*109805*/          OPC_Scope, 48, /*->109855*/ // 4 children in Scope
/*109807*/            OPC_MoveChild0,
/*109808*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*109811*/            OPC_CheckChild0Same, 1,
/*109813*/            OPC_CheckChild1Same, 0,
/*109815*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109817*/            OPC_MoveParent,
/*109818*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109819*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109821*/            OPC_MoveParent,
/*109822*/            OPC_CheckType, MVT::f16,
/*109824*/            OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*109826*/            OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109829*/            OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109832*/            OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109835*/            OPC_EmitInteger, MVT::i1, 0, 
/*109838*/            OPC_EmitInteger, MVT::i32, 0, 
/*109841*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*109855*/          /*Scope*/ 95, /*->109951*/
/*109856*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109857*/            OPC_MoveChild1,
/*109858*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*109861*/            OPC_Scope, 43, /*->109906*/ // 2 children in Scope
/*109863*/              OPC_CheckChild0Same, 0,
/*109865*/              OPC_CheckChild1Same, 1,
/*109867*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109869*/              OPC_MoveParent,
/*109870*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109872*/              OPC_MoveParent,
/*109873*/              OPC_CheckType, MVT::f16,
/*109875*/              OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*109877*/              OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109880*/              OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109883*/              OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109886*/              OPC_EmitInteger, MVT::i1, 0, 
/*109889*/              OPC_EmitInteger, MVT::i32, 0, 
/*109892*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*109906*/            /*Scope*/ 43, /*->109950*/
/*109907*/              OPC_CheckChild0Same, 1,
/*109909*/              OPC_CheckChild1Same, 0,
/*109911*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109913*/              OPC_MoveParent,
/*109914*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109916*/              OPC_MoveParent,
/*109917*/              OPC_CheckType, MVT::f16,
/*109919*/              OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*109921*/              OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109924*/              OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109927*/              OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109930*/              OPC_EmitInteger, MVT::i1, 0, 
/*109933*/              OPC_EmitInteger, MVT::i32, 0, 
/*109936*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*109950*/            0, /*End of Scope*/
/*109951*/          /*Scope*/ 96, /*->110048*/
/*109952*/            OPC_MoveChild0,
/*109953*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*109956*/            OPC_Scope, 44, /*->110002*/ // 2 children in Scope
/*109958*/              OPC_CheckChild0Same, 1,
/*109960*/              OPC_CheckChild1Same, 0,
/*109962*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*109964*/              OPC_MoveParent,
/*109965*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*109966*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*109968*/              OPC_MoveParent,
/*109969*/              OPC_CheckType, MVT::f16,
/*109971*/              OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*109973*/              OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*109976*/              OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*109979*/              OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*109982*/              OPC_EmitInteger, MVT::i1, 0, 
/*109985*/              OPC_EmitInteger, MVT::i32, 0, 
/*109988*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110002*/            /*Scope*/ 44, /*->110047*/
/*110003*/              OPC_CheckChild0Same, 0,
/*110005*/              OPC_CheckChild1Same, 1,
/*110007*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*110009*/              OPC_MoveParent,
/*110010*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*110011*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110013*/              OPC_MoveParent,
/*110014*/              OPC_CheckType, MVT::f16,
/*110016*/              OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*110018*/              OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*110021*/              OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*110024*/              OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*110027*/              OPC_EmitInteger, MVT::i1, 0, 
/*110030*/              OPC_EmitInteger, MVT::i32, 0, 
/*110033*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110047*/            0, /*End of Scope*/
/*110048*/          /*Scope*/ 95, /*->110144*/
/*110049*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*110050*/            OPC_MoveChild1,
/*110051*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*110054*/            OPC_Scope, 43, /*->110099*/ // 2 children in Scope
/*110056*/              OPC_CheckChild0Same, 1,
/*110058*/              OPC_CheckChild1Same, 0,
/*110060*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*110062*/              OPC_MoveParent,
/*110063*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110065*/              OPC_MoveParent,
/*110066*/              OPC_CheckType, MVT::f16,
/*110068*/              OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*110070*/              OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*110073*/              OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*110076*/              OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*110079*/              OPC_EmitInteger, MVT::i1, 0, 
/*110082*/              OPC_EmitInteger, MVT::i32, 0, 
/*110085*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110099*/            /*Scope*/ 43, /*->110143*/
/*110100*/              OPC_CheckChild0Same, 0,
/*110102*/              OPC_CheckChild1Same, 1,
/*110104*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*110106*/              OPC_MoveParent,
/*110107*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110109*/              OPC_MoveParent,
/*110110*/              OPC_CheckType, MVT::f16,
/*110112*/              OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*110114*/              OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*110117*/              OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*110120*/              OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*110123*/              OPC_EmitInteger, MVT::i1, 0, 
/*110126*/              OPC_EmitInteger, MVT::i32, 0, 
/*110129*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110143*/            0, /*End of Scope*/
/*110144*/          0, /*End of Scope*/
/*110145*/        0, /*End of Scope*/
/*110146*/      /*Scope*/ 32|128,1/*160*/, /*->110308*/
/*110148*/        OPC_MoveChild0,
/*110149*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*110152*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*110153*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*110154*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*110156*/        OPC_MoveParent,
/*110157*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*110158*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110160*/        OPC_MoveParent,
/*110161*/        OPC_MoveChild1,
/*110162*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*110165*/        OPC_Scope, 40, /*->110207*/ // 3 children in Scope
/*110167*/          OPC_CheckChild0Same, 0,
/*110169*/          OPC_CheckChild1Same, 1,
/*110171*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110173*/          OPC_MoveParent,
/*110174*/          OPC_CheckType, MVT::f16,
/*110176*/          OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*110178*/          OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*110181*/          OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*110184*/          OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*110187*/          OPC_EmitInteger, MVT::i1, 0, 
/*110190*/          OPC_EmitInteger, MVT::i32, 0, 
/*110193*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110207*/        /*Scope*/ 58, /*->110266*/
/*110208*/          OPC_CheckChild0Same, 1,
/*110210*/          OPC_CheckChild1Same, 0,
/*110212*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110214*/          OPC_MoveParent,
/*110215*/          OPC_CheckType, MVT::f16,
/*110217*/          OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*110219*/          OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*110222*/          OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*110225*/          OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*110228*/          OPC_EmitInteger, MVT::i1, 0, 
/*110231*/          OPC_EmitInteger, MVT::i32, 0, 
/*110234*/          OPC_Scope, 14, /*->110250*/ // 2 children in Scope
/*110236*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110250*/          /*Scope*/ 14, /*->110265*/
/*110251*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110265*/          0, /*End of Scope*/
/*110266*/        /*Scope*/ 40, /*->110307*/
/*110267*/          OPC_CheckChild0Same, 0,
/*110269*/          OPC_CheckChild1Same, 1,
/*110271*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110273*/          OPC_MoveParent,
/*110274*/          OPC_CheckType, MVT::f16,
/*110276*/          OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*110278*/          OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*110281*/          OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*110284*/          OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*110287*/          OPC_EmitInteger, MVT::i1, 0, 
/*110290*/          OPC_EmitInteger, MVT::i32, 0, 
/*110293*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110307*/        0, /*End of Scope*/
/*110308*/      /*Scope*/ 32|128,1/*160*/, /*->110470*/
/*110310*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*110311*/        OPC_MoveChild1,
/*110312*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*110315*/        OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*110316*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*110317*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*110319*/        OPC_MoveParent,
/*110320*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110322*/        OPC_MoveParent,
/*110323*/        OPC_MoveChild1,
/*110324*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*110327*/        OPC_Scope, 40, /*->110369*/ // 3 children in Scope
/*110329*/          OPC_CheckChild0Same, 1,
/*110331*/          OPC_CheckChild1Same, 2,
/*110333*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110335*/          OPC_MoveParent,
/*110336*/          OPC_CheckType, MVT::f16,
/*110338*/          OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*110340*/          OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*110343*/          OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*110346*/          OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*110349*/          OPC_EmitInteger, MVT::i1, 0, 
/*110352*/          OPC_EmitInteger, MVT::i32, 0, 
/*110355*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110369*/        /*Scope*/ 58, /*->110428*/
/*110370*/          OPC_CheckChild0Same, 2,
/*110372*/          OPC_CheckChild1Same, 1,
/*110374*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110376*/          OPC_MoveParent,
/*110377*/          OPC_CheckType, MVT::f16,
/*110379*/          OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*110381*/          OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*110384*/          OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*110387*/          OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*110390*/          OPC_EmitInteger, MVT::i1, 0, 
/*110393*/          OPC_EmitInteger, MVT::i32, 0, 
/*110396*/          OPC_Scope, 14, /*->110412*/ // 2 children in Scope
/*110398*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110412*/          /*Scope*/ 14, /*->110427*/
/*110413*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110427*/          0, /*End of Scope*/
/*110428*/        /*Scope*/ 40, /*->110469*/
/*110429*/          OPC_CheckChild0Same, 1,
/*110431*/          OPC_CheckChild1Same, 2,
/*110433*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*110435*/          OPC_MoveParent,
/*110436*/          OPC_CheckType, MVT::f16,
/*110438*/          OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*110440*/          OPC_CheckComplexPat, /*CP*/33, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*110443*/          OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*110446*/          OPC_CheckComplexPat, /*CP*/33, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*110449*/          OPC_EmitInteger, MVT::i1, 0, 
/*110452*/          OPC_EmitInteger, MVT::i32, 0, 
/*110455*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1)
/*110469*/        0, /*End of Scope*/
/*110470*/      0, /*End of Scope*/
/*110471*/    /*Scope*/ 48|128,2/*304*/, /*->110777*/
/*110473*/      OPC_RecordChild0, // #0 = $src0
/*110474*/      OPC_RecordChild1, // #1 = $src1
/*110475*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->110620
/*110479*/        OPC_Scope, 100, /*->110581*/ // 3 children in Scope
/*110481*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*110483*/          OPC_EmitInteger, MVT::i32, 0, 
/*110486*/          OPC_EmitInteger, MVT::i32, 0, 
/*110489*/          OPC_EmitInteger, MVT::i32, 1, 
/*110492*/          OPC_EmitInteger, MVT::i32, 0, 
/*110495*/          OPC_EmitInteger, MVT::i32, 0, 
/*110498*/          OPC_EmitInteger, MVT::i32, 0, 
/*110501*/          OPC_EmitInteger, MVT::i32, 0, 
/*110504*/          OPC_EmitInteger, MVT::i32, 0, 
/*110507*/          OPC_EmitInteger, MVT::i32, 0, 
/*110510*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110522*/          OPC_EmitInteger, MVT::i32, 0, 
/*110525*/          OPC_EmitInteger, MVT::i32, 0, 
/*110528*/          OPC_EmitInteger, MVT::i32, 0, 
/*110531*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110543*/          OPC_EmitInteger, MVT::i32, 1, 
/*110546*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110549*/          OPC_EmitInteger, MVT::i32, 0, 
/*110552*/          OPC_EmitInteger, MVT::i32, 0, 
/*110555*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*110581*/        /*Scope*/ 18, /*->110600*/
/*110582*/          OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110585*/          OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110588*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110600*/        /*Scope*/ 18, /*->110619*/
/*110601*/          OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*110604*/          OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*110607*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110619*/        0, /*End of Scope*/
/*110620*/      /*SwitchType*/ 40, MVT::f16,// ->110662
/*110622*/        OPC_Scope, 18, /*->110642*/ // 2 children in Scope
/*110624*/          OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110627*/          OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110630*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110642*/        /*Scope*/ 18, /*->110661*/
/*110643*/          OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*110646*/          OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*110649*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110661*/        0, /*End of Scope*/
/*110662*/      /*SwitchType*/ 40, MVT::f64,// ->110704
/*110664*/        OPC_Scope, 18, /*->110684*/ // 2 children in Scope
/*110666*/          OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110669*/          OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110672*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110684*/        /*Scope*/ 18, /*->110703*/
/*110685*/          OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*110688*/          OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*110691*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110703*/        0, /*End of Scope*/
/*110704*/      /*SwitchType*/ 70, MVT::v2f16,// ->110776
/*110706*/        OPC_Scope, 33, /*->110741*/ // 2 children in Scope
/*110708*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*110711*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*110714*/          OPC_EmitInteger, MVT::i32, 0, 
/*110717*/          OPC_EmitInteger, MVT::i32, 0, 
/*110720*/          OPC_EmitInteger, MVT::i32, 0, 
/*110723*/          OPC_EmitInteger, MVT::i32, 0, 
/*110726*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*110741*/        /*Scope*/ 33, /*->110775*/
/*110742*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*110745*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*110748*/          OPC_EmitInteger, MVT::i32, 0, 
/*110751*/          OPC_EmitInteger, MVT::i32, 0, 
/*110754*/          OPC_EmitInteger, MVT::i32, 0, 
/*110757*/          OPC_EmitInteger, MVT::i32, 0, 
/*110760*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*110775*/        0, /*End of Scope*/
/*110776*/      0, // EndSwitchType
/*110777*/    0, /*End of Scope*/
/*110778*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::FMAD_FTZ),// ->110817
/*110781*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_mod
/*110782*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_mod
/*110783*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_mod
/*110784*/    OPC_CheckType, MVT::f32,
/*110786*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110788*/    OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*110791*/    OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #5 #6
/*110794*/    OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #7 #8
/*110797*/    OPC_EmitInteger, MVT::i1, 0, 
/*110800*/    OPC_EmitInteger, MVT::i32, 0, 
/*110803*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
              // Src: (AMDGPUfmad_ftz:f32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_mod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_mod), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_mod)) - Complexity = 30
              // Dst: (V_MAD_F32:f32 ?:i32:$src0_mod, ?:f32:$src0, ?:i32:$src1_mod, ?:f32:$src1, ?:i32:$src2_mod, ?:f32:$src2, 0:i1, 0:i32)
/*110817*/  /*SwitchOpcode*/ 126|128,2/*382*/, TARGET_VAL(ISD::FADD),// ->111203
/*110821*/    OPC_Scope, 36, /*->110859*/ // 3 children in Scope
/*110823*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*110824*/      OPC_MoveChild1,
/*110825*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*110828*/      OPC_MoveChild0,
/*110829*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*110832*/      OPC_CheckChild0Same, 0,
/*110834*/      OPC_MoveParent,
/*110835*/      OPC_MoveParent,
/*110836*/      OPC_CheckType, MVT::f64,
/*110838*/      OPC_CheckPatternPredicate, 20, // (TM.Options.UnsafeFPMath)
/*110840*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*110843*/      OPC_EmitInteger, MVT::i1, 0, 
/*110846*/      OPC_EmitInteger, MVT::i32, 0, 
/*110849*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*110859*/    /*Scope*/ 36, /*->110896*/
/*110860*/      OPC_MoveChild0,
/*110861*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*110864*/      OPC_MoveChild0,
/*110865*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*110868*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*110869*/      OPC_MoveParent,
/*110870*/      OPC_MoveParent,
/*110871*/      OPC_CheckChild1Same, 0,
/*110873*/      OPC_CheckType, MVT::f64,
/*110875*/      OPC_CheckPatternPredicate, 20, // (TM.Options.UnsafeFPMath)
/*110877*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*110880*/      OPC_EmitInteger, MVT::i1, 0, 
/*110883*/      OPC_EmitInteger, MVT::i32, 0, 
/*110886*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*110896*/    /*Scope*/ 48|128,2/*304*/, /*->111202*/
/*110898*/      OPC_RecordChild0, // #0 = $src0
/*110899*/      OPC_RecordChild1, // #1 = $src1
/*110900*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->111045
/*110904*/        OPC_Scope, 100, /*->111006*/ // 3 children in Scope
/*110906*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*110908*/          OPC_EmitInteger, MVT::i32, 0, 
/*110911*/          OPC_EmitInteger, MVT::i32, 0, 
/*110914*/          OPC_EmitInteger, MVT::i32, 1, 
/*110917*/          OPC_EmitInteger, MVT::i32, 0, 
/*110920*/          OPC_EmitInteger, MVT::i32, 0, 
/*110923*/          OPC_EmitInteger, MVT::i32, 0, 
/*110926*/          OPC_EmitInteger, MVT::i32, 0, 
/*110929*/          OPC_EmitInteger, MVT::i32, 0, 
/*110932*/          OPC_EmitInteger, MVT::i32, 0, 
/*110935*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110947*/          OPC_EmitInteger, MVT::i32, 0, 
/*110950*/          OPC_EmitInteger, MVT::i32, 0, 
/*110953*/          OPC_EmitInteger, MVT::i32, 0, 
/*110956*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110968*/          OPC_EmitInteger, MVT::i32, 1, 
/*110971*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110974*/          OPC_EmitInteger, MVT::i32, 0, 
/*110977*/          OPC_EmitInteger, MVT::i32, 0, 
/*110980*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*111006*/        /*Scope*/ 18, /*->111025*/
/*111007*/          OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111010*/          OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111013*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111025*/        /*Scope*/ 18, /*->111044*/
/*111026*/          OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*111029*/          OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*111032*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111044*/        0, /*End of Scope*/
/*111045*/      /*SwitchType*/ 40, MVT::f16,// ->111087
/*111047*/        OPC_Scope, 18, /*->111067*/ // 2 children in Scope
/*111049*/          OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111052*/          OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111055*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111067*/        /*Scope*/ 18, /*->111086*/
/*111068*/          OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*111071*/          OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*111074*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111086*/        0, /*End of Scope*/
/*111087*/      /*SwitchType*/ 40, MVT::f64,// ->111129
/*111089*/        OPC_Scope, 18, /*->111109*/ // 2 children in Scope
/*111091*/          OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111094*/          OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111097*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111109*/        /*Scope*/ 18, /*->111128*/
/*111110*/          OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*111113*/          OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*111116*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111128*/        0, /*End of Scope*/
/*111129*/      /*SwitchType*/ 70, MVT::v2f16,// ->111201
/*111131*/        OPC_Scope, 33, /*->111166*/ // 2 children in Scope
/*111133*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*111136*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*111139*/          OPC_EmitInteger, MVT::i32, 0, 
/*111142*/          OPC_EmitInteger, MVT::i32, 0, 
/*111145*/          OPC_EmitInteger, MVT::i32, 0, 
/*111148*/          OPC_EmitInteger, MVT::i32, 0, 
/*111151*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*111166*/        /*Scope*/ 33, /*->111200*/
/*111167*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*111170*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*111173*/          OPC_EmitInteger, MVT::i32, 0, 
/*111176*/          OPC_EmitInteger, MVT::i32, 0, 
/*111179*/          OPC_EmitInteger, MVT::i32, 0, 
/*111182*/          OPC_EmitInteger, MVT::i32, 0, 
/*111185*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*111200*/        0, /*End of Scope*/
/*111201*/      0, // EndSwitchType
/*111202*/    0, /*End of Scope*/
/*111203*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD_FORMAT),// ->111733
/*111207*/    OPC_RecordMemRef,
/*111208*/    OPC_RecordNode, // #0 = 'SIbuffer_load_format' chained node
/*111209*/    OPC_RecordChild1, // #1 = $rsrc
/*111210*/    OPC_Scope, 80, /*->111292*/ // 4 children in Scope
/*111212*/      OPC_CheckChild2Integer, 0, 
/*111214*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*111215*/      OPC_RecordChild4, // #3 = $glc
/*111216*/      OPC_MoveChild4,
/*111217*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111220*/      OPC_MoveParent,
/*111221*/      OPC_RecordChild5, // #4 = $slc
/*111222*/      OPC_MoveChild5,
/*111223*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111226*/      OPC_MoveParent,
/*111227*/      OPC_CheckType, MVT::f32,
/*111229*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111231*/      OPC_Scope, 29, /*->111262*/ // 2 children in Scope
/*111233*/        OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*111236*/        OPC_EmitMergeInputChains1_0,
/*111237*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111240*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111243*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111246*/        OPC_EmitInteger, MVT::i1, 0, 
/*111249*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111262*/      /*Scope*/ 28, /*->111291*/
/*111263*/        OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*111266*/        OPC_EmitMergeInputChains1_0,
/*111267*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111270*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111273*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111276*/        OPC_EmitInteger, MVT::i1, 0, 
/*111279*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111291*/      0, /*End of Scope*/
/*111292*/    /*Scope*/ 100, /*->111393*/
/*111293*/      OPC_RecordChild2, // #2 = $vindex
/*111294*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*111295*/      OPC_RecordChild4, // #4 = $glc
/*111296*/      OPC_MoveChild4,
/*111297*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111300*/      OPC_MoveParent,
/*111301*/      OPC_RecordChild5, // #5 = $slc
/*111302*/      OPC_MoveChild5,
/*111303*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111306*/      OPC_MoveParent,
/*111307*/      OPC_CheckType, MVT::f32,
/*111309*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111311*/      OPC_Scope, 49, /*->111362*/ // 2 children in Scope
/*111313*/        OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*111316*/        OPC_EmitMergeInputChains1_0,
/*111317*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*111320*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*111323*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*111326*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*111337*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*111340*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111343*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*111346*/        OPC_EmitInteger, MVT::i1, 0, 
/*111349*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111362*/      /*Scope*/ 29, /*->111392*/
/*111363*/        OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*111366*/        OPC_EmitMergeInputChains1_0,
/*111367*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*111370*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111373*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*111376*/        OPC_EmitInteger, MVT::i1, 0, 
/*111379*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111392*/      0, /*End of Scope*/
/*111393*/    /*Scope*/ 19|128,1/*147*/, /*->111542*/
/*111395*/      OPC_CheckChild2Integer, 0, 
/*111397*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*111398*/      OPC_RecordChild4, // #3 = $glc
/*111399*/      OPC_MoveChild4,
/*111400*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111403*/      OPC_MoveParent,
/*111404*/      OPC_RecordChild5, // #4 = $slc
/*111405*/      OPC_MoveChild5,
/*111406*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111409*/      OPC_MoveParent,
/*111410*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->111476
/*111413*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111415*/        OPC_Scope, 29, /*->111446*/ // 2 children in Scope
/*111417*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*111420*/          OPC_EmitMergeInputChains1_0,
/*111421*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111424*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111427*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111430*/          OPC_EmitInteger, MVT::i1, 0, 
/*111433*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111446*/        /*Scope*/ 28, /*->111475*/
/*111447*/          OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*111450*/          OPC_EmitMergeInputChains1_0,
/*111451*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111454*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111457*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111460*/          OPC_EmitInteger, MVT::i1, 0, 
/*111463*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111475*/        0, /*End of Scope*/
/*111476*/      /*SwitchType*/ 63, MVT::v4f32,// ->111541
/*111478*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111480*/        OPC_Scope, 29, /*->111511*/ // 2 children in Scope
/*111482*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*111485*/          OPC_EmitMergeInputChains1_0,
/*111486*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111489*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111492*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111495*/          OPC_EmitInteger, MVT::i1, 0, 
/*111498*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111511*/        /*Scope*/ 28, /*->111540*/
/*111512*/          OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*111515*/          OPC_EmitMergeInputChains1_0,
/*111516*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111519*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111522*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111525*/          OPC_EmitInteger, MVT::i1, 0, 
/*111528*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111540*/        0, /*End of Scope*/
/*111541*/      0, // EndSwitchType
/*111542*/    /*Scope*/ 60|128,1/*188*/, /*->111732*/
/*111544*/      OPC_RecordChild2, // #2 = $vindex
/*111545*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*111546*/      OPC_RecordChild4, // #4 = $glc
/*111547*/      OPC_MoveChild4,
/*111548*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111551*/      OPC_MoveParent,
/*111552*/      OPC_RecordChild5, // #5 = $slc
/*111553*/      OPC_MoveChild5,
/*111554*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111557*/      OPC_MoveParent,
/*111558*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->111645
/*111561*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111563*/        OPC_Scope, 49, /*->111614*/ // 2 children in Scope
/*111565*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*111568*/          OPC_EmitMergeInputChains1_0,
/*111569*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*111572*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*111575*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*111578*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*111589*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*111592*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111595*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*111598*/          OPC_EmitInteger, MVT::i1, 0, 
/*111601*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111614*/        /*Scope*/ 29, /*->111644*/
/*111615*/          OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*111618*/          OPC_EmitMergeInputChains1_0,
/*111619*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*111622*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111625*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*111628*/          OPC_EmitInteger, MVT::i1, 0, 
/*111631*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111644*/        0, /*End of Scope*/
/*111645*/      /*SwitchType*/ 84, MVT::v4f32,// ->111731
/*111647*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111649*/        OPC_Scope, 49, /*->111700*/ // 2 children in Scope
/*111651*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*111654*/          OPC_EmitMergeInputChains1_0,
/*111655*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*111658*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*111661*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*111664*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*111675*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*111678*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111681*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*111684*/          OPC_EmitInteger, MVT::i1, 0, 
/*111687*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111700*/        /*Scope*/ 29, /*->111730*/
/*111701*/          OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*111704*/          OPC_EmitMergeInputChains1_0,
/*111705*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*111708*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111711*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*111714*/          OPC_EmitInteger, MVT::i1, 0, 
/*111717*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111730*/        0, /*End of Scope*/
/*111731*/      0, // EndSwitchType
/*111732*/    0, /*End of Scope*/
/*111733*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD),// ->112263
/*111737*/    OPC_RecordMemRef,
/*111738*/    OPC_RecordNode, // #0 = 'SIbuffer_load' chained node
/*111739*/    OPC_RecordChild1, // #1 = $rsrc
/*111740*/    OPC_Scope, 80, /*->111822*/ // 4 children in Scope
/*111742*/      OPC_CheckChild2Integer, 0, 
/*111744*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*111745*/      OPC_RecordChild4, // #3 = $glc
/*111746*/      OPC_MoveChild4,
/*111747*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111750*/      OPC_MoveParent,
/*111751*/      OPC_RecordChild5, // #4 = $slc
/*111752*/      OPC_MoveChild5,
/*111753*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111756*/      OPC_MoveParent,
/*111757*/      OPC_CheckType, MVT::f32,
/*111759*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111761*/      OPC_Scope, 29, /*->111792*/ // 2 children in Scope
/*111763*/        OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*111766*/        OPC_EmitMergeInputChains1_0,
/*111767*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111770*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111773*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111776*/        OPC_EmitInteger, MVT::i1, 0, 
/*111779*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111792*/      /*Scope*/ 28, /*->111821*/
/*111793*/        OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*111796*/        OPC_EmitMergeInputChains1_0,
/*111797*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111800*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111803*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111806*/        OPC_EmitInteger, MVT::i1, 0, 
/*111809*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111821*/      0, /*End of Scope*/
/*111822*/    /*Scope*/ 100, /*->111923*/
/*111823*/      OPC_RecordChild2, // #2 = $vindex
/*111824*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*111825*/      OPC_RecordChild4, // #4 = $glc
/*111826*/      OPC_MoveChild4,
/*111827*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111830*/      OPC_MoveParent,
/*111831*/      OPC_RecordChild5, // #5 = $slc
/*111832*/      OPC_MoveChild5,
/*111833*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111836*/      OPC_MoveParent,
/*111837*/      OPC_CheckType, MVT::f32,
/*111839*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111841*/      OPC_Scope, 49, /*->111892*/ // 2 children in Scope
/*111843*/        OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*111846*/        OPC_EmitMergeInputChains1_0,
/*111847*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*111850*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*111853*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*111856*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*111867*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*111870*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111873*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*111876*/        OPC_EmitInteger, MVT::i1, 0, 
/*111879*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_DWORD_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111892*/      /*Scope*/ 29, /*->111922*/
/*111893*/        OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*111896*/        OPC_EmitMergeInputChains1_0,
/*111897*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*111900*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111903*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*111906*/        OPC_EmitInteger, MVT::i1, 0, 
/*111909*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_DWORD_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111922*/      0, /*End of Scope*/
/*111923*/    /*Scope*/ 19|128,1/*147*/, /*->112072*/
/*111925*/      OPC_CheckChild2Integer, 0, 
/*111927*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*111928*/      OPC_RecordChild4, // #3 = $glc
/*111929*/      OPC_MoveChild4,
/*111930*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111933*/      OPC_MoveParent,
/*111934*/      OPC_RecordChild5, // #4 = $slc
/*111935*/      OPC_MoveChild5,
/*111936*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*111939*/      OPC_MoveParent,
/*111940*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->112006
/*111943*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111945*/        OPC_Scope, 29, /*->111976*/ // 2 children in Scope
/*111947*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*111950*/          OPC_EmitMergeInputChains1_0,
/*111951*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111954*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111957*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111960*/          OPC_EmitInteger, MVT::i1, 0, 
/*111963*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*111976*/        /*Scope*/ 28, /*->112005*/
/*111977*/          OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*111980*/          OPC_EmitMergeInputChains1_0,
/*111981*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*111984*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*111987*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*111990*/          OPC_EmitInteger, MVT::i1, 0, 
/*111993*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*112005*/        0, /*End of Scope*/
/*112006*/      /*SwitchType*/ 63, MVT::v4f32,// ->112071
/*112008*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112010*/        OPC_Scope, 29, /*->112041*/ // 2 children in Scope
/*112012*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*112015*/          OPC_EmitMergeInputChains1_0,
/*112016*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*112019*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*112022*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*112025*/          OPC_EmitInteger, MVT::i1, 0, 
/*112028*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*112041*/        /*Scope*/ 28, /*->112070*/
/*112042*/          OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*112045*/          OPC_EmitMergeInputChains1_0,
/*112046*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*112049*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*112052*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*112055*/          OPC_EmitInteger, MVT::i1, 0, 
/*112058*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*112070*/        0, /*End of Scope*/
/*112071*/      0, // EndSwitchType
/*112072*/    /*Scope*/ 60|128,1/*188*/, /*->112262*/
/*112074*/      OPC_RecordChild2, // #2 = $vindex
/*112075*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*112076*/      OPC_RecordChild4, // #4 = $glc
/*112077*/      OPC_MoveChild4,
/*112078*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*112081*/      OPC_MoveParent,
/*112082*/      OPC_RecordChild5, // #5 = $slc
/*112083*/      OPC_MoveChild5,
/*112084*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*112087*/      OPC_MoveParent,
/*112088*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->112175
/*112091*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112093*/        OPC_Scope, 49, /*->112144*/ // 2 children in Scope
/*112095*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*112098*/          OPC_EmitMergeInputChains1_0,
/*112099*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*112102*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*112105*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*112108*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*112119*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*112122*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*112125*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*112128*/          OPC_EmitInteger, MVT::i1, 0, 
/*112131*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*112144*/        /*Scope*/ 29, /*->112174*/
/*112145*/          OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*112148*/          OPC_EmitMergeInputChains1_0,
/*112149*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*112152*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*112155*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*112158*/          OPC_EmitInteger, MVT::i1, 0, 
/*112161*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*112174*/        0, /*End of Scope*/
/*112175*/      /*SwitchType*/ 84, MVT::v4f32,// ->112261
/*112177*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112179*/        OPC_Scope, 49, /*->112230*/ // 2 children in Scope
/*112181*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*112184*/          OPC_EmitMergeInputChains1_0,
/*112185*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*112188*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*112191*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*112194*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*112205*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*112208*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*112211*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*112214*/          OPC_EmitInteger, MVT::i1, 0, 
/*112217*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*112230*/        /*Scope*/ 29, /*->112260*/
/*112231*/          OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*112234*/          OPC_EmitMergeInputChains1_0,
/*112235*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*112238*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*112241*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*112244*/          OPC_EmitInteger, MVT::i1, 0, 
/*112247*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*112260*/        0, /*End of Scope*/
/*112261*/      0, // EndSwitchType
/*112262*/    0, /*End of Scope*/
/*112263*/  /*SwitchOpcode*/ 78, TARGET_VAL(ISD::FSUB),// ->112344
/*112266*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*112267*/    OPC_Scope, 30, /*->112299*/ // 2 children in Scope
/*112269*/      OPC_MoveChild1,
/*112270*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*112273*/      OPC_CheckChild0Same, 0,
/*112275*/      OPC_MoveParent,
/*112276*/      OPC_CheckType, MVT::f32,
/*112278*/      OPC_CheckPatternPredicate, 20, // (TM.Options.UnsafeFPMath)
/*112280*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*112283*/      OPC_EmitInteger, MVT::i1, 0, 
/*112286*/      OPC_EmitInteger, MVT::i32, 0, 
/*112289*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*112299*/    /*Scope*/ 43, /*->112343*/
/*112300*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*112301*/      OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->112322
/*112304*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112307*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112310*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112322*/      /*SwitchType*/ 18, MVT::f16,// ->112342
/*112324*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112327*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112330*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112342*/      0, // EndSwitchType
/*112343*/    0, /*End of Scope*/
/*112344*/  /*SwitchOpcode*/ 86|128,2/*342*/, TARGET_VAL(ISD::FMAD),// ->112690
/*112348*/    OPC_RecordChild0, // #0 = $VOP3NoMods:src0
/*112349*/    OPC_RecordChild1, // #1 = $VOP3NoMods:src1
/*112350*/    OPC_RecordChild2, // #2 = $VOP3NoMods:src2
/*112351*/    OPC_SwitchType /*2 cases */, 67, MVT::f16,// ->112421
/*112354*/      OPC_Scope, 40, /*->112396*/ // 2 children in Scope
/*112356*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112358*/        OPC_CheckComplexPat, /*CP*/34, /*#*/0, // SelectVOP3NoMods:$ #3
/*112361*/        OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectVOP3NoMods:$ #4
/*112364*/        OPC_CheckComplexPat, /*CP*/34, /*#*/2, // SelectVOP3NoMods:$ #5
/*112367*/        OPC_EmitInteger, MVT::i32, 0, 
/*112370*/        OPC_EmitInteger, MVT::i32, 0, 
/*112373*/        OPC_EmitInteger, MVT::i32, 0, 
/*112376*/        OPC_EmitInteger, MVT::i1, 0, 
/*112379*/        OPC_EmitInteger, MVT::i32, 0, 
/*112382*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F16_e64), 0,
                      MVT::f16, 8/*#Ops*/, 6, 3, 7, 4, 8, 5, 9, 10, 
                  // Src: (fmad:f16 (VOP3NoMods:f16 f16:f16:$src0), (VOP3NoMods:f16 f16:f16:$src1), (VOP3NoMods:f16 f16:f16:$src2)) - Complexity = 21
                  // Dst: (V_MAC_F16_e64:f16 0:i32, ?:f16:$src0, 0:i32, ?:f16:$src1, 0:i32, ?:f16:$src2, 0:i1, 0:i32)
/*112396*/      /*Scope*/ 23, /*->112420*/
/*112397*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*112400*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*112403*/        OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*112406*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F16), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*112420*/      0, /*End of Scope*/
/*112421*/    /*SwitchType*/ 9|128,2/*265*/, MVT::f32,// ->112689
/*112424*/      OPC_Scope, 40, /*->112466*/ // 4 children in Scope
/*112426*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112428*/        OPC_CheckComplexPat, /*CP*/34, /*#*/0, // SelectVOP3NoMods:$ #3
/*112431*/        OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectVOP3NoMods:$ #4
/*112434*/        OPC_CheckComplexPat, /*CP*/34, /*#*/2, // SelectVOP3NoMods:$ #5
/*112437*/        OPC_EmitInteger, MVT::i32, 0, 
/*112440*/        OPC_EmitInteger, MVT::i32, 0, 
/*112443*/        OPC_EmitInteger, MVT::i32, 0, 
/*112446*/        OPC_EmitInteger, MVT::i1, 0, 
/*112449*/        OPC_EmitInteger, MVT::i32, 0, 
/*112452*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                      MVT::f32, 8/*#Ops*/, 6, 3, 7, 4, 8, 5, 9, 10, 
                  // Src: (fmad:f32 (VOP3NoMods:f32 f32:f32:$src0), (VOP3NoMods:f32 f32:f32:$src1), (VOP3NoMods:f32 f32:f32:$src2)) - Complexity = 21
                  // Dst: (V_MAC_F32_e64:f32 0:i32, ?:f32:$src0, 0:i32, ?:f32:$src1, 0:i32, ?:f32:$src2, 0:i1, 0:i32)
/*112466*/      /*Scope*/ 98, /*->112565*/
/*112467*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112469*/        OPC_EmitInteger, MVT::i32, 0, 
/*112472*/        OPC_EmitInteger, MVT::i32, 0, 
/*112475*/        OPC_EmitInteger, MVT::i32, 0, 
/*112478*/        OPC_EmitInteger, MVT::i32, 0, 
/*112481*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112493*/        OPC_EmitInteger, MVT::i32, 0, 
/*112496*/        OPC_EmitInteger, MVT::i32, 0, 
/*112499*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112511*/        OPC_EmitInteger, MVT::i32, 0, 
/*112514*/        OPC_EmitInteger, MVT::i32, 0, 
/*112517*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112529*/        OPC_EmitInteger, MVT::i32, 1, 
/*112532*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112535*/        OPC_EmitInteger, MVT::i32, 0, 
/*112538*/        OPC_EmitInteger, MVT::i32, 0, 
/*112541*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*112565*/      /*Scope*/ 98, /*->112664*/
/*112566*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*112568*/        OPC_EmitInteger, MVT::i32, 0, 
/*112571*/        OPC_EmitInteger, MVT::i32, 0, 
/*112574*/        OPC_EmitInteger, MVT::i32, 0, 
/*112577*/        OPC_EmitInteger, MVT::i32, 0, 
/*112580*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112592*/        OPC_EmitInteger, MVT::i32, 0, 
/*112595*/        OPC_EmitInteger, MVT::i32, 0, 
/*112598*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112610*/        OPC_EmitInteger, MVT::i32, 0, 
/*112613*/        OPC_EmitInteger, MVT::i32, 0, 
/*112616*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112628*/        OPC_EmitInteger, MVT::i32, 1, 
/*112631*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112634*/        OPC_EmitInteger, MVT::i32, 0, 
/*112637*/        OPC_EmitInteger, MVT::i32, 0, 
/*112640*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*112664*/      /*Scope*/ 23, /*->112688*/
/*112665*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*112668*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*112671*/        OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*112674*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*112688*/      0, /*End of Scope*/
/*112689*/    0, // EndSwitchType
/*112690*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->112737
/*112693*/    OPC_CaptureGlueInput,
/*112694*/    OPC_RecordChild0, // #0 = $vsrc
/*112695*/    OPC_MoveChild0,
/*112696*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*112699*/    OPC_CheckType, MVT::i32,
/*112701*/    OPC_MoveParent,
/*112702*/    OPC_RecordChild1, // #1 = $attrchan
/*112703*/    OPC_MoveChild1,
/*112704*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*112707*/    OPC_CheckType, MVT::i32,
/*112709*/    OPC_MoveParent,
/*112710*/    OPC_RecordChild2, // #2 = $attr
/*112711*/    OPC_MoveChild2,
/*112712*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*112715*/    OPC_CheckType, MVT::i32,
/*112717*/    OPC_MoveParent,
/*112718*/    OPC_CheckType, MVT::f32,
/*112720*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112722*/    OPC_EmitConvertToTarget, 0,
/*112724*/    OPC_EmitConvertToTarget, 2,
/*112726*/    OPC_EmitConvertToTarget, 1,
/*112728*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*112737*/  /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FP16_TO_FP),// ->112967
/*112741*/    OPC_Scope, 111, /*->112854*/ // 2 children in Scope
/*112743*/      OPC_MoveChild0,
/*112744*/      OPC_SwitchOpcode /*3 cases */, 33, TARGET_VAL(ISD::AND),// ->112781
/*112748*/        OPC_RecordChild0, // #0 = $src0
/*112749*/        OPC_CheckChild1Integer, 127|128,127|128,1/*32767*/, 
/*112753*/        OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*112755*/        OPC_CheckType, MVT::i32,
/*112757*/        OPC_MoveParent,
/*112758*/        OPC_CheckType, MVT::f32,
/*112760*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112762*/        OPC_EmitInteger, MVT::i32, 2, 
/*112765*/        OPC_EmitInteger, MVT::i1, 0, 
/*112768*/        OPC_EmitInteger, MVT::i32, 0, 
/*112771*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (and:i32 i32:i32:$src0, 32767:i32)<<P:Predicate_and_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 2:i32, ?:i32:$src0, 0:i1, 0:i32)
/*112781*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::OR),// ->112817
/*112784*/        OPC_RecordChild0, // #0 = $src0
/*112785*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*112789*/        OPC_CheckPredicate, 30, // Predicate_or_oneuse
/*112791*/        OPC_CheckType, MVT::i32,
/*112793*/        OPC_MoveParent,
/*112794*/        OPC_CheckType, MVT::f32,
/*112796*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112798*/        OPC_EmitInteger, MVT::i32, 3, 
/*112801*/        OPC_EmitInteger, MVT::i1, 0, 
/*112804*/        OPC_EmitInteger, MVT::i32, 0, 
/*112807*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (or:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_or_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 3:i32, ?:i32:$src0, 0:i1, 0:i32)
/*112817*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::XOR),// ->112853
/*112820*/        OPC_RecordChild0, // #0 = $src0
/*112821*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*112825*/        OPC_CheckPredicate, 30, // Predicate_xor_oneuse
/*112827*/        OPC_CheckType, MVT::i32,
/*112829*/        OPC_MoveParent,
/*112830*/        OPC_CheckType, MVT::f32,
/*112832*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112834*/        OPC_EmitInteger, MVT::i32, 1, 
/*112837*/        OPC_EmitInteger, MVT::i1, 0, 
/*112840*/        OPC_EmitInteger, MVT::i32, 0, 
/*112843*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (xor:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_xor_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 1:i32, ?:i32:$src0, 0:i1, 0:i32)
/*112853*/      0, // EndSwitchOpcode
/*112854*/    /*Scope*/ 111, /*->112966*/
/*112855*/      OPC_RecordChild0, // #0 = $src0
/*112856*/      OPC_CheckType, MVT::f32,
/*112858*/      OPC_Scope, 93, /*->112953*/ // 2 children in Scope
/*112860*/        OPC_CheckChild0Type, MVT::i32,
/*112862*/        OPC_Scope, 66, /*->112930*/ // 2 children in Scope
/*112864*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*112866*/          OPC_EmitInteger, MVT::i32, 1, 
/*112869*/          OPC_EmitInteger, MVT::i32, 0, 
/*112872*/          OPC_EmitInteger, MVT::i32, 0, 
/*112875*/          OPC_EmitInteger, MVT::i32, 0, 
/*112878*/          OPC_EmitInteger, MVT::i32, 0, 
/*112881*/          OPC_EmitInteger, MVT::i32, 0, 
/*112884*/          OPC_EmitInteger, MVT::i32, 0, 
/*112887*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112899*/          OPC_EmitInteger, MVT::i32, 1, 
/*112902*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112905*/          OPC_EmitInteger, MVT::i32, 0, 
/*112908*/          OPC_EmitInteger, MVT::i32, 0, 
/*112911*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT16_TO_FLT32), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (f16_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (FLT16_TO_FLT32:f32 R600_Reg32:i32:$src0)
/*112930*/        /*Scope*/ 21, /*->112952*/
/*112931*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112933*/          OPC_EmitInteger, MVT::i32, 0, 
/*112936*/          OPC_EmitInteger, MVT::i1, 0, 
/*112939*/          OPC_EmitInteger, MVT::i32, 0, 
/*112942*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = 3
                    // Dst: (V_CVT_F32_F16_e64:f32 0:i32, ?:i32:$src0, 0:i1, 0:i32)
/*112952*/        0, /*End of Scope*/
/*112953*/      /*Scope*/ 11, /*->112965*/
/*112954*/        OPC_CheckChild0Type, MVT::i16,
/*112956*/        OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*112958*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (f16_to_fp:f32 i16:i16:$src) - Complexity = 3
                  // Dst: (V_CVT_F32_F16_e32:f32 ?:i16:$src)
/*112965*/      0, /*End of Scope*/
/*112966*/    0, /*End of Scope*/
/*112967*/  /*SwitchOpcode*/ 91, TARGET_VAL(AMDGPUISD::CLAMP),// ->113061
/*112970*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*112971*/    OPC_SwitchType /*3 cases */, 36, MVT::f32,// ->113010
/*112974*/      OPC_Scope, 23, /*->112999*/ // 2 children in Scope
/*112976*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112978*/        OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*112981*/        OPC_EmitInteger, MVT::i1, 1, 
/*112984*/        OPC_EmitInteger, MVT::i32, 0, 
/*112987*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 2, 1, 2, 1, 3, 4, 
                  // Src: (AMDGPUclamp:f32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src0_modifiers, f32:f32:$src0, 1:i1, 0:i32)
/*112999*/      /*Scope*/ 9, /*->113009*/
/*113000*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113002*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUclamp:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*113009*/      0, /*End of Scope*/
/*113010*/    /*SwitchType*/ 23, MVT::f64,// ->113035
/*113012*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113014*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*113017*/      OPC_EmitInteger, MVT::i1, 1, 
/*113020*/      OPC_EmitInteger, MVT::i32, 0, 
/*113023*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    MVT::f64, 6/*#Ops*/, 2, 1, 2, 1, 3, 4, 
                // Src: (AMDGPUclamp:f64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src0_modifiers, f64:f64:$src0, 1:i1, 0:i32)
/*113035*/    /*SwitchType*/ 23, MVT::f16,// ->113060
/*113037*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113039*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*113042*/      OPC_EmitInteger, MVT::i1, 1, 
/*113045*/      OPC_EmitInteger, MVT::i32, 0, 
/*113048*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 2, 1, 2, 1, 3, 4, 
                // Src: (AMDGPUclamp:f16 (VOP3Mods:f16 f16:f16:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src0_modifiers, f16:f16:$src0, 1:i1, 0:i32)
/*113060*/    0, // EndSwitchType
/*113061*/  /*SwitchOpcode*/ 28|128,1/*156*/, TARGET_VAL(ISD::FCANONICALIZE),// ->113221
/*113065*/    OPC_RecordChild0, // #0 = $VOP3Mods:src:src_mods
/*113066*/    OPC_SwitchType /*4 cases */, 30, MVT::f16,// ->113099
/*113069*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113071*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*113074*/      OPC_EmitInteger, MVT::i32, 0, 
/*113077*/      OPC_EmitInteger, MVT::i32, 0|128,120/*15360*/, 
/*113081*/      OPC_EmitInteger, MVT::i1, 0, 
/*113084*/      OPC_EmitInteger, MVT::i32, 0, 
/*113087*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f16 (VOP3Mods:f16 f16:f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F16_e64:f16 0:i32, 15360:i32, ?:i32:$src_mods, ?:f16:$src, 0:i1, 0:i32)
/*113099*/    /*SwitchType*/ 33, MVT::f32,// ->113134
/*113101*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113103*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*113106*/      OPC_EmitInteger, MVT::i32, 0, 
/*113109*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*113116*/      OPC_EmitInteger, MVT::i1, 0, 
/*113119*/      OPC_EmitInteger, MVT::i32, 0, 
/*113122*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f32 (VOP3Mods:f32 f32:f32:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F32_e64:f32 0:i32, 1065353216:i32, ?:i32:$src_mods, ?:f32:$src, 0:i1, 0:i32)
/*113134*/    /*SwitchType*/ 37, MVT::f64,// ->113173
/*113136*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113138*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*113141*/      OPC_EmitInteger, MVT::i32, 0, 
/*113144*/      OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*113155*/      OPC_EmitInteger, MVT::i1, 0, 
/*113158*/      OPC_EmitInteger, MVT::i32, 0, 
/*113161*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f64 (VOP3Mods:f64 f64:f64:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F64:f64 0:i32, 4607182418800017408:i64, ?:i32:$src_mods, ?:f64:$src, 0:i1, 0:i32)
/*113173*/    /*SwitchType*/ 45, MVT::v2f16,// ->113220
/*113175*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113177*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #1 #2
/*113180*/      OPC_EmitInteger, MVT::i32, 8, 
/*113183*/      OPC_EmitInteger, MVT::i32, 0|128,120|128,0|128,96|128,3/*1006648320*/, 
/*113190*/      OPC_EmitInteger, MVT::i1, 0, 
/*113193*/      OPC_EmitInteger, MVT::i32, 0, 
/*113196*/      OPC_EmitInteger, MVT::i32, 0, 
/*113199*/      OPC_EmitInteger, MVT::i32, 0, 
/*113202*/      OPC_EmitInteger, MVT::i32, 0, 
/*113205*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                    MVT::v2f16, 9/*#Ops*/, 3, 4, 2, 1, 5, 6, 7, 8, 9, 
                // Src: (fcanonicalize:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_PK_MUL_F16:v2f16 8:i32, 1006648320:i32, ?:i32:$src_mods, ?:v2f16:$src, 0:i1)
/*113220*/    0, // EndSwitchType
/*113221*/  /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::FFLOOR),// ->113455
/*113225*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*113226*/    OPC_SwitchType /*3 cases */, 125, MVT::f64,// ->113354
/*113229*/      OPC_Scope, 108, /*->113339*/ // 2 children in Scope
/*113231*/        OPC_CheckPatternPredicate, 21, // (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*113233*/        OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*113236*/        OPC_EmitInteger, MVT::i32, 1, 
/*113239*/        OPC_EmitInteger, MVT::i32, 0, 
/*113242*/        OPC_EmitInteger, MVT::i1, 0, 
/*113245*/        OPC_EmitInteger, MVT::i32, 0, 
/*113248*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*113258*/        OPC_EmitInteger, MVT::i32, 0, 
/*113261*/        OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*113272*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*113279*/        OPC_EmitInteger, MVT::i1, 0, 
/*113282*/        OPC_EmitInteger, MVT::i32, 0, 
/*113285*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*113297*/        OPC_EmitInteger, MVT::i32, 0, 
/*113300*/        OPC_EmitInteger, MVT::i32, 3, 
/*113303*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*113312*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*113321*/        OPC_EmitInteger, MVT::i1, 0, 
/*113324*/        OPC_EmitInteger, MVT::i32, 0, 
/*113327*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*113339*/      /*Scope*/ 13, /*->113353*/
/*113340*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113343*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113353*/      0, /*End of Scope*/
/*113354*/    /*SwitchType*/ 83, MVT::f32,// ->113439
/*113356*/      OPC_Scope, 66, /*->113424*/ // 2 children in Scope
/*113358*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113360*/        OPC_EmitInteger, MVT::i32, 1, 
/*113363*/        OPC_EmitInteger, MVT::i32, 0, 
/*113366*/        OPC_EmitInteger, MVT::i32, 0, 
/*113369*/        OPC_EmitInteger, MVT::i32, 0, 
/*113372*/        OPC_EmitInteger, MVT::i32, 0, 
/*113375*/        OPC_EmitInteger, MVT::i32, 0, 
/*113378*/        OPC_EmitInteger, MVT::i32, 0, 
/*113381*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113393*/        OPC_EmitInteger, MVT::i32, 1, 
/*113396*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113399*/        OPC_EmitInteger, MVT::i32, 0, 
/*113402*/        OPC_EmitInteger, MVT::i32, 0, 
/*113405*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLOOR), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*113424*/      /*Scope*/ 13, /*->113438*/
/*113425*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113428*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113438*/      0, /*End of Scope*/
/*113439*/    /*SwitchType*/ 13, MVT::f16,// ->113454
/*113441*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113444*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113454*/    0, // EndSwitchType
/*113455*/  /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->113514
/*113458*/    OPC_CaptureGlueInput,
/*113459*/    OPC_RecordChild0, // #0 = $vsrc
/*113460*/    OPC_CheckChild0Type, MVT::f32,
/*113462*/    OPC_RecordChild1, // #1 = $attrchan
/*113463*/    OPC_MoveChild1,
/*113464*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*113467*/    OPC_CheckType, MVT::i32,
/*113469*/    OPC_MoveParent,
/*113470*/    OPC_RecordChild2, // #2 = $attr
/*113471*/    OPC_MoveChild2,
/*113472*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*113475*/    OPC_CheckType, MVT::i32,
/*113477*/    OPC_MoveParent,
/*113478*/    OPC_CheckType, MVT::f32,
/*113480*/    OPC_Scope, 15, /*->113497*/ // 2 children in Scope
/*113482*/      OPC_CheckPatternPredicate, 22, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113484*/      OPC_EmitConvertToTarget, 2,
/*113486*/      OPC_EmitConvertToTarget, 1,
/*113488*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*113497*/    /*Scope*/ 15, /*->113513*/
/*113498*/      OPC_CheckPatternPredicate, 23, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113500*/      OPC_EmitConvertToTarget, 2,
/*113502*/      OPC_EmitConvertToTarget, 1,
/*113504*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*113513*/    0, /*End of Scope*/
/*113514*/  /*SwitchOpcode*/ 41, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->113558
/*113517*/    OPC_CaptureGlueInput,
/*113518*/    OPC_RecordChild0, // #0 = $src0
/*113519*/    OPC_CheckChild0Type, MVT::f32,
/*113521*/    OPC_RecordChild1, // #1 = $vsrc
/*113522*/    OPC_CheckChild1Type, MVT::f32,
/*113524*/    OPC_RecordChild2, // #2 = $attrchan
/*113525*/    OPC_MoveChild2,
/*113526*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*113529*/    OPC_CheckType, MVT::i32,
/*113531*/    OPC_MoveParent,
/*113532*/    OPC_RecordChild3, // #3 = $attr
/*113533*/    OPC_MoveChild3,
/*113534*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*113537*/    OPC_CheckType, MVT::i32,
/*113539*/    OPC_MoveParent,
/*113540*/    OPC_CheckType, MVT::f32,
/*113542*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113544*/    OPC_EmitConvertToTarget, 3,
/*113546*/    OPC_EmitConvertToTarget, 2,
/*113548*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*113558*/  /*SwitchOpcode*/ 83|128,5/*723*/, TARGET_VAL(ISD::FDIV),// ->114285
/*113562*/    OPC_Scope, 85|128,1/*213*/, /*->113778*/ // 2 children in Scope
/*113565*/      OPC_MoveChild0,
/*113566*/      OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*113569*/      OPC_CheckPredicate, 55, // Predicate_FP_ONE
/*113571*/      OPC_MoveParent,
/*113572*/      OPC_RecordChild1, // #0 = $src
/*113573*/      OPC_CheckType, MVT::f32,
/*113575*/      OPC_Scope, 66, /*->113643*/ // 3 children in Scope
/*113577*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*113579*/        OPC_EmitInteger, MVT::i32, 1, 
/*113582*/        OPC_EmitInteger, MVT::i32, 0, 
/*113585*/        OPC_EmitInteger, MVT::i32, 0, 
/*113588*/        OPC_EmitInteger, MVT::i32, 0, 
/*113591*/        OPC_EmitInteger, MVT::i32, 0, 
/*113594*/        OPC_EmitInteger, MVT::i32, 0, 
/*113597*/        OPC_EmitInteger, MVT::i32, 0, 
/*113600*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113612*/        OPC_EmitInteger, MVT::i32, 1, 
/*113615*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113618*/        OPC_EmitInteger, MVT::i32, 0, 
/*113621*/        OPC_EmitInteger, MVT::i32, 0, 
/*113624*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*113643*/      /*Scope*/ 66, /*->113710*/
/*113644*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*113646*/        OPC_EmitInteger, MVT::i32, 1, 
/*113649*/        OPC_EmitInteger, MVT::i32, 0, 
/*113652*/        OPC_EmitInteger, MVT::i32, 0, 
/*113655*/        OPC_EmitInteger, MVT::i32, 0, 
/*113658*/        OPC_EmitInteger, MVT::i32, 0, 
/*113661*/        OPC_EmitInteger, MVT::i32, 0, 
/*113664*/        OPC_EmitInteger, MVT::i32, 0, 
/*113667*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113679*/        OPC_EmitInteger, MVT::i32, 1, 
/*113682*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113685*/        OPC_EmitInteger, MVT::i32, 0, 
/*113688*/        OPC_EmitInteger, MVT::i32, 0, 
/*113691*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*113710*/      /*Scope*/ 66, /*->113777*/
/*113711*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*113713*/        OPC_EmitInteger, MVT::i32, 1, 
/*113716*/        OPC_EmitInteger, MVT::i32, 0, 
/*113719*/        OPC_EmitInteger, MVT::i32, 0, 
/*113722*/        OPC_EmitInteger, MVT::i32, 0, 
/*113725*/        OPC_EmitInteger, MVT::i32, 0, 
/*113728*/        OPC_EmitInteger, MVT::i32, 0, 
/*113731*/        OPC_EmitInteger, MVT::i32, 0, 
/*113734*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113746*/        OPC_EmitInteger, MVT::i32, 1, 
/*113749*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113752*/        OPC_EmitInteger, MVT::i32, 0, 
/*113755*/        OPC_EmitInteger, MVT::i32, 0, 
/*113758*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*113777*/      0, /*End of Scope*/
/*113778*/    /*Scope*/ 120|128,3/*504*/, /*->114284*/
/*113780*/      OPC_RecordChild0, // #0 = $src0
/*113781*/      OPC_RecordChild1, // #1 = $src1
/*113782*/      OPC_CheckType, MVT::f32,
/*113784*/      OPC_Scope, 36|128,1/*164*/, /*->113951*/ // 3 children in Scope
/*113787*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*113789*/        OPC_EmitInteger, MVT::i32, 0, 
/*113792*/        OPC_EmitInteger, MVT::i32, 0, 
/*113795*/        OPC_EmitInteger, MVT::i32, 1, 
/*113798*/        OPC_EmitInteger, MVT::i32, 0, 
/*113801*/        OPC_EmitInteger, MVT::i32, 0, 
/*113804*/        OPC_EmitInteger, MVT::i32, 0, 
/*113807*/        OPC_EmitInteger, MVT::i32, 0, 
/*113810*/        OPC_EmitInteger, MVT::i32, 0, 
/*113813*/        OPC_EmitInteger, MVT::i32, 0, 
/*113816*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113828*/        OPC_EmitInteger, MVT::i32, 1, 
/*113831*/        OPC_EmitInteger, MVT::i32, 0, 
/*113834*/        OPC_EmitInteger, MVT::i32, 0, 
/*113837*/        OPC_EmitInteger, MVT::i32, 0, 
/*113840*/        OPC_EmitInteger, MVT::i32, 0, 
/*113843*/        OPC_EmitInteger, MVT::i32, 0, 
/*113846*/        OPC_EmitInteger, MVT::i32, 0, 
/*113849*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113861*/        OPC_EmitInteger, MVT::i32, 1, 
/*113864*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113867*/        OPC_EmitInteger, MVT::i32, 0, 
/*113870*/        OPC_EmitInteger, MVT::i32, 0, 
/*113873*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*113892*/        OPC_EmitInteger, MVT::i32, 0, 
/*113895*/        OPC_EmitInteger, MVT::i32, 0, 
/*113898*/        OPC_EmitInteger, MVT::i32, 0, 
/*113901*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113913*/        OPC_EmitInteger, MVT::i32, 1, 
/*113916*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113919*/        OPC_EmitInteger, MVT::i32, 0, 
/*113922*/        OPC_EmitInteger, MVT::i32, 0, 
/*113925*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*113951*/      /*Scope*/ 36|128,1/*164*/, /*->114117*/
/*113953*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*113955*/        OPC_EmitInteger, MVT::i32, 0, 
/*113958*/        OPC_EmitInteger, MVT::i32, 0, 
/*113961*/        OPC_EmitInteger, MVT::i32, 1, 
/*113964*/        OPC_EmitInteger, MVT::i32, 0, 
/*113967*/        OPC_EmitInteger, MVT::i32, 0, 
/*113970*/        OPC_EmitInteger, MVT::i32, 0, 
/*113973*/        OPC_EmitInteger, MVT::i32, 0, 
/*113976*/        OPC_EmitInteger, MVT::i32, 0, 
/*113979*/        OPC_EmitInteger, MVT::i32, 0, 
/*113982*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113994*/        OPC_EmitInteger, MVT::i32, 1, 
/*113997*/        OPC_EmitInteger, MVT::i32, 0, 
/*114000*/        OPC_EmitInteger, MVT::i32, 0, 
/*114003*/        OPC_EmitInteger, MVT::i32, 0, 
/*114006*/        OPC_EmitInteger, MVT::i32, 0, 
/*114009*/        OPC_EmitInteger, MVT::i32, 0, 
/*114012*/        OPC_EmitInteger, MVT::i32, 0, 
/*114015*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114027*/        OPC_EmitInteger, MVT::i32, 1, 
/*114030*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114033*/        OPC_EmitInteger, MVT::i32, 0, 
/*114036*/        OPC_EmitInteger, MVT::i32, 0, 
/*114039*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*114058*/        OPC_EmitInteger, MVT::i32, 0, 
/*114061*/        OPC_EmitInteger, MVT::i32, 0, 
/*114064*/        OPC_EmitInteger, MVT::i32, 0, 
/*114067*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114079*/        OPC_EmitInteger, MVT::i32, 1, 
/*114082*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114085*/        OPC_EmitInteger, MVT::i32, 0, 
/*114088*/        OPC_EmitInteger, MVT::i32, 0, 
/*114091*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*114117*/      /*Scope*/ 36|128,1/*164*/, /*->114283*/
/*114119*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*114121*/        OPC_EmitInteger, MVT::i32, 0, 
/*114124*/        OPC_EmitInteger, MVT::i32, 0, 
/*114127*/        OPC_EmitInteger, MVT::i32, 1, 
/*114130*/        OPC_EmitInteger, MVT::i32, 0, 
/*114133*/        OPC_EmitInteger, MVT::i32, 0, 
/*114136*/        OPC_EmitInteger, MVT::i32, 0, 
/*114139*/        OPC_EmitInteger, MVT::i32, 0, 
/*114142*/        OPC_EmitInteger, MVT::i32, 0, 
/*114145*/        OPC_EmitInteger, MVT::i32, 0, 
/*114148*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114160*/        OPC_EmitInteger, MVT::i32, 1, 
/*114163*/        OPC_EmitInteger, MVT::i32, 0, 
/*114166*/        OPC_EmitInteger, MVT::i32, 0, 
/*114169*/        OPC_EmitInteger, MVT::i32, 0, 
/*114172*/        OPC_EmitInteger, MVT::i32, 0, 
/*114175*/        OPC_EmitInteger, MVT::i32, 0, 
/*114178*/        OPC_EmitInteger, MVT::i32, 0, 
/*114181*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114193*/        OPC_EmitInteger, MVT::i32, 1, 
/*114196*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114199*/        OPC_EmitInteger, MVT::i32, 0, 
/*114202*/        OPC_EmitInteger, MVT::i32, 0, 
/*114205*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*114224*/        OPC_EmitInteger, MVT::i32, 0, 
/*114227*/        OPC_EmitInteger, MVT::i32, 0, 
/*114230*/        OPC_EmitInteger, MVT::i32, 0, 
/*114233*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114245*/        OPC_EmitInteger, MVT::i32, 1, 
/*114248*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114251*/        OPC_EmitInteger, MVT::i32, 0, 
/*114254*/        OPC_EmitInteger, MVT::i32, 0, 
/*114257*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*114283*/      0, /*End of Scope*/
/*114284*/    0, /*End of Scope*/
/*114285*/  /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->114783
/*114289*/    OPC_Scope, 107|128,1/*235*/, /*->114527*/ // 2 children in Scope
/*114292*/      OPC_MoveChild0,
/*114293*/      OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*114296*/      OPC_RecordChild0, // #0 = $src
/*114297*/      OPC_MoveParent,
/*114298*/      OPC_SwitchType /*2 cases */, 85|128,1/*213*/, MVT::f32,// ->114515
/*114302*/        OPC_Scope, 66, /*->114370*/ // 4 children in Scope
/*114304*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114306*/          OPC_EmitInteger, MVT::i32, 1, 
/*114309*/          OPC_EmitInteger, MVT::i32, 0, 
/*114312*/          OPC_EmitInteger, MVT::i32, 0, 
/*114315*/          OPC_EmitInteger, MVT::i32, 0, 
/*114318*/          OPC_EmitInteger, MVT::i32, 0, 
/*114321*/          OPC_EmitInteger, MVT::i32, 0, 
/*114324*/          OPC_EmitInteger, MVT::i32, 0, 
/*114327*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114339*/          OPC_EmitInteger, MVT::i32, 1, 
/*114342*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114345*/          OPC_EmitInteger, MVT::i32, 0, 
/*114348*/          OPC_EmitInteger, MVT::i32, 0, 
/*114351*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*114370*/        /*Scope*/ 66, /*->114437*/
/*114371*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*114373*/          OPC_EmitInteger, MVT::i32, 1, 
/*114376*/          OPC_EmitInteger, MVT::i32, 0, 
/*114379*/          OPC_EmitInteger, MVT::i32, 0, 
/*114382*/          OPC_EmitInteger, MVT::i32, 0, 
/*114385*/          OPC_EmitInteger, MVT::i32, 0, 
/*114388*/          OPC_EmitInteger, MVT::i32, 0, 
/*114391*/          OPC_EmitInteger, MVT::i32, 0, 
/*114394*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114406*/          OPC_EmitInteger, MVT::i32, 1, 
/*114409*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114412*/          OPC_EmitInteger, MVT::i32, 0, 
/*114415*/          OPC_EmitInteger, MVT::i32, 0, 
/*114418*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*114437*/        /*Scope*/ 66, /*->114504*/
/*114438*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*114440*/          OPC_EmitInteger, MVT::i32, 1, 
/*114443*/          OPC_EmitInteger, MVT::i32, 0, 
/*114446*/          OPC_EmitInteger, MVT::i32, 0, 
/*114449*/          OPC_EmitInteger, MVT::i32, 0, 
/*114452*/          OPC_EmitInteger, MVT::i32, 0, 
/*114455*/          OPC_EmitInteger, MVT::i32, 0, 
/*114458*/          OPC_EmitInteger, MVT::i32, 0, 
/*114461*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114473*/          OPC_EmitInteger, MVT::i32, 1, 
/*114476*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114479*/          OPC_EmitInteger, MVT::i32, 0, 
/*114482*/          OPC_EmitInteger, MVT::i32, 0, 
/*114485*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*114504*/        /*Scope*/ 9, /*->114514*/
/*114505*/          OPC_CheckPatternPredicate, 20, // (TM.Options.UnsafeFPMath)
/*114507*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*114514*/        0, /*End of Scope*/
/*114515*/      /*SwitchType*/ 9, MVT::f64,// ->114526
/*114517*/        OPC_CheckPatternPredicate, 20, // (TM.Options.UnsafeFPMath)
/*114519*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*114526*/      0, // EndSwitchType
/*114527*/    /*Scope*/ 125|128,1/*253*/, /*->114782*/
/*114529*/      OPC_RecordChild0, // #0 = $src0
/*114530*/      OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->114751
/*114534*/        OPC_Scope, 66, /*->114602*/ // 4 children in Scope
/*114536*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114538*/          OPC_EmitInteger, MVT::i32, 1, 
/*114541*/          OPC_EmitInteger, MVT::i32, 0, 
/*114544*/          OPC_EmitInteger, MVT::i32, 0, 
/*114547*/          OPC_EmitInteger, MVT::i32, 0, 
/*114550*/          OPC_EmitInteger, MVT::i32, 0, 
/*114553*/          OPC_EmitInteger, MVT::i32, 0, 
/*114556*/          OPC_EmitInteger, MVT::i32, 0, 
/*114559*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114571*/          OPC_EmitInteger, MVT::i32, 1, 
/*114574*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114577*/          OPC_EmitInteger, MVT::i32, 0, 
/*114580*/          OPC_EmitInteger, MVT::i32, 0, 
/*114583*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*114602*/        /*Scope*/ 66, /*->114669*/
/*114603*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*114605*/          OPC_EmitInteger, MVT::i32, 1, 
/*114608*/          OPC_EmitInteger, MVT::i32, 0, 
/*114611*/          OPC_EmitInteger, MVT::i32, 0, 
/*114614*/          OPC_EmitInteger, MVT::i32, 0, 
/*114617*/          OPC_EmitInteger, MVT::i32, 0, 
/*114620*/          OPC_EmitInteger, MVT::i32, 0, 
/*114623*/          OPC_EmitInteger, MVT::i32, 0, 
/*114626*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114638*/          OPC_EmitInteger, MVT::i32, 1, 
/*114641*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114644*/          OPC_EmitInteger, MVT::i32, 0, 
/*114647*/          OPC_EmitInteger, MVT::i32, 0, 
/*114650*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*114669*/        /*Scope*/ 66, /*->114736*/
/*114670*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*114672*/          OPC_EmitInteger, MVT::i32, 1, 
/*114675*/          OPC_EmitInteger, MVT::i32, 0, 
/*114678*/          OPC_EmitInteger, MVT::i32, 0, 
/*114681*/          OPC_EmitInteger, MVT::i32, 0, 
/*114684*/          OPC_EmitInteger, MVT::i32, 0, 
/*114687*/          OPC_EmitInteger, MVT::i32, 0, 
/*114690*/          OPC_EmitInteger, MVT::i32, 0, 
/*114693*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114705*/          OPC_EmitInteger, MVT::i32, 1, 
/*114708*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114711*/          OPC_EmitInteger, MVT::i32, 0, 
/*114714*/          OPC_EmitInteger, MVT::i32, 0, 
/*114717*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*114736*/        /*Scope*/ 13, /*->114750*/
/*114737*/          OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*114740*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*114750*/        0, /*End of Scope*/
/*114751*/      /*SwitchType*/ 13, MVT::f64,// ->114766
/*114753*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*114756*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*114766*/      /*SwitchType*/ 13, MVT::f16,// ->114781
/*114768*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*114771*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*114781*/      0, // EndSwitchType
/*114782*/    0, /*End of Scope*/
/*114783*/  /*SwitchOpcode*/ 89|128,2/*345*/, TARGET_VAL(ISD::FNEG),// ->115132
/*114787*/    OPC_Scope, 0|128,1/*128*/, /*->114918*/ // 4 children in Scope
/*114790*/      OPC_MoveChild0,
/*114791*/      OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*114794*/      OPC_RecordChild0, // #0 = $src
/*114795*/      OPC_MoveParent,
/*114796*/      OPC_SwitchType /*3 cases */, 25, MVT::f32,// ->114824
/*114799*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114801*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*114808*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*114815*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f32, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32:i1 ?:f32:$src, (S_MOV_B32:i16 2147483648:i32))
/*114824*/      /*SwitchType*/ 23, MVT::f16,// ->114849
/*114826*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114828*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*114833*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*114840*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f16, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 (fabs:f16 f16:f16:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f16:i1 ?:f16:$src, (S_MOV_B32:i16 32768:i32))
/*114849*/      /*SwitchType*/ 66, MVT::f64,// ->114917
/*114851*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114853*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*114856*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114859*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*114867*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114870*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114873*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*114881*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*114888*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*114895*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*114903*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114906*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483648:i32)), sub1:i32)
/*114917*/      0, // EndSwitchType
/*114918*/    /*Scope*/ 6|128,1/*134*/, /*->115054*/
/*114920*/      OPC_RecordChild0, // #0 = $src
/*114921*/      OPC_SwitchType /*3 cases */, 37, MVT::f32,// ->114961
/*114924*/        OPC_Scope, 24, /*->114950*/ // 2 children in Scope
/*114926*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114928*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*114935*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*114942*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483648:i32))
/*114950*/        /*Scope*/ 9, /*->114960*/
/*114951*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*114953*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*114960*/        0, /*End of Scope*/
/*114961*/      /*SwitchType*/ 22, MVT::f16,// ->114985
/*114963*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114965*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*114970*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*114977*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::f16, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 f16:f16:$src) - Complexity = 3
                  // Dst: (V_XOR_B32_e32:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32768:i32))
/*114985*/      /*SwitchType*/ 66, MVT::f64,// ->115053
/*114987*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114989*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*114992*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114995*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*115003*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115006*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115009*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*115017*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*115024*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*115031*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*115039*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115042*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*115053*/      0, // EndSwitchType
/*115054*/    /*Scope*/ 48, /*->115103*/
/*115055*/      OPC_MoveChild0,
/*115056*/      OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*115059*/      OPC_MoveChild0,
/*115060*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*115063*/      OPC_RecordChild0, // #0 = $src
/*115064*/      OPC_CheckChild1Integer, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*115070*/      OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*115072*/      OPC_CheckType, MVT::i32,
/*115074*/      OPC_MoveParent,
/*115075*/      OPC_MoveParent,
/*115076*/      OPC_CheckType, MVT::v2f16,
/*115078*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115080*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*115087*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*115094*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                    MVT::v2f16, MVT::i1, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 (bitconvert:v2f16 (and:i32 i32:i32:$src, 2147450879:i32)<<P:Predicate_and_oneuse>>)) - Complexity = 15
                // Dst: (S_OR_B32:v2f16:i1 (S_MOV_B32:i16 2147516416:i32), ?:i32:$src)
/*115103*/    /*Scope*/ 27, /*->115131*/
/*115104*/      OPC_RecordChild0, // #0 = $src
/*115105*/      OPC_CheckType, MVT::v2f16,
/*115107*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115109*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*115116*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*115123*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_XOR_B32_e64:v2f16 (S_MOV_B32:i16 2147516416:i32), ?:v2f16:$src)
/*115131*/    0, /*End of Scope*/
/*115132*/  /*SwitchOpcode*/ 97, TARGET_VAL(ISD::ConstantFP),// ->115232
/*115135*/    OPC_RecordNode, // #0 = $imm
/*115136*/    OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->115181
/*115139*/      OPC_Scope, 14, /*->115155*/ // 3 children in Scope
/*115141*/        OPC_CheckPredicate, 71, // Predicate_anonymous_1762
/*115143*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115145*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*115148*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1762>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*115155*/      /*Scope*/ 12, /*->115168*/
/*115156*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115158*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*115161*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*115168*/      /*Scope*/ 11, /*->115180*/
/*115169*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115171*/        OPC_EmitConvertToTarget, 0,
/*115173*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$val - Complexity = 3
                  // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*115180*/      0, /*End of Scope*/
/*115181*/    /*SwitchType*/ 30, MVT::f16,// ->115213
/*115183*/      OPC_Scope, 14, /*->115199*/ // 2 children in Scope
/*115185*/        OPC_CheckPredicate, 71, // Predicate_anonymous_1765
/*115187*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115189*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*115192*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16)<<P:Predicate_anonymous_1765>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f16 (bitcast_fpimm_to_i32:f16 ?:f16:$imm))
/*115199*/      /*Scope*/ 12, /*->115212*/
/*115200*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115202*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*115205*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f16 (bitcast_fpimm_to_i32:i32 ?:f16:$imm))
/*115212*/      0, /*End of Scope*/
/*115213*/    /*SwitchType*/ 16, MVT::f64,// ->115231
/*115215*/      OPC_CheckPredicate, 72, // Predicate_anonymous_1774
/*115217*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115219*/      OPC_EmitConvertToTarget, 0,
/*115221*/      OPC_EmitNodeXForm, 9, 1, // bitcast_fpimm_to_i64
/*115224*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1774>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1775>>:$imm))
/*115231*/    0, // EndSwitchType
/*115232*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMUL),// ->115540
/*115236*/    OPC_RecordChild0, // #0 = $src0
/*115237*/    OPC_RecordChild1, // #1 = $src1
/*115238*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->115383
/*115242*/      OPC_Scope, 100, /*->115344*/ // 3 children in Scope
/*115244*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115246*/        OPC_EmitInteger, MVT::i32, 0, 
/*115249*/        OPC_EmitInteger, MVT::i32, 0, 
/*115252*/        OPC_EmitInteger, MVT::i32, 1, 
/*115255*/        OPC_EmitInteger, MVT::i32, 0, 
/*115258*/        OPC_EmitInteger, MVT::i32, 0, 
/*115261*/        OPC_EmitInteger, MVT::i32, 0, 
/*115264*/        OPC_EmitInteger, MVT::i32, 0, 
/*115267*/        OPC_EmitInteger, MVT::i32, 0, 
/*115270*/        OPC_EmitInteger, MVT::i32, 0, 
/*115273*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115285*/        OPC_EmitInteger, MVT::i32, 0, 
/*115288*/        OPC_EmitInteger, MVT::i32, 0, 
/*115291*/        OPC_EmitInteger, MVT::i32, 0, 
/*115294*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115306*/        OPC_EmitInteger, MVT::i32, 1, 
/*115309*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115312*/        OPC_EmitInteger, MVT::i32, 0, 
/*115315*/        OPC_EmitInteger, MVT::i32, 0, 
/*115318*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*115344*/      /*Scope*/ 18, /*->115363*/
/*115345*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115348*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115351*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115363*/      /*Scope*/ 18, /*->115382*/
/*115364*/        OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*115367*/        OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*115370*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115382*/      0, /*End of Scope*/
/*115383*/    /*SwitchType*/ 40, MVT::f16,// ->115425
/*115385*/      OPC_Scope, 18, /*->115405*/ // 2 children in Scope
/*115387*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115390*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115393*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115405*/      /*Scope*/ 18, /*->115424*/
/*115406*/        OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*115409*/        OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*115412*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115424*/      0, /*End of Scope*/
/*115425*/    /*SwitchType*/ 40, MVT::f64,// ->115467
/*115427*/      OPC_Scope, 18, /*->115447*/ // 2 children in Scope
/*115429*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115432*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115435*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115447*/      /*Scope*/ 18, /*->115466*/
/*115448*/        OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*115451*/        OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*115454*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115466*/      0, /*End of Scope*/
/*115467*/    /*SwitchType*/ 70, MVT::v2f16,// ->115539
/*115469*/      OPC_Scope, 33, /*->115504*/ // 2 children in Scope
/*115471*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*115474*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*115477*/        OPC_EmitInteger, MVT::i32, 0, 
/*115480*/        OPC_EmitInteger, MVT::i32, 0, 
/*115483*/        OPC_EmitInteger, MVT::i32, 0, 
/*115486*/        OPC_EmitInteger, MVT::i32, 0, 
/*115489*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*115504*/      /*Scope*/ 33, /*->115538*/
/*115505*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*115508*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*115511*/        OPC_EmitInteger, MVT::i32, 0, 
/*115514*/        OPC_EmitInteger, MVT::i32, 0, 
/*115517*/        OPC_EmitInteger, MVT::i32, 0, 
/*115520*/        OPC_EmitInteger, MVT::i32, 0, 
/*115523*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*115538*/      0, /*End of Scope*/
/*115539*/    0, // EndSwitchType
/*115540*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->115669
/*115543*/    OPC_RecordChild0, // #0 = $src0
/*115544*/    OPC_RecordChild1, // #1 = $src1
/*115545*/    OPC_CheckType, MVT::f32,
/*115547*/    OPC_Scope, 100, /*->115649*/ // 2 children in Scope
/*115549*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115551*/      OPC_EmitInteger, MVT::i32, 0, 
/*115554*/      OPC_EmitInteger, MVT::i32, 0, 
/*115557*/      OPC_EmitInteger, MVT::i32, 1, 
/*115560*/      OPC_EmitInteger, MVT::i32, 0, 
/*115563*/      OPC_EmitInteger, MVT::i32, 0, 
/*115566*/      OPC_EmitInteger, MVT::i32, 0, 
/*115569*/      OPC_EmitInteger, MVT::i32, 0, 
/*115572*/      OPC_EmitInteger, MVT::i32, 0, 
/*115575*/      OPC_EmitInteger, MVT::i32, 0, 
/*115578*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115590*/      OPC_EmitInteger, MVT::i32, 0, 
/*115593*/      OPC_EmitInteger, MVT::i32, 0, 
/*115596*/      OPC_EmitInteger, MVT::i32, 0, 
/*115599*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115611*/      OPC_EmitInteger, MVT::i32, 1, 
/*115614*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115617*/      OPC_EmitInteger, MVT::i32, 0, 
/*115620*/      OPC_EmitInteger, MVT::i32, 0, 
/*115623*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*115649*/    /*Scope*/ 18, /*->115668*/
/*115650*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115653*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115656*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115668*/    0, /*End of Scope*/
/*115669*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->115798
/*115672*/    OPC_RecordChild0, // #0 = $src0
/*115673*/    OPC_RecordChild1, // #1 = $src1
/*115674*/    OPC_CheckType, MVT::f32,
/*115676*/    OPC_Scope, 100, /*->115778*/ // 2 children in Scope
/*115678*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115680*/      OPC_EmitInteger, MVT::i32, 0, 
/*115683*/      OPC_EmitInteger, MVT::i32, 0, 
/*115686*/      OPC_EmitInteger, MVT::i32, 1, 
/*115689*/      OPC_EmitInteger, MVT::i32, 0, 
/*115692*/      OPC_EmitInteger, MVT::i32, 0, 
/*115695*/      OPC_EmitInteger, MVT::i32, 0, 
/*115698*/      OPC_EmitInteger, MVT::i32, 0, 
/*115701*/      OPC_EmitInteger, MVT::i32, 0, 
/*115704*/      OPC_EmitInteger, MVT::i32, 0, 
/*115707*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115719*/      OPC_EmitInteger, MVT::i32, 0, 
/*115722*/      OPC_EmitInteger, MVT::i32, 0, 
/*115725*/      OPC_EmitInteger, MVT::i32, 0, 
/*115728*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115740*/      OPC_EmitInteger, MVT::i32, 1, 
/*115743*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115746*/      OPC_EmitInteger, MVT::i32, 0, 
/*115749*/      OPC_EmitInteger, MVT::i32, 0, 
/*115752*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*115778*/    /*Scope*/ 18, /*->115797*/
/*115779*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115782*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115785*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115797*/    0, /*End of Scope*/
/*115798*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMINNUM),// ->116106
/*115802*/    OPC_RecordChild0, // #0 = $src0
/*115803*/    OPC_RecordChild1, // #1 = $src1
/*115804*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->115949
/*115808*/      OPC_Scope, 100, /*->115910*/ // 3 children in Scope
/*115810*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115812*/        OPC_EmitInteger, MVT::i32, 0, 
/*115815*/        OPC_EmitInteger, MVT::i32, 0, 
/*115818*/        OPC_EmitInteger, MVT::i32, 1, 
/*115821*/        OPC_EmitInteger, MVT::i32, 0, 
/*115824*/        OPC_EmitInteger, MVT::i32, 0, 
/*115827*/        OPC_EmitInteger, MVT::i32, 0, 
/*115830*/        OPC_EmitInteger, MVT::i32, 0, 
/*115833*/        OPC_EmitInteger, MVT::i32, 0, 
/*115836*/        OPC_EmitInteger, MVT::i32, 0, 
/*115839*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115851*/        OPC_EmitInteger, MVT::i32, 0, 
/*115854*/        OPC_EmitInteger, MVT::i32, 0, 
/*115857*/        OPC_EmitInteger, MVT::i32, 0, 
/*115860*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115872*/        OPC_EmitInteger, MVT::i32, 1, 
/*115875*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115878*/        OPC_EmitInteger, MVT::i32, 0, 
/*115881*/        OPC_EmitInteger, MVT::i32, 0, 
/*115884*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*115910*/      /*Scope*/ 18, /*->115929*/
/*115911*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115914*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115917*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115929*/      /*Scope*/ 18, /*->115948*/
/*115930*/        OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*115933*/        OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*115936*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115948*/      0, /*End of Scope*/
/*115949*/    /*SwitchType*/ 40, MVT::f16,// ->115991
/*115951*/      OPC_Scope, 18, /*->115971*/ // 2 children in Scope
/*115953*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115956*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115959*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115971*/      /*Scope*/ 18, /*->115990*/
/*115972*/        OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*115975*/        OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*115978*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115990*/      0, /*End of Scope*/
/*115991*/    /*SwitchType*/ 40, MVT::f64,// ->116033
/*115993*/      OPC_Scope, 18, /*->116013*/ // 2 children in Scope
/*115995*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115998*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*116001*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*116013*/      /*Scope*/ 18, /*->116032*/
/*116014*/        OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*116017*/        OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*116020*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*116032*/      0, /*End of Scope*/
/*116033*/    /*SwitchType*/ 70, MVT::v2f16,// ->116105
/*116035*/      OPC_Scope, 33, /*->116070*/ // 2 children in Scope
/*116037*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*116040*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*116043*/        OPC_EmitInteger, MVT::i32, 0, 
/*116046*/        OPC_EmitInteger, MVT::i32, 0, 
/*116049*/        OPC_EmitInteger, MVT::i32, 0, 
/*116052*/        OPC_EmitInteger, MVT::i32, 0, 
/*116055*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*116070*/      /*Scope*/ 33, /*->116104*/
/*116071*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*116074*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*116077*/        OPC_EmitInteger, MVT::i32, 0, 
/*116080*/        OPC_EmitInteger, MVT::i32, 0, 
/*116083*/        OPC_EmitInteger, MVT::i32, 0, 
/*116086*/        OPC_EmitInteger, MVT::i32, 0, 
/*116089*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*116104*/      0, /*End of Scope*/
/*116105*/    0, // EndSwitchType
/*116106*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::FRACT),// ->116227
/*116109*/    OPC_RecordChild0, // #0 = $src0
/*116110*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->116196
/*116113*/      OPC_Scope, 66, /*->116181*/ // 2 children in Scope
/*116115*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116117*/        OPC_EmitInteger, MVT::i32, 1, 
/*116120*/        OPC_EmitInteger, MVT::i32, 0, 
/*116123*/        OPC_EmitInteger, MVT::i32, 0, 
/*116126*/        OPC_EmitInteger, MVT::i32, 0, 
/*116129*/        OPC_EmitInteger, MVT::i32, 0, 
/*116132*/        OPC_EmitInteger, MVT::i32, 0, 
/*116135*/        OPC_EmitInteger, MVT::i32, 0, 
/*116138*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116150*/        OPC_EmitInteger, MVT::i32, 1, 
/*116153*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116156*/        OPC_EmitInteger, MVT::i32, 0, 
/*116159*/        OPC_EmitInteger, MVT::i32, 0, 
/*116162*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FRACT), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*116181*/      /*Scope*/ 13, /*->116195*/
/*116182*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116185*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116195*/      0, /*End of Scope*/
/*116196*/    /*SwitchType*/ 13, MVT::f64,// ->116211
/*116198*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116201*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116211*/    /*SwitchType*/ 13, MVT::f16,// ->116226
/*116213*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116216*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116226*/    0, // EndSwitchType
/*116227*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FTRUNC),// ->116348
/*116230*/    OPC_RecordChild0, // #0 = $src0
/*116231*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->116317
/*116234*/      OPC_Scope, 66, /*->116302*/ // 2 children in Scope
/*116236*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116238*/        OPC_EmitInteger, MVT::i32, 1, 
/*116241*/        OPC_EmitInteger, MVT::i32, 0, 
/*116244*/        OPC_EmitInteger, MVT::i32, 0, 
/*116247*/        OPC_EmitInteger, MVT::i32, 0, 
/*116250*/        OPC_EmitInteger, MVT::i32, 0, 
/*116253*/        OPC_EmitInteger, MVT::i32, 0, 
/*116256*/        OPC_EmitInteger, MVT::i32, 0, 
/*116259*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116271*/        OPC_EmitInteger, MVT::i32, 1, 
/*116274*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116277*/        OPC_EmitInteger, MVT::i32, 0, 
/*116280*/        OPC_EmitInteger, MVT::i32, 0, 
/*116283*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TRUNC), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*116302*/      /*Scope*/ 13, /*->116316*/
/*116303*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116306*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116316*/      0, /*End of Scope*/
/*116317*/    /*SwitchType*/ 13, MVT::f64,// ->116332
/*116319*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116322*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116332*/    /*SwitchType*/ 13, MVT::f16,// ->116347
/*116334*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116337*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116347*/    0, // EndSwitchType
/*116348*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FCEIL),// ->116469
/*116351*/    OPC_RecordChild0, // #0 = $src0
/*116352*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->116438
/*116355*/      OPC_Scope, 66, /*->116423*/ // 2 children in Scope
/*116357*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116359*/        OPC_EmitInteger, MVT::i32, 1, 
/*116362*/        OPC_EmitInteger, MVT::i32, 0, 
/*116365*/        OPC_EmitInteger, MVT::i32, 0, 
/*116368*/        OPC_EmitInteger, MVT::i32, 0, 
/*116371*/        OPC_EmitInteger, MVT::i32, 0, 
/*116374*/        OPC_EmitInteger, MVT::i32, 0, 
/*116377*/        OPC_EmitInteger, MVT::i32, 0, 
/*116380*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116392*/        OPC_EmitInteger, MVT::i32, 1, 
/*116395*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116398*/        OPC_EmitInteger, MVT::i32, 0, 
/*116401*/        OPC_EmitInteger, MVT::i32, 0, 
/*116404*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CEIL), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*116423*/      /*Scope*/ 13, /*->116437*/
/*116424*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116427*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116437*/      0, /*End of Scope*/
/*116438*/    /*SwitchType*/ 13, MVT::f64,// ->116453
/*116440*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116443*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116453*/    /*SwitchType*/ 13, MVT::f16,// ->116468
/*116455*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116458*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116468*/    0, // EndSwitchType
/*116469*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FRINT),// ->116590
/*116472*/    OPC_RecordChild0, // #0 = $src0
/*116473*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->116559
/*116476*/      OPC_Scope, 66, /*->116544*/ // 2 children in Scope
/*116478*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116480*/        OPC_EmitInteger, MVT::i32, 1, 
/*116483*/        OPC_EmitInteger, MVT::i32, 0, 
/*116486*/        OPC_EmitInteger, MVT::i32, 0, 
/*116489*/        OPC_EmitInteger, MVT::i32, 0, 
/*116492*/        OPC_EmitInteger, MVT::i32, 0, 
/*116495*/        OPC_EmitInteger, MVT::i32, 0, 
/*116498*/        OPC_EmitInteger, MVT::i32, 0, 
/*116501*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116513*/        OPC_EmitInteger, MVT::i32, 1, 
/*116516*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116519*/        OPC_EmitInteger, MVT::i32, 0, 
/*116522*/        OPC_EmitInteger, MVT::i32, 0, 
/*116525*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RNDNE), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*116544*/      /*Scope*/ 13, /*->116558*/
/*116545*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116548*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116558*/      0, /*End of Scope*/
/*116559*/    /*SwitchType*/ 13, MVT::f64,// ->116574
/*116561*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116564*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116574*/    /*SwitchType*/ 13, MVT::f16,// ->116589
/*116576*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116579*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116589*/    0, // EndSwitchType
/*116590*/  /*SwitchOpcode*/ 90|128,2/*346*/, TARGET_VAL(AMDGPUISD::DOT4),// ->116940
/*116594*/    OPC_RecordChild0, // #0 = $src0_X
/*116595*/    OPC_RecordChild1, // #1 = $src1_X
/*116596*/    OPC_RecordChild2, // #2 = $src0_Y
/*116597*/    OPC_RecordChild3, // #3 = $src1_Y
/*116598*/    OPC_RecordChild4, // #4 = $src0_Z
/*116599*/    OPC_RecordChild5, // #5 = $src1_Z
/*116600*/    OPC_RecordChild6, // #6 = $src0_W
/*116601*/    OPC_RecordChild7, // #7 = $src1_W
/*116602*/    OPC_CheckType, MVT::f32,
/*116604*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116606*/    OPC_EmitInteger, MVT::i32, 0, 
/*116609*/    OPC_EmitInteger, MVT::i32, 0, 
/*116612*/    OPC_EmitInteger, MVT::i32, 1, 
/*116615*/    OPC_EmitInteger, MVT::i32, 0, 
/*116618*/    OPC_EmitInteger, MVT::i32, 0, 
/*116621*/    OPC_EmitInteger, MVT::i32, 0, 
/*116624*/    OPC_EmitInteger, MVT::i32, 0, 
/*116627*/    OPC_EmitInteger, MVT::i32, 0, 
/*116630*/    OPC_EmitInteger, MVT::i32, 0, 
/*116633*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116645*/    OPC_EmitInteger, MVT::i32, 0, 
/*116648*/    OPC_EmitInteger, MVT::i32, 0, 
/*116651*/    OPC_EmitInteger, MVT::i32, 0, 
/*116654*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116666*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116669*/    OPC_EmitInteger, MVT::i32, 0, 
/*116672*/    OPC_EmitInteger, MVT::i32, 0, 
/*116675*/    OPC_EmitInteger, MVT::i32, 1, 
/*116678*/    OPC_EmitInteger, MVT::i32, 0, 
/*116681*/    OPC_EmitInteger, MVT::i32, 0, 
/*116684*/    OPC_EmitInteger, MVT::i32, 0, 
/*116687*/    OPC_EmitInteger, MVT::i32, 0, 
/*116690*/    OPC_EmitInteger, MVT::i32, 0, 
/*116693*/    OPC_EmitInteger, MVT::i32, 0, 
/*116696*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116708*/    OPC_EmitInteger, MVT::i32, 0, 
/*116711*/    OPC_EmitInteger, MVT::i32, 0, 
/*116714*/    OPC_EmitInteger, MVT::i32, 0, 
/*116717*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116729*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116732*/    OPC_EmitInteger, MVT::i32, 0, 
/*116735*/    OPC_EmitInteger, MVT::i32, 0, 
/*116738*/    OPC_EmitInteger, MVT::i32, 1, 
/*116741*/    OPC_EmitInteger, MVT::i32, 0, 
/*116744*/    OPC_EmitInteger, MVT::i32, 0, 
/*116747*/    OPC_EmitInteger, MVT::i32, 0, 
/*116750*/    OPC_EmitInteger, MVT::i32, 0, 
/*116753*/    OPC_EmitInteger, MVT::i32, 0, 
/*116756*/    OPC_EmitInteger, MVT::i32, 0, 
/*116759*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116771*/    OPC_EmitInteger, MVT::i32, 0, 
/*116774*/    OPC_EmitInteger, MVT::i32, 0, 
/*116777*/    OPC_EmitInteger, MVT::i32, 0, 
/*116780*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116792*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116795*/    OPC_EmitInteger, MVT::i32, 0, 
/*116798*/    OPC_EmitInteger, MVT::i32, 0, 
/*116801*/    OPC_EmitInteger, MVT::i32, 1, 
/*116804*/    OPC_EmitInteger, MVT::i32, 0, 
/*116807*/    OPC_EmitInteger, MVT::i32, 0, 
/*116810*/    OPC_EmitInteger, MVT::i32, 0, 
/*116813*/    OPC_EmitInteger, MVT::i32, 0, 
/*116816*/    OPC_EmitInteger, MVT::i32, 0, 
/*116819*/    OPC_EmitInteger, MVT::i32, 0, 
/*116822*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116834*/    OPC_EmitInteger, MVT::i32, 0, 
/*116837*/    OPC_EmitInteger, MVT::i32, 0, 
/*116840*/    OPC_EmitInteger, MVT::i32, 0, 
/*116843*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116855*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116858*/    OPC_EmitInteger, MVT::i32, 0, 
/*116861*/    OPC_EmitInteger, MVT::i32, 0, 
/*116864*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DOT_4), 0,
                  MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*116940*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FEXP2),// ->117182
/*116944*/    OPC_RecordChild0, // #0 = $src0
/*116945*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->117166
/*116949*/      OPC_Scope, 66, /*->117017*/ // 4 children in Scope
/*116951*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*116953*/        OPC_EmitInteger, MVT::i32, 1, 
/*116956*/        OPC_EmitInteger, MVT::i32, 0, 
/*116959*/        OPC_EmitInteger, MVT::i32, 0, 
/*116962*/        OPC_EmitInteger, MVT::i32, 0, 
/*116965*/        OPC_EmitInteger, MVT::i32, 0, 
/*116968*/        OPC_EmitInteger, MVT::i32, 0, 
/*116971*/        OPC_EmitInteger, MVT::i32, 0, 
/*116974*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116986*/        OPC_EmitInteger, MVT::i32, 1, 
/*116989*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116992*/        OPC_EmitInteger, MVT::i32, 0, 
/*116995*/        OPC_EmitInteger, MVT::i32, 0, 
/*116998*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*117017*/      /*Scope*/ 66, /*->117084*/
/*117018*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*117020*/        OPC_EmitInteger, MVT::i32, 1, 
/*117023*/        OPC_EmitInteger, MVT::i32, 0, 
/*117026*/        OPC_EmitInteger, MVT::i32, 0, 
/*117029*/        OPC_EmitInteger, MVT::i32, 0, 
/*117032*/        OPC_EmitInteger, MVT::i32, 0, 
/*117035*/        OPC_EmitInteger, MVT::i32, 0, 
/*117038*/        OPC_EmitInteger, MVT::i32, 0, 
/*117041*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117053*/        OPC_EmitInteger, MVT::i32, 1, 
/*117056*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117059*/        OPC_EmitInteger, MVT::i32, 0, 
/*117062*/        OPC_EmitInteger, MVT::i32, 0, 
/*117065*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*117084*/      /*Scope*/ 66, /*->117151*/
/*117085*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*117087*/        OPC_EmitInteger, MVT::i32, 1, 
/*117090*/        OPC_EmitInteger, MVT::i32, 0, 
/*117093*/        OPC_EmitInteger, MVT::i32, 0, 
/*117096*/        OPC_EmitInteger, MVT::i32, 0, 
/*117099*/        OPC_EmitInteger, MVT::i32, 0, 
/*117102*/        OPC_EmitInteger, MVT::i32, 0, 
/*117105*/        OPC_EmitInteger, MVT::i32, 0, 
/*117108*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117120*/        OPC_EmitInteger, MVT::i32, 1, 
/*117123*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117126*/        OPC_EmitInteger, MVT::i32, 0, 
/*117129*/        OPC_EmitInteger, MVT::i32, 0, 
/*117132*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*117151*/      /*Scope*/ 13, /*->117165*/
/*117152*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117155*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117165*/      0, /*End of Scope*/
/*117166*/    /*SwitchType*/ 13, MVT::f16,// ->117181
/*117168*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117171*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117181*/    0, // EndSwitchType
/*117182*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FLOG2),// ->117424
/*117186*/    OPC_RecordChild0, // #0 = $src0
/*117187*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->117408
/*117191*/      OPC_Scope, 66, /*->117259*/ // 4 children in Scope
/*117193*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*117195*/        OPC_EmitInteger, MVT::i32, 1, 
/*117198*/        OPC_EmitInteger, MVT::i32, 0, 
/*117201*/        OPC_EmitInteger, MVT::i32, 0, 
/*117204*/        OPC_EmitInteger, MVT::i32, 0, 
/*117207*/        OPC_EmitInteger, MVT::i32, 0, 
/*117210*/        OPC_EmitInteger, MVT::i32, 0, 
/*117213*/        OPC_EmitInteger, MVT::i32, 0, 
/*117216*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117228*/        OPC_EmitInteger, MVT::i32, 1, 
/*117231*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117234*/        OPC_EmitInteger, MVT::i32, 0, 
/*117237*/        OPC_EmitInteger, MVT::i32, 0, 
/*117240*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*117259*/      /*Scope*/ 66, /*->117326*/
/*117260*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*117262*/        OPC_EmitInteger, MVT::i32, 1, 
/*117265*/        OPC_EmitInteger, MVT::i32, 0, 
/*117268*/        OPC_EmitInteger, MVT::i32, 0, 
/*117271*/        OPC_EmitInteger, MVT::i32, 0, 
/*117274*/        OPC_EmitInteger, MVT::i32, 0, 
/*117277*/        OPC_EmitInteger, MVT::i32, 0, 
/*117280*/        OPC_EmitInteger, MVT::i32, 0, 
/*117283*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117295*/        OPC_EmitInteger, MVT::i32, 1, 
/*117298*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117301*/        OPC_EmitInteger, MVT::i32, 0, 
/*117304*/        OPC_EmitInteger, MVT::i32, 0, 
/*117307*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*117326*/      /*Scope*/ 66, /*->117393*/
/*117327*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*117329*/        OPC_EmitInteger, MVT::i32, 1, 
/*117332*/        OPC_EmitInteger, MVT::i32, 0, 
/*117335*/        OPC_EmitInteger, MVT::i32, 0, 
/*117338*/        OPC_EmitInteger, MVT::i32, 0, 
/*117341*/        OPC_EmitInteger, MVT::i32, 0, 
/*117344*/        OPC_EmitInteger, MVT::i32, 0, 
/*117347*/        OPC_EmitInteger, MVT::i32, 0, 
/*117350*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117362*/        OPC_EmitInteger, MVT::i32, 1, 
/*117365*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117368*/        OPC_EmitInteger, MVT::i32, 0, 
/*117371*/        OPC_EmitInteger, MVT::i32, 0, 
/*117374*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*117393*/      /*Scope*/ 13, /*->117407*/
/*117394*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117397*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117407*/      0, /*End of Scope*/
/*117408*/    /*SwitchType*/ 13, MVT::f16,// ->117423
/*117410*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117413*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117423*/    0, // EndSwitchType
/*117424*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMP),// ->117666
/*117428*/    OPC_RecordChild0, // #0 = $src0
/*117429*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->117650
/*117433*/      OPC_Scope, 66, /*->117501*/ // 4 children in Scope
/*117435*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*117437*/        OPC_EmitInteger, MVT::i32, 1, 
/*117440*/        OPC_EmitInteger, MVT::i32, 0, 
/*117443*/        OPC_EmitInteger, MVT::i32, 0, 
/*117446*/        OPC_EmitInteger, MVT::i32, 0, 
/*117449*/        OPC_EmitInteger, MVT::i32, 0, 
/*117452*/        OPC_EmitInteger, MVT::i32, 0, 
/*117455*/        OPC_EmitInteger, MVT::i32, 0, 
/*117458*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117470*/        OPC_EmitInteger, MVT::i32, 1, 
/*117473*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117476*/        OPC_EmitInteger, MVT::i32, 0, 
/*117479*/        OPC_EmitInteger, MVT::i32, 0, 
/*117482*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*117501*/      /*Scope*/ 66, /*->117568*/
/*117502*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*117504*/        OPC_EmitInteger, MVT::i32, 1, 
/*117507*/        OPC_EmitInteger, MVT::i32, 0, 
/*117510*/        OPC_EmitInteger, MVT::i32, 0, 
/*117513*/        OPC_EmitInteger, MVT::i32, 0, 
/*117516*/        OPC_EmitInteger, MVT::i32, 0, 
/*117519*/        OPC_EmitInteger, MVT::i32, 0, 
/*117522*/        OPC_EmitInteger, MVT::i32, 0, 
/*117525*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117537*/        OPC_EmitInteger, MVT::i32, 1, 
/*117540*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117543*/        OPC_EmitInteger, MVT::i32, 0, 
/*117546*/        OPC_EmitInteger, MVT::i32, 0, 
/*117549*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*117568*/      /*Scope*/ 66, /*->117635*/
/*117569*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*117571*/        OPC_EmitInteger, MVT::i32, 1, 
/*117574*/        OPC_EmitInteger, MVT::i32, 0, 
/*117577*/        OPC_EmitInteger, MVT::i32, 0, 
/*117580*/        OPC_EmitInteger, MVT::i32, 0, 
/*117583*/        OPC_EmitInteger, MVT::i32, 0, 
/*117586*/        OPC_EmitInteger, MVT::i32, 0, 
/*117589*/        OPC_EmitInteger, MVT::i32, 0, 
/*117592*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117604*/        OPC_EmitInteger, MVT::i32, 1, 
/*117607*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117610*/        OPC_EmitInteger, MVT::i32, 0, 
/*117613*/        OPC_EmitInteger, MVT::i32, 0, 
/*117616*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*117635*/      /*Scope*/ 13, /*->117649*/
/*117636*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117639*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117649*/      0, /*End of Scope*/
/*117650*/    /*SwitchType*/ 13, MVT::f64,// ->117665
/*117652*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117655*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117665*/    0, // EndSwitchType
/*117666*/  /*SwitchOpcode*/ 125|128,1/*253*/, TARGET_VAL(AMDGPUISD::RSQ),// ->117923
/*117670*/    OPC_RecordChild0, // #0 = $src0
/*117671*/    OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->117892
/*117675*/      OPC_Scope, 66, /*->117743*/ // 4 children in Scope
/*117677*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*117679*/        OPC_EmitInteger, MVT::i32, 1, 
/*117682*/        OPC_EmitInteger, MVT::i32, 0, 
/*117685*/        OPC_EmitInteger, MVT::i32, 0, 
/*117688*/        OPC_EmitInteger, MVT::i32, 0, 
/*117691*/        OPC_EmitInteger, MVT::i32, 0, 
/*117694*/        OPC_EmitInteger, MVT::i32, 0, 
/*117697*/        OPC_EmitInteger, MVT::i32, 0, 
/*117700*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117712*/        OPC_EmitInteger, MVT::i32, 1, 
/*117715*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117718*/        OPC_EmitInteger, MVT::i32, 0, 
/*117721*/        OPC_EmitInteger, MVT::i32, 0, 
/*117724*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*117743*/      /*Scope*/ 66, /*->117810*/
/*117744*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*117746*/        OPC_EmitInteger, MVT::i32, 1, 
/*117749*/        OPC_EmitInteger, MVT::i32, 0, 
/*117752*/        OPC_EmitInteger, MVT::i32, 0, 
/*117755*/        OPC_EmitInteger, MVT::i32, 0, 
/*117758*/        OPC_EmitInteger, MVT::i32, 0, 
/*117761*/        OPC_EmitInteger, MVT::i32, 0, 
/*117764*/        OPC_EmitInteger, MVT::i32, 0, 
/*117767*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117779*/        OPC_EmitInteger, MVT::i32, 1, 
/*117782*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117785*/        OPC_EmitInteger, MVT::i32, 0, 
/*117788*/        OPC_EmitInteger, MVT::i32, 0, 
/*117791*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*117810*/      /*Scope*/ 66, /*->117877*/
/*117811*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*117813*/        OPC_EmitInteger, MVT::i32, 1, 
/*117816*/        OPC_EmitInteger, MVT::i32, 0, 
/*117819*/        OPC_EmitInteger, MVT::i32, 0, 
/*117822*/        OPC_EmitInteger, MVT::i32, 0, 
/*117825*/        OPC_EmitInteger, MVT::i32, 0, 
/*117828*/        OPC_EmitInteger, MVT::i32, 0, 
/*117831*/        OPC_EmitInteger, MVT::i32, 0, 
/*117834*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117846*/        OPC_EmitInteger, MVT::i32, 1, 
/*117849*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117852*/        OPC_EmitInteger, MVT::i32, 0, 
/*117855*/        OPC_EmitInteger, MVT::i32, 0, 
/*117858*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*117877*/      /*Scope*/ 13, /*->117891*/
/*117878*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117881*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117891*/      0, /*End of Scope*/
/*117892*/    /*SwitchType*/ 13, MVT::f64,// ->117907
/*117894*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117897*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117907*/    /*SwitchType*/ 13, MVT::f16,// ->117922
/*117909*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117912*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117922*/    0, // EndSwitchType
/*117923*/  /*SwitchOpcode*/ 17|128,2/*273*/, TARGET_VAL(ISD::SINT_TO_FP),// ->118200
/*117927*/    OPC_RecordChild0, // #0 = $src0
/*117928*/    OPC_Scope, 60|128,1/*188*/, /*->118119*/ // 3 children in Scope
/*117931*/      OPC_CheckChild0Type, MVT::i32,
/*117933*/      OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::f32,// ->118086
/*117937*/        OPC_Scope, 66, /*->118005*/ // 3 children in Scope
/*117939*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*117941*/          OPC_EmitInteger, MVT::i32, 1, 
/*117944*/          OPC_EmitInteger, MVT::i32, 0, 
/*117947*/          OPC_EmitInteger, MVT::i32, 0, 
/*117950*/          OPC_EmitInteger, MVT::i32, 0, 
/*117953*/          OPC_EmitInteger, MVT::i32, 0, 
/*117956*/          OPC_EmitInteger, MVT::i32, 0, 
/*117959*/          OPC_EmitInteger, MVT::i32, 0, 
/*117962*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117974*/          OPC_EmitInteger, MVT::i32, 1, 
/*117977*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117980*/          OPC_EmitInteger, MVT::i32, 0, 
/*117983*/          OPC_EmitInteger, MVT::i32, 0, 
/*117986*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*118005*/        /*Scope*/ 66, /*->118072*/
/*118006*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*118008*/          OPC_EmitInteger, MVT::i32, 1, 
/*118011*/          OPC_EmitInteger, MVT::i32, 0, 
/*118014*/          OPC_EmitInteger, MVT::i32, 0, 
/*118017*/          OPC_EmitInteger, MVT::i32, 0, 
/*118020*/          OPC_EmitInteger, MVT::i32, 0, 
/*118023*/          OPC_EmitInteger, MVT::i32, 0, 
/*118026*/          OPC_EmitInteger, MVT::i32, 0, 
/*118029*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118041*/          OPC_EmitInteger, MVT::i32, 1, 
/*118044*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118047*/          OPC_EmitInteger, MVT::i32, 0, 
/*118050*/          OPC_EmitInteger, MVT::i32, 0, 
/*118053*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*118072*/        /*Scope*/ 12, /*->118085*/
/*118073*/          OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*118076*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        MVT::f32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (sint_to_fp:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118085*/        0, /*End of Scope*/
/*118086*/      /*SwitchType*/ 16, MVT::f16,// ->118104
/*118088*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118090*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*118097*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (sint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_I32_e32:i16 ?:i32:$src))
/*118104*/      /*SwitchType*/ 12, MVT::f64,// ->118118
/*118106*/        OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*118109*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      MVT::f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (sint_to_fp:f64 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118118*/      0, // EndSwitchType
/*118119*/    /*Scope*/ 62, /*->118182*/
/*118120*/      OPC_CheckChild0Type, MVT::i1,
/*118122*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->118146
/*118125*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118127*/        OPC_EmitInteger, MVT::i32, 0, 
/*118130*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*118137*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*118146*/      /*SwitchType*/ 33, MVT::f64,// ->118181
/*118148*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118150*/        OPC_EmitInteger, MVT::i32, 0, 
/*118153*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118165*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*118174*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src))
/*118181*/      0, // EndSwitchType
/*118182*/    /*Scope*/ 16, /*->118199*/
/*118183*/      OPC_CheckChild0Type, MVT::i16,
/*118185*/      OPC_CheckType, MVT::f16,
/*118187*/      OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*118190*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_I16_e64), 0,
                    MVT::f16, 3/*#Ops*/, 1, 2, 3, 
                // Src: (sint_to_fp:f16 (VOP3OMods:i16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                // Dst: (V_CVT_F16_I16_e64:f16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118199*/    0, /*End of Scope*/
/*118200*/  /*SwitchOpcode*/ 8|128,2/*264*/, TARGET_VAL(ISD::UINT_TO_FP),// ->118468
/*118204*/    OPC_RecordChild0, // #0 = $src0
/*118205*/    OPC_Scope, 60|128,1/*188*/, /*->118396*/ // 3 children in Scope
/*118208*/      OPC_CheckChild0Type, MVT::i32,
/*118210*/      OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::f32,// ->118363
/*118214*/        OPC_Scope, 66, /*->118282*/ // 3 children in Scope
/*118216*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118218*/          OPC_EmitInteger, MVT::i32, 1, 
/*118221*/          OPC_EmitInteger, MVT::i32, 0, 
/*118224*/          OPC_EmitInteger, MVT::i32, 0, 
/*118227*/          OPC_EmitInteger, MVT::i32, 0, 
/*118230*/          OPC_EmitInteger, MVT::i32, 0, 
/*118233*/          OPC_EmitInteger, MVT::i32, 0, 
/*118236*/          OPC_EmitInteger, MVT::i32, 0, 
/*118239*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118251*/          OPC_EmitInteger, MVT::i32, 1, 
/*118254*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118257*/          OPC_EmitInteger, MVT::i32, 0, 
/*118260*/          OPC_EmitInteger, MVT::i32, 0, 
/*118263*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*118282*/        /*Scope*/ 66, /*->118349*/
/*118283*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*118285*/          OPC_EmitInteger, MVT::i32, 1, 
/*118288*/          OPC_EmitInteger, MVT::i32, 0, 
/*118291*/          OPC_EmitInteger, MVT::i32, 0, 
/*118294*/          OPC_EmitInteger, MVT::i32, 0, 
/*118297*/          OPC_EmitInteger, MVT::i32, 0, 
/*118300*/          OPC_EmitInteger, MVT::i32, 0, 
/*118303*/          OPC_EmitInteger, MVT::i32, 0, 
/*118306*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118318*/          OPC_EmitInteger, MVT::i32, 1, 
/*118321*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118324*/          OPC_EmitInteger, MVT::i32, 0, 
/*118327*/          OPC_EmitInteger, MVT::i32, 0, 
/*118330*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*118349*/        /*Scope*/ 12, /*->118362*/
/*118350*/          OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*118353*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        MVT::f32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (uint_to_fp:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118362*/        0, /*End of Scope*/
/*118363*/      /*SwitchType*/ 16, MVT::f16,// ->118381
/*118365*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118367*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*118374*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (uint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_U32_e32:i16 ?:i32:$src))
/*118381*/      /*SwitchType*/ 12, MVT::f64,// ->118395
/*118383*/        OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*118386*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      MVT::f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (uint_to_fp:f64 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118395*/      0, // EndSwitchType
/*118396*/    /*Scope*/ 53, /*->118450*/
/*118397*/      OPC_CheckChild0Type, MVT::i1,
/*118399*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->118423
/*118402*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118404*/        OPC_EmitInteger, MVT::i32, 0, 
/*118407*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*118414*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*118423*/      /*SwitchType*/ 24, MVT::f64,// ->118449
/*118425*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118427*/        OPC_EmitInteger, MVT::i32, 0, 
/*118430*/        OPC_EmitInteger, MVT::i32, 1, 
/*118433*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*118442*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src))
/*118449*/      0, // EndSwitchType
/*118450*/    /*Scope*/ 16, /*->118467*/
/*118451*/      OPC_CheckChild0Type, MVT::i16,
/*118453*/      OPC_CheckType, MVT::f16,
/*118455*/      OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*118458*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_U16_e64), 0,
                    MVT::f16, 3/*#Ops*/, 1, 2, 3, 
                // Src: (uint_to_fp:f16 (VOP3OMods:i16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                // Dst: (V_CVT_F16_U16_e64:f16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118467*/    0, /*End of Scope*/
/*118468*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->118783
/*118472*/    OPC_RecordChild0, // #0 = $src0
/*118473*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->118767
/*118477*/      OPC_Scope, 16|128,2/*272*/, /*->118752*/ // 2 children in Scope
/*118480*/        OPC_CheckChild0Type, MVT::f32,
/*118482*/        OPC_Scope, 66, /*->118550*/ // 4 children in Scope
/*118484*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118486*/          OPC_EmitInteger, MVT::i32, 1, 
/*118489*/          OPC_EmitInteger, MVT::i32, 0, 
/*118492*/          OPC_EmitInteger, MVT::i32, 0, 
/*118495*/          OPC_EmitInteger, MVT::i32, 0, 
/*118498*/          OPC_EmitInteger, MVT::i32, 0, 
/*118501*/          OPC_EmitInteger, MVT::i32, 0, 
/*118504*/          OPC_EmitInteger, MVT::i32, 0, 
/*118507*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118519*/          OPC_EmitInteger, MVT::i32, 1, 
/*118522*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118525*/          OPC_EmitInteger, MVT::i32, 0, 
/*118528*/          OPC_EmitInteger, MVT::i32, 0, 
/*118531*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r600:f32 f32:f32:$src0)
/*118550*/        /*Scope*/ 66, /*->118617*/
/*118551*/          OPC_CheckPatternPredicate, 24, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*118553*/          OPC_EmitInteger, MVT::i32, 1, 
/*118556*/          OPC_EmitInteger, MVT::i32, 0, 
/*118559*/          OPC_EmitInteger, MVT::i32, 0, 
/*118562*/          OPC_EmitInteger, MVT::i32, 0, 
/*118565*/          OPC_EmitInteger, MVT::i32, 0, 
/*118568*/          OPC_EmitInteger, MVT::i32, 0, 
/*118571*/          OPC_EmitInteger, MVT::i32, 0, 
/*118574*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118586*/          OPC_EmitInteger, MVT::i32, 1, 
/*118589*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118592*/          OPC_EmitInteger, MVT::i32, 0, 
/*118595*/          OPC_EmitInteger, MVT::i32, 0, 
/*118598*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r700:f32 f32:f32:$src0)
/*118617*/        /*Scope*/ 66, /*->118684*/
/*118618*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*118620*/          OPC_EmitInteger, MVT::i32, 1, 
/*118623*/          OPC_EmitInteger, MVT::i32, 0, 
/*118626*/          OPC_EmitInteger, MVT::i32, 0, 
/*118629*/          OPC_EmitInteger, MVT::i32, 0, 
/*118632*/          OPC_EmitInteger, MVT::i32, 0, 
/*118635*/          OPC_EmitInteger, MVT::i32, 0, 
/*118638*/          OPC_EmitInteger, MVT::i32, 0, 
/*118641*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118653*/          OPC_EmitInteger, MVT::i32, 1, 
/*118656*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118659*/          OPC_EmitInteger, MVT::i32, 0, 
/*118662*/          OPC_EmitInteger, MVT::i32, 0, 
/*118665*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_eg:f32 f32:f32:$src0)
/*118684*/        /*Scope*/ 66, /*->118751*/
/*118685*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*118687*/          OPC_EmitInteger, MVT::i32, 1, 
/*118690*/          OPC_EmitInteger, MVT::i32, 0, 
/*118693*/          OPC_EmitInteger, MVT::i32, 0, 
/*118696*/          OPC_EmitInteger, MVT::i32, 0, 
/*118699*/          OPC_EmitInteger, MVT::i32, 0, 
/*118702*/          OPC_EmitInteger, MVT::i32, 0, 
/*118705*/          OPC_EmitInteger, MVT::i32, 0, 
/*118708*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118720*/          OPC_EmitInteger, MVT::i32, 1, 
/*118723*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118726*/          OPC_EmitInteger, MVT::i32, 0, 
/*118729*/          OPC_EmitInteger, MVT::i32, 0, 
/*118732*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_cm:f32 f32:f32:$src0)
/*118751*/        0, /*End of Scope*/
/*118752*/      /*Scope*/ 13, /*->118766*/
/*118753*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*118756*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118766*/      0, /*End of Scope*/
/*118767*/    /*SwitchType*/ 13, MVT::f16,// ->118782
/*118769*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*118772*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118782*/    0, // EndSwitchType
/*118783*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->119098
/*118787*/    OPC_RecordChild0, // #0 = $src0
/*118788*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->119082
/*118792*/      OPC_Scope, 16|128,2/*272*/, /*->119067*/ // 2 children in Scope
/*118795*/        OPC_CheckChild0Type, MVT::f32,
/*118797*/        OPC_Scope, 66, /*->118865*/ // 4 children in Scope
/*118799*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118801*/          OPC_EmitInteger, MVT::i32, 1, 
/*118804*/          OPC_EmitInteger, MVT::i32, 0, 
/*118807*/          OPC_EmitInteger, MVT::i32, 0, 
/*118810*/          OPC_EmitInteger, MVT::i32, 0, 
/*118813*/          OPC_EmitInteger, MVT::i32, 0, 
/*118816*/          OPC_EmitInteger, MVT::i32, 0, 
/*118819*/          OPC_EmitInteger, MVT::i32, 0, 
/*118822*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118834*/          OPC_EmitInteger, MVT::i32, 1, 
/*118837*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118840*/          OPC_EmitInteger, MVT::i32, 0, 
/*118843*/          OPC_EmitInteger, MVT::i32, 0, 
/*118846*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r600:f32 f32:f32:$src0)
/*118865*/        /*Scope*/ 66, /*->118932*/
/*118866*/          OPC_CheckPatternPredicate, 24, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*118868*/          OPC_EmitInteger, MVT::i32, 1, 
/*118871*/          OPC_EmitInteger, MVT::i32, 0, 
/*118874*/          OPC_EmitInteger, MVT::i32, 0, 
/*118877*/          OPC_EmitInteger, MVT::i32, 0, 
/*118880*/          OPC_EmitInteger, MVT::i32, 0, 
/*118883*/          OPC_EmitInteger, MVT::i32, 0, 
/*118886*/          OPC_EmitInteger, MVT::i32, 0, 
/*118889*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118901*/          OPC_EmitInteger, MVT::i32, 1, 
/*118904*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118907*/          OPC_EmitInteger, MVT::i32, 0, 
/*118910*/          OPC_EmitInteger, MVT::i32, 0, 
/*118913*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r700:f32 f32:f32:$src0)
/*118932*/        /*Scope*/ 66, /*->118999*/
/*118933*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*118935*/          OPC_EmitInteger, MVT::i32, 1, 
/*118938*/          OPC_EmitInteger, MVT::i32, 0, 
/*118941*/          OPC_EmitInteger, MVT::i32, 0, 
/*118944*/          OPC_EmitInteger, MVT::i32, 0, 
/*118947*/          OPC_EmitInteger, MVT::i32, 0, 
/*118950*/          OPC_EmitInteger, MVT::i32, 0, 
/*118953*/          OPC_EmitInteger, MVT::i32, 0, 
/*118956*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118968*/          OPC_EmitInteger, MVT::i32, 1, 
/*118971*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118974*/          OPC_EmitInteger, MVT::i32, 0, 
/*118977*/          OPC_EmitInteger, MVT::i32, 0, 
/*118980*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_eg:f32 f32:f32:$src0)
/*118999*/        /*Scope*/ 66, /*->119066*/
/*119000*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*119002*/          OPC_EmitInteger, MVT::i32, 1, 
/*119005*/          OPC_EmitInteger, MVT::i32, 0, 
/*119008*/          OPC_EmitInteger, MVT::i32, 0, 
/*119011*/          OPC_EmitInteger, MVT::i32, 0, 
/*119014*/          OPC_EmitInteger, MVT::i32, 0, 
/*119017*/          OPC_EmitInteger, MVT::i32, 0, 
/*119020*/          OPC_EmitInteger, MVT::i32, 0, 
/*119023*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119035*/          OPC_EmitInteger, MVT::i32, 1, 
/*119038*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119041*/          OPC_EmitInteger, MVT::i32, 0, 
/*119044*/          OPC_EmitInteger, MVT::i32, 0, 
/*119047*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_cm:f32 f32:f32:$src0)
/*119066*/        0, /*End of Scope*/
/*119067*/      /*Scope*/ 13, /*->119081*/
/*119068*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119071*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119081*/      0, /*End of Scope*/
/*119082*/    /*SwitchType*/ 13, MVT::f16,// ->119097
/*119084*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119087*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119097*/    0, // EndSwitchType
/*119098*/  /*SwitchOpcode*/ 94|128,1/*222*/, TARGET_VAL(ISD::FMA),// ->119324
/*119102*/    OPC_RecordChild0, // #0 = $src0
/*119103*/    OPC_RecordChild1, // #1 = $src1
/*119104*/    OPC_RecordChild2, // #2 = $src2
/*119105*/    OPC_SwitchType /*4 cases */, 125, MVT::f32,// ->119233
/*119108*/      OPC_Scope, 98, /*->119208*/ // 2 children in Scope
/*119110*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*119112*/        OPC_EmitInteger, MVT::i32, 0, 
/*119115*/        OPC_EmitInteger, MVT::i32, 0, 
/*119118*/        OPC_EmitInteger, MVT::i32, 0, 
/*119121*/        OPC_EmitInteger, MVT::i32, 0, 
/*119124*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119136*/        OPC_EmitInteger, MVT::i32, 0, 
/*119139*/        OPC_EmitInteger, MVT::i32, 0, 
/*119142*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119154*/        OPC_EmitInteger, MVT::i32, 0, 
/*119157*/        OPC_EmitInteger, MVT::i32, 0, 
/*119160*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119172*/        OPC_EmitInteger, MVT::i32, 1, 
/*119175*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119178*/        OPC_EmitInteger, MVT::i32, 0, 
/*119181*/        OPC_EmitInteger, MVT::i32, 0, 
/*119184*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*119208*/      /*Scope*/ 23, /*->119232*/
/*119209*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119212*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119215*/        OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119218*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119232*/      0, /*End of Scope*/
/*119233*/    /*SwitchType*/ 23, MVT::f64,// ->119258
/*119235*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119238*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119241*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119244*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119258*/    /*SwitchType*/ 23, MVT::f16,// ->119283
/*119260*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119263*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119266*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119269*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119283*/    /*SwitchType*/ 38, MVT::v2f16,// ->119323
/*119285*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3PMods0:$ #3 #4 #5
/*119288*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3PMods:$ #6 #7
/*119291*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3PMods:$ #8 #9
/*119294*/      OPC_EmitInteger, MVT::i32, 0, 
/*119297*/      OPC_EmitInteger, MVT::i32, 0, 
/*119300*/      OPC_EmitInteger, MVT::i32, 0, 
/*119303*/      OPC_EmitInteger, MVT::i32, 0, 
/*119306*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_FMA_F16), 0,
                    MVT::v2f16, 11/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 11, 12, 13, 
                // Src: (fma:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods:v2f16 v2f16:v2f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_PK_FMA_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i32:i32:$src2_modifiers, v2f16:v2f16:$src2, i1:i1:$clamp)
/*119323*/    0, // EndSwitchType
/*119324*/  /*SwitchOpcode*/ 38|128,4/*550*/, TARGET_VAL(ISD::FSQRT),// ->119878
/*119328*/    OPC_RecordChild0, // #0 = $src
/*119329*/    OPC_SwitchType /*3 cases */, 2|128,4/*514*/, MVT::f32,// ->119847
/*119333*/      OPC_Scope, 36|128,1/*164*/, /*->119500*/ // 4 children in Scope
/*119336*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*119338*/        OPC_EmitInteger, MVT::i32, 0, 
/*119341*/        OPC_EmitInteger, MVT::i32, 0, 
/*119344*/        OPC_EmitInteger, MVT::i32, 1, 
/*119347*/        OPC_EmitInteger, MVT::i32, 0, 
/*119350*/        OPC_EmitInteger, MVT::i32, 0, 
/*119353*/        OPC_EmitInteger, MVT::i32, 0, 
/*119356*/        OPC_EmitInteger, MVT::i32, 0, 
/*119359*/        OPC_EmitInteger, MVT::i32, 0, 
/*119362*/        OPC_EmitInteger, MVT::i32, 0, 
/*119365*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119377*/        OPC_EmitInteger, MVT::i32, 1, 
/*119380*/        OPC_EmitInteger, MVT::i32, 0, 
/*119383*/        OPC_EmitInteger, MVT::i32, 0, 
/*119386*/        OPC_EmitInteger, MVT::i32, 0, 
/*119389*/        OPC_EmitInteger, MVT::i32, 0, 
/*119392*/        OPC_EmitInteger, MVT::i32, 0, 
/*119395*/        OPC_EmitInteger, MVT::i32, 0, 
/*119398*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119410*/        OPC_EmitInteger, MVT::i32, 1, 
/*119413*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119416*/        OPC_EmitInteger, MVT::i32, 0, 
/*119419*/        OPC_EmitInteger, MVT::i32, 0, 
/*119422*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*119441*/        OPC_EmitInteger, MVT::i32, 0, 
/*119444*/        OPC_EmitInteger, MVT::i32, 0, 
/*119447*/        OPC_EmitInteger, MVT::i32, 0, 
/*119450*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119462*/        OPC_EmitInteger, MVT::i32, 1, 
/*119465*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119468*/        OPC_EmitInteger, MVT::i32, 0, 
/*119471*/        OPC_EmitInteger, MVT::i32, 0, 
/*119474*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*119500*/      /*Scope*/ 36|128,1/*164*/, /*->119666*/
/*119502*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*119504*/        OPC_EmitInteger, MVT::i32, 0, 
/*119507*/        OPC_EmitInteger, MVT::i32, 0, 
/*119510*/        OPC_EmitInteger, MVT::i32, 1, 
/*119513*/        OPC_EmitInteger, MVT::i32, 0, 
/*119516*/        OPC_EmitInteger, MVT::i32, 0, 
/*119519*/        OPC_EmitInteger, MVT::i32, 0, 
/*119522*/        OPC_EmitInteger, MVT::i32, 0, 
/*119525*/        OPC_EmitInteger, MVT::i32, 0, 
/*119528*/        OPC_EmitInteger, MVT::i32, 0, 
/*119531*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119543*/        OPC_EmitInteger, MVT::i32, 1, 
/*119546*/        OPC_EmitInteger, MVT::i32, 0, 
/*119549*/        OPC_EmitInteger, MVT::i32, 0, 
/*119552*/        OPC_EmitInteger, MVT::i32, 0, 
/*119555*/        OPC_EmitInteger, MVT::i32, 0, 
/*119558*/        OPC_EmitInteger, MVT::i32, 0, 
/*119561*/        OPC_EmitInteger, MVT::i32, 0, 
/*119564*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119576*/        OPC_EmitInteger, MVT::i32, 1, 
/*119579*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119582*/        OPC_EmitInteger, MVT::i32, 0, 
/*119585*/        OPC_EmitInteger, MVT::i32, 0, 
/*119588*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*119607*/        OPC_EmitInteger, MVT::i32, 0, 
/*119610*/        OPC_EmitInteger, MVT::i32, 0, 
/*119613*/        OPC_EmitInteger, MVT::i32, 0, 
/*119616*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119628*/        OPC_EmitInteger, MVT::i32, 1, 
/*119631*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119634*/        OPC_EmitInteger, MVT::i32, 0, 
/*119637*/        OPC_EmitInteger, MVT::i32, 0, 
/*119640*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*119666*/      /*Scope*/ 36|128,1/*164*/, /*->119832*/
/*119668*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*119670*/        OPC_EmitInteger, MVT::i32, 0, 
/*119673*/        OPC_EmitInteger, MVT::i32, 0, 
/*119676*/        OPC_EmitInteger, MVT::i32, 1, 
/*119679*/        OPC_EmitInteger, MVT::i32, 0, 
/*119682*/        OPC_EmitInteger, MVT::i32, 0, 
/*119685*/        OPC_EmitInteger, MVT::i32, 0, 
/*119688*/        OPC_EmitInteger, MVT::i32, 0, 
/*119691*/        OPC_EmitInteger, MVT::i32, 0, 
/*119694*/        OPC_EmitInteger, MVT::i32, 0, 
/*119697*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119709*/        OPC_EmitInteger, MVT::i32, 1, 
/*119712*/        OPC_EmitInteger, MVT::i32, 0, 
/*119715*/        OPC_EmitInteger, MVT::i32, 0, 
/*119718*/        OPC_EmitInteger, MVT::i32, 0, 
/*119721*/        OPC_EmitInteger, MVT::i32, 0, 
/*119724*/        OPC_EmitInteger, MVT::i32, 0, 
/*119727*/        OPC_EmitInteger, MVT::i32, 0, 
/*119730*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119742*/        OPC_EmitInteger, MVT::i32, 1, 
/*119745*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119748*/        OPC_EmitInteger, MVT::i32, 0, 
/*119751*/        OPC_EmitInteger, MVT::i32, 0, 
/*119754*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*119773*/        OPC_EmitInteger, MVT::i32, 0, 
/*119776*/        OPC_EmitInteger, MVT::i32, 0, 
/*119779*/        OPC_EmitInteger, MVT::i32, 0, 
/*119782*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119794*/        OPC_EmitInteger, MVT::i32, 1, 
/*119797*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119800*/        OPC_EmitInteger, MVT::i32, 0, 
/*119803*/        OPC_EmitInteger, MVT::i32, 0, 
/*119806*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*119832*/      /*Scope*/ 13, /*->119846*/
/*119833*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119836*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119846*/      0, /*End of Scope*/
/*119847*/    /*SwitchType*/ 13, MVT::f64,// ->119862
/*119849*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119852*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119862*/    /*SwitchType*/ 13, MVT::f16,// ->119877
/*119864*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119867*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119877*/    0, // EndSwitchType
/*119878*/  /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FP_EXTEND),// ->119938
/*119881*/    OPC_RecordChild0, // #0 = $src
/*119882*/    OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->119922
/*119885*/      OPC_Scope, 18, /*->119905*/ // 2 children in Scope
/*119887*/        OPC_CheckChild0Type, MVT::f16,
/*119889*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119891*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*119898*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 1, 
                  // Src: (fpextend:f64 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_F32_e32:f64 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*119905*/      /*Scope*/ 15, /*->119921*/
/*119906*/        OPC_CheckChild0Type, MVT::f32,
/*119908*/        OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119911*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fpextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119921*/      0, /*End of Scope*/
/*119922*/    /*SwitchType*/ 13, MVT::f32,// ->119937
/*119924*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119927*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpextend:f32 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119937*/    0, // EndSwitchType
/*119938*/  /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FABS),// ->120102
/*119942*/    OPC_RecordChild0, // #0 = $src
/*119943*/    OPC_SwitchType /*4 cases */, 37, MVT::f32,// ->119983
/*119946*/      OPC_Scope, 24, /*->119972*/ // 2 children in Scope
/*119948*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119950*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*119957*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*119964*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e64:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483647:i32))
/*119972*/      /*Scope*/ 9, /*->119982*/
/*119973*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119975*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*119982*/      0, /*End of Scope*/
/*119983*/    /*SwitchType*/ 22, MVT::f16,// ->120007
/*119985*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119987*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*119992*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*119999*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::f16, 2/*#Ops*/, 0, 2, 
                // Src: (fabs:f16 f16:f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32767:i32))
/*120007*/    /*SwitchType*/ 66, MVT::f64,// ->120075
/*120009*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120011*/      OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*120014*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120017*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*120025*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120028*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120031*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*120039*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120046*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*120053*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*120061*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120064*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e64:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483647:i32)), sub1:i32)
/*120075*/    /*SwitchType*/ 24, MVT::v2f16,// ->120101
/*120077*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120079*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*120086*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*120093*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fabs:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:v2f16 (S_MOV_B32:i16 2147450879:i32), ?:v2f16:$src)
/*120101*/    0, // EndSwitchType
/*120102*/  /*SwitchOpcode*/ 14|128,8/*1038*/, TARGET_VAL(ISD::FCOPYSIGN),// ->121144
/*120106*/    OPC_RecordChild0, // #0 = $src0
/*120107*/    OPC_RecordChild1, // #1 = $src1
/*120108*/    OPC_Scope, 19|128,1/*147*/, /*->120258*/ // 3 children in Scope
/*120111*/      OPC_CheckChild1Type, MVT::f16,
/*120113*/      OPC_SwitchType /*3 cases */, 23, MVT::f16,// ->120139
/*120116*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120118*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*120123*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*120130*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, ?:f16:$src1)
/*120139*/      /*SwitchType*/ 36, MVT::f32,// ->120177
/*120141*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120143*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120150*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*120157*/        OPC_EmitInteger, MVT::i32, 16, 
/*120160*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*120168*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1))
/*120177*/      /*SwitchType*/ 78, MVT::f64,// ->120257
/*120179*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120181*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*120184*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120187*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*120195*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120198*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120205*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*120212*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120215*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*120223*/        OPC_EmitInteger, MVT::i32, 16, 
/*120226*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 10, 1,  // Results = #11
/*120234*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*120243*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120246*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1)), sub1:i32)
/*120257*/      0, // EndSwitchType
/*120258*/    /*Scope*/ 29|128,3/*413*/, /*->120673*/
/*120260*/      OPC_CheckChild1Type, MVT::f32,
/*120262*/      OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->120407
/*120266*/        OPC_Scope, 25, /*->120293*/ // 2 children in Scope
/*120268*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120270*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120277*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*120284*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*120293*/        /*Scope*/ 112, /*->120406*/
/*120294*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*120296*/          OPC_EmitInteger, MVT::i32, 0, 
/*120299*/          OPC_EmitInteger, MVT::i32, 0, 
/*120302*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120309*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*120316*/          OPC_EmitInteger, MVT::i32, 0, 
/*120319*/          OPC_EmitInteger, MVT::i32, 0, 
/*120322*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120334*/          OPC_EmitInteger, MVT::i32, 0, 
/*120337*/          OPC_EmitInteger, MVT::i32, 0, 
/*120340*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120352*/          OPC_EmitInteger, MVT::i32, 0, 
/*120355*/          OPC_EmitInteger, MVT::i32, 0, 
/*120358*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120370*/          OPC_EmitInteger, MVT::i32, 1, 
/*120373*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120376*/          OPC_EmitInteger, MVT::i32, 0, 
/*120379*/          OPC_EmitInteger, MVT::i32, 0, 
/*120382*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*120406*/        0, /*End of Scope*/
/*120407*/      /*SwitchType*/ 34, MVT::f16,// ->120443
/*120409*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120411*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*120416*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*120423*/        OPC_EmitInteger, MVT::i32, 16, 
/*120426*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*120434*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, ?:f32:$src1))
/*120443*/      /*SwitchType*/ 98|128,1/*226*/, MVT::f64,// ->120672
/*120446*/        OPC_Scope, 67, /*->120515*/ // 2 children in Scope
/*120448*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120450*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*120453*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120456*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*120464*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120467*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120474*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*120481*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120484*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*120492*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 1,  // Results = #10
/*120501*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120504*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 10, 11, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*120515*/        /*Scope*/ 26|128,1/*154*/, /*->120671*/
/*120517*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*120519*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*120522*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120525*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*120533*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120536*/          OPC_EmitInteger, MVT::i32, 0, 
/*120539*/          OPC_EmitInteger, MVT::i32, 0, 
/*120542*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120549*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*120556*/          OPC_EmitInteger, MVT::i32, 0, 
/*120559*/          OPC_EmitInteger, MVT::i32, 0, 
/*120562*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120574*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120577*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*120585*/          OPC_EmitInteger, MVT::i32, 0, 
/*120588*/          OPC_EmitInteger, MVT::i32, 0, 
/*120591*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120603*/          OPC_EmitInteger, MVT::i32, 0, 
/*120606*/          OPC_EmitInteger, MVT::i32, 0, 
/*120609*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120621*/          OPC_EmitInteger, MVT::i32, 1, 
/*120624*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120627*/          OPC_EmitInteger, MVT::i32, 0, 
/*120630*/          OPC_EmitInteger, MVT::i32, 0, 
/*120633*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24,  // Results = #25
/*120657*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120660*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 25, 26, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*120671*/        0, /*End of Scope*/
/*120672*/      0, // EndSwitchType
/*120673*/    /*Scope*/ 84|128,3/*468*/, /*->121143*/
/*120675*/      OPC_CheckChild1Type, MVT::f64,
/*120677*/      OPC_SwitchType /*3 cases */, 35|128,1/*163*/, MVT::f32,// ->120844
/*120681*/        OPC_Scope, 36, /*->120719*/ // 2 children in Scope
/*120683*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120685*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120692*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*120699*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120702*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*120710*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*120719*/        /*Scope*/ 123, /*->120843*/
/*120720*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*120722*/          OPC_EmitInteger, MVT::i32, 0, 
/*120725*/          OPC_EmitInteger, MVT::i32, 0, 
/*120728*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120735*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*120742*/          OPC_EmitInteger, MVT::i32, 0, 
/*120745*/          OPC_EmitInteger, MVT::i32, 0, 
/*120748*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120760*/          OPC_EmitInteger, MVT::i32, 0, 
/*120763*/          OPC_EmitInteger, MVT::i32, 0, 
/*120766*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120778*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120781*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 12,  // Results = #13
/*120789*/          OPC_EmitInteger, MVT::i32, 0, 
/*120792*/          OPC_EmitInteger, MVT::i32, 0, 
/*120795*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120807*/          OPC_EmitInteger, MVT::i32, 1, 
/*120810*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120813*/          OPC_EmitInteger, MVT::i32, 0, 
/*120816*/          OPC_EmitInteger, MVT::i32, 0, 
/*120819*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*120843*/        0, /*End of Scope*/
/*120844*/      /*SwitchType*/ 45, MVT::f16,// ->120891
/*120846*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120848*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*120853*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*120860*/        OPC_EmitInteger, MVT::i32, 16, 
/*120863*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120866*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*120874*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 6,  // Results = #7
/*120882*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 7, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, (EXTRACT_SUBREG:i16 ?:f64:$src1, sub1:i32)))
/*120891*/      /*SwitchType*/ 120|128,1/*248*/, MVT::f64,// ->121142
/*120894*/        OPC_Scope, 78, /*->120974*/ // 2 children in Scope
/*120896*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120898*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*120901*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120904*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*120912*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120915*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*120922*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*120929*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120932*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*120940*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120943*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*120951*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*120960*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120963*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*120974*/        /*Scope*/ 37|128,1/*165*/, /*->121141*/
/*120976*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*120978*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*120981*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120984*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*120992*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120995*/          OPC_EmitInteger, MVT::i32, 0, 
/*120998*/          OPC_EmitInteger, MVT::i32, 0, 
/*121001*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*121008*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*121015*/          OPC_EmitInteger, MVT::i32, 0, 
/*121018*/          OPC_EmitInteger, MVT::i32, 0, 
/*121021*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121033*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121036*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*121044*/          OPC_EmitInteger, MVT::i32, 0, 
/*121047*/          OPC_EmitInteger, MVT::i32, 0, 
/*121050*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121062*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121065*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*121073*/          OPC_EmitInteger, MVT::i32, 0, 
/*121076*/          OPC_EmitInteger, MVT::i32, 0, 
/*121079*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121091*/          OPC_EmitInteger, MVT::i32, 1, 
/*121094*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121097*/          OPC_EmitInteger, MVT::i32, 0, 
/*121100*/          OPC_EmitInteger, MVT::i32, 0, 
/*121103*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*121127*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121130*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*121141*/        0, /*End of Scope*/
/*121142*/      0, // EndSwitchType
/*121143*/    0, /*End of Scope*/
/*121144*/  /*SwitchOpcode*/ 81|128,5/*721*/, TARGET_VAL(ISD::FPOW),// ->121869
/*121148*/    OPC_RecordChild0, // #0 = $src0
/*121149*/    OPC_RecordChild1, // #1 = $src1
/*121150*/    OPC_CheckType, MVT::f32,
/*121152*/    OPC_Scope, 100|128,1/*228*/, /*->121383*/ // 4 children in Scope
/*121155*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*121157*/      OPC_EmitInteger, MVT::i32, 1, 
/*121160*/      OPC_EmitInteger, MVT::i32, 0, 
/*121163*/      OPC_EmitInteger, MVT::i32, 0, 
/*121166*/      OPC_EmitInteger, MVT::i32, 0, 
/*121169*/      OPC_EmitInteger, MVT::i32, 0, 
/*121172*/      OPC_EmitInteger, MVT::i32, 0, 
/*121175*/      OPC_EmitInteger, MVT::i32, 1, 
/*121178*/      OPC_EmitInteger, MVT::i32, 0, 
/*121181*/      OPC_EmitInteger, MVT::i32, 0, 
/*121184*/      OPC_EmitInteger, MVT::i32, 0, 
/*121187*/      OPC_EmitInteger, MVT::i32, 0, 
/*121190*/      OPC_EmitInteger, MVT::i32, 0, 
/*121193*/      OPC_EmitInteger, MVT::i32, 0, 
/*121196*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121208*/      OPC_EmitInteger, MVT::i32, 1, 
/*121211*/      OPC_EmitInteger, MVT::i32, 0, 
/*121214*/      OPC_EmitInteger, MVT::i32, 0, 
/*121217*/      OPC_EmitInteger, MVT::i32, 0, 
/*121220*/      OPC_EmitInteger, MVT::i32, 0, 
/*121223*/      OPC_EmitInteger, MVT::i32, 0, 
/*121226*/      OPC_EmitInteger, MVT::i32, 0, 
/*121229*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121241*/      OPC_EmitInteger, MVT::i32, 1, 
/*121244*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121247*/      OPC_EmitInteger, MVT::i32, 0, 
/*121250*/      OPC_EmitInteger, MVT::i32, 0, 
/*121253*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*121272*/      OPC_EmitInteger, MVT::i32, 0, 
/*121275*/      OPC_EmitInteger, MVT::i32, 0, 
/*121278*/      OPC_EmitInteger, MVT::i32, 0, 
/*121281*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121293*/      OPC_EmitInteger, MVT::i32, 1, 
/*121296*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121299*/      OPC_EmitInteger, MVT::i32, 0, 
/*121302*/      OPC_EmitInteger, MVT::i32, 0, 
/*121305*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*121331*/      OPC_EmitInteger, MVT::i32, 0, 
/*121334*/      OPC_EmitInteger, MVT::i32, 0, 
/*121337*/      OPC_EmitInteger, MVT::i32, 0, 
/*121340*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121352*/      OPC_EmitInteger, MVT::i32, 1, 
/*121355*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121358*/      OPC_EmitInteger, MVT::i32, 0, 
/*121361*/      OPC_EmitInteger, MVT::i32, 0, 
/*121364*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*121383*/    /*Scope*/ 100|128,1/*228*/, /*->121613*/
/*121385*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*121387*/      OPC_EmitInteger, MVT::i32, 1, 
/*121390*/      OPC_EmitInteger, MVT::i32, 0, 
/*121393*/      OPC_EmitInteger, MVT::i32, 0, 
/*121396*/      OPC_EmitInteger, MVT::i32, 0, 
/*121399*/      OPC_EmitInteger, MVT::i32, 0, 
/*121402*/      OPC_EmitInteger, MVT::i32, 0, 
/*121405*/      OPC_EmitInteger, MVT::i32, 1, 
/*121408*/      OPC_EmitInteger, MVT::i32, 0, 
/*121411*/      OPC_EmitInteger, MVT::i32, 0, 
/*121414*/      OPC_EmitInteger, MVT::i32, 0, 
/*121417*/      OPC_EmitInteger, MVT::i32, 0, 
/*121420*/      OPC_EmitInteger, MVT::i32, 0, 
/*121423*/      OPC_EmitInteger, MVT::i32, 0, 
/*121426*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121438*/      OPC_EmitInteger, MVT::i32, 1, 
/*121441*/      OPC_EmitInteger, MVT::i32, 0, 
/*121444*/      OPC_EmitInteger, MVT::i32, 0, 
/*121447*/      OPC_EmitInteger, MVT::i32, 0, 
/*121450*/      OPC_EmitInteger, MVT::i32, 0, 
/*121453*/      OPC_EmitInteger, MVT::i32, 0, 
/*121456*/      OPC_EmitInteger, MVT::i32, 0, 
/*121459*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121471*/      OPC_EmitInteger, MVT::i32, 1, 
/*121474*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121477*/      OPC_EmitInteger, MVT::i32, 0, 
/*121480*/      OPC_EmitInteger, MVT::i32, 0, 
/*121483*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*121502*/      OPC_EmitInteger, MVT::i32, 0, 
/*121505*/      OPC_EmitInteger, MVT::i32, 0, 
/*121508*/      OPC_EmitInteger, MVT::i32, 0, 
/*121511*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121523*/      OPC_EmitInteger, MVT::i32, 1, 
/*121526*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121529*/      OPC_EmitInteger, MVT::i32, 0, 
/*121532*/      OPC_EmitInteger, MVT::i32, 0, 
/*121535*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*121561*/      OPC_EmitInteger, MVT::i32, 0, 
/*121564*/      OPC_EmitInteger, MVT::i32, 0, 
/*121567*/      OPC_EmitInteger, MVT::i32, 0, 
/*121570*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121582*/      OPC_EmitInteger, MVT::i32, 1, 
/*121585*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121588*/      OPC_EmitInteger, MVT::i32, 0, 
/*121591*/      OPC_EmitInteger, MVT::i32, 0, 
/*121594*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*121613*/    /*Scope*/ 100|128,1/*228*/, /*->121843*/
/*121615*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*121617*/      OPC_EmitInteger, MVT::i32, 1, 
/*121620*/      OPC_EmitInteger, MVT::i32, 0, 
/*121623*/      OPC_EmitInteger, MVT::i32, 0, 
/*121626*/      OPC_EmitInteger, MVT::i32, 0, 
/*121629*/      OPC_EmitInteger, MVT::i32, 0, 
/*121632*/      OPC_EmitInteger, MVT::i32, 0, 
/*121635*/      OPC_EmitInteger, MVT::i32, 1, 
/*121638*/      OPC_EmitInteger, MVT::i32, 0, 
/*121641*/      OPC_EmitInteger, MVT::i32, 0, 
/*121644*/      OPC_EmitInteger, MVT::i32, 0, 
/*121647*/      OPC_EmitInteger, MVT::i32, 0, 
/*121650*/      OPC_EmitInteger, MVT::i32, 0, 
/*121653*/      OPC_EmitInteger, MVT::i32, 0, 
/*121656*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121668*/      OPC_EmitInteger, MVT::i32, 1, 
/*121671*/      OPC_EmitInteger, MVT::i32, 0, 
/*121674*/      OPC_EmitInteger, MVT::i32, 0, 
/*121677*/      OPC_EmitInteger, MVT::i32, 0, 
/*121680*/      OPC_EmitInteger, MVT::i32, 0, 
/*121683*/      OPC_EmitInteger, MVT::i32, 0, 
/*121686*/      OPC_EmitInteger, MVT::i32, 0, 
/*121689*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121701*/      OPC_EmitInteger, MVT::i32, 1, 
/*121704*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121707*/      OPC_EmitInteger, MVT::i32, 0, 
/*121710*/      OPC_EmitInteger, MVT::i32, 0, 
/*121713*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*121732*/      OPC_EmitInteger, MVT::i32, 0, 
/*121735*/      OPC_EmitInteger, MVT::i32, 0, 
/*121738*/      OPC_EmitInteger, MVT::i32, 0, 
/*121741*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121753*/      OPC_EmitInteger, MVT::i32, 1, 
/*121756*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121759*/      OPC_EmitInteger, MVT::i32, 0, 
/*121762*/      OPC_EmitInteger, MVT::i32, 0, 
/*121765*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*121791*/      OPC_EmitInteger, MVT::i32, 0, 
/*121794*/      OPC_EmitInteger, MVT::i32, 0, 
/*121797*/      OPC_EmitInteger, MVT::i32, 0, 
/*121800*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121812*/      OPC_EmitInteger, MVT::i32, 1, 
/*121815*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121818*/      OPC_EmitInteger, MVT::i32, 0, 
/*121821*/      OPC_EmitInteger, MVT::i32, 0, 
/*121824*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*121843*/    /*Scope*/ 24, /*->121868*/
/*121844*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121846*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*121853*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*121861*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i16 f32:f32:$src1, (V_LOG_F32_e32:i16 f32:f32:$src0)))
/*121868*/    0, /*End of Scope*/
/*121869*/  /*SwitchOpcode*/ 64, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->121936
/*121872*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*121873*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*121874*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*121875*/    OPC_RecordChild3, // #3 = physreg input VCC
/*121876*/    OPC_CheckChild3Type, MVT::i1,
/*121878*/    OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->121907
/*121881*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*121884*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*121887*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*121890*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*121893*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*121907*/    /*SwitchType*/ 26, MVT::f64,// ->121935
/*121909*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*121912*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*121915*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*121918*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*121921*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*121935*/    0, // EndSwitchType
/*121936*/  /*SwitchOpcode*/ 58, TARGET_VAL(AMDGPUISD::FMIN3),// ->121997
/*121939*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*121940*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*121941*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*121942*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->121968
/*121945*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*121948*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*121951*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*121954*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*121968*/    /*SwitchType*/ 26, MVT::f16,// ->121996
/*121970*/      OPC_CheckComplexPat, /*CP*/36, /*#*/0, // SelectVOP3OpSelMods0:$ #3 #4 #5
/*121973*/      OPC_CheckComplexPat, /*CP*/37, /*#*/1, // SelectVOP3OpSelMods:$ #6 #7
/*121976*/      OPC_CheckComplexPat, /*CP*/37, /*#*/2, // SelectVOP3OpSelMods:$ #8 #9
/*121979*/      OPC_EmitInteger, MVT::i32, 0, 
/*121982*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 
                // Src: (AMDGPUfmin3:f16 (VOP3OpSelMods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3OpSelMods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3OpSelMods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_MIN3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp)
/*121996*/    0, // EndSwitchType
/*121997*/  /*SwitchOpcode*/ 58, TARGET_VAL(AMDGPUISD::FMAX3),// ->122058
/*122000*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*122001*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*122002*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*122003*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->122029
/*122006*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*122009*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*122012*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*122015*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*122029*/    /*SwitchType*/ 26, MVT::f16,// ->122057
/*122031*/      OPC_CheckComplexPat, /*CP*/36, /*#*/0, // SelectVOP3OpSelMods0:$ #3 #4 #5
/*122034*/      OPC_CheckComplexPat, /*CP*/37, /*#*/1, // SelectVOP3OpSelMods:$ #6 #7
/*122037*/      OPC_CheckComplexPat, /*CP*/37, /*#*/2, // SelectVOP3OpSelMods:$ #8 #9
/*122040*/      OPC_EmitInteger, MVT::i32, 0, 
/*122043*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 
                // Src: (AMDGPUfmax3:f16 (VOP3OpSelMods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3OpSelMods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3OpSelMods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_MAX3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp)
/*122057*/    0, // EndSwitchType
/*122058*/  /*SwitchOpcode*/ 58, TARGET_VAL(AMDGPUISD::FMED3),// ->122119
/*122061*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*122062*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*122063*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*122064*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->122090
/*122067*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*122070*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*122073*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*122076*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmed3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MED3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*122090*/    /*SwitchType*/ 26, MVT::f16,// ->122118
/*122092*/      OPC_CheckComplexPat, /*CP*/36, /*#*/0, // SelectVOP3OpSelMods0:$ #3 #4 #5
/*122095*/      OPC_CheckComplexPat, /*CP*/37, /*#*/1, // SelectVOP3OpSelMods:$ #6 #7
/*122098*/      OPC_CheckComplexPat, /*CP*/37, /*#*/2, // SelectVOP3OpSelMods:$ #8 #9
/*122101*/      OPC_EmitInteger, MVT::i32, 0, 
/*122104*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 
                // Src: (AMDGPUfmed3:f16 (VOP3OpSelMods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3OpSelMods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3OpSelMods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_MED3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp)
/*122118*/    0, // EndSwitchType
/*122119*/  /*SwitchOpcode*/ 80, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->122202
/*122122*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*122123*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*122124*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*122125*/    OPC_SwitchType /*3 cases */, 23, MVT::f32,// ->122151
/*122128*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*122131*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*122134*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*122137*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*122151*/    /*SwitchType*/ 23, MVT::f64,// ->122176
/*122153*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*122156*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*122159*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*122162*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*122176*/    /*SwitchType*/ 23, MVT::f16,// ->122201
/*122178*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*122181*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*122184*/      OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*122187*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*122201*/    0, // EndSwitchType
/*122202*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::FMUL_LEGACY),// ->122249
/*122205*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*122206*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*122207*/    OPC_CheckType, MVT::f32,
/*122209*/    OPC_Scope, 18, /*->122229*/ // 2 children in Scope
/*122211*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*122214*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*122217*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*122229*/    /*Scope*/ 18, /*->122248*/
/*122230*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*122233*/      OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*122236*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*122248*/    0, /*End of Scope*/
/*122249*/  /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::LDEXP),// ->122318
/*122252*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*122253*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*122254*/    OPC_CheckChild1Type, MVT::i32,
/*122256*/    OPC_SwitchType /*3 cases */, 18, MVT::f32,// ->122277
/*122259*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*122262*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*122265*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*122277*/    /*SwitchType*/ 18, MVT::f16,// ->122297
/*122279*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*122282*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*122285*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*122297*/    /*SwitchType*/ 18, MVT::f64,// ->122317
/*122299*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*122302*/      OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*122305*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*122317*/    0, // EndSwitchType
/*122318*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->122345
/*122321*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*122322*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*122323*/    OPC_CheckChild1Type, MVT::i32,
/*122325*/    OPC_CheckType, MVT::f64,
/*122327*/    OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*122330*/    OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*122333*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*122345*/  /*SwitchOpcode*/ 35, TARGET_VAL(ISD::FP_ROUND),// ->122383
/*122348*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*122349*/    OPC_SwitchType /*2 cases */, 15, MVT::f16,// ->122367
/*122352*/      OPC_CheckChild0Type, MVT::f32,
/*122354*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122357*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f16 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F16_F32_e64:f16 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122367*/    /*SwitchType*/ 13, MVT::f32,// ->122382
/*122369*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122372*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122382*/    0, // EndSwitchType
/*122383*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RCP_LEGACY),// ->122402
/*122386*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*122387*/    OPC_CheckType, MVT::f32,
/*122389*/    OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122392*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrcp_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RCP_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122402*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->122421
/*122405*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*122406*/    OPC_CheckType, MVT::f32,
/*122408*/    OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122411*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122421*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->122441
/*122424*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*122425*/    OPC_CheckChild0Type, MVT::i32,
/*122427*/    OPC_CheckType, MVT::f32,
/*122429*/    OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*122432*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122441*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->122461
/*122444*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*122445*/    OPC_CheckChild0Type, MVT::i32,
/*122447*/    OPC_CheckType, MVT::f32,
/*122449*/    OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*122452*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122461*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->122481
/*122464*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*122465*/    OPC_CheckChild0Type, MVT::i32,
/*122467*/    OPC_CheckType, MVT::f32,
/*122469*/    OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*122472*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122481*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->122501
/*122484*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*122485*/    OPC_CheckChild0Type, MVT::i32,
/*122487*/    OPC_CheckType, MVT::f32,
/*122489*/    OPC_CheckComplexPat, /*CP*/35, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*122492*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122501*/  /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(ISD::BUILD_VECTOR),// ->122639
/*122505*/    OPC_Scope, 54, /*->122561*/ // 2 children in Scope
/*122507*/      OPC_MoveChild0,
/*122508*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*122511*/      OPC_MoveChild0,
/*122512*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*122515*/      OPC_RecordChild0, // #0 = $src0
/*122516*/      OPC_CheckChild1Integer, 16, 
/*122518*/      OPC_CheckChild1Type, MVT::i32,
/*122520*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*122522*/      OPC_CheckType, MVT::i32,
/*122524*/      OPC_MoveParent,
/*122525*/      OPC_CheckType, MVT::i16,
/*122527*/      OPC_MoveParent,
/*122528*/      OPC_MoveChild1,
/*122529*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*122532*/      OPC_MoveChild0,
/*122533*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*122536*/      OPC_RecordChild0, // #1 = $src1
/*122537*/      OPC_CheckChild1Integer, 16, 
/*122539*/      OPC_CheckChild1Type, MVT::i32,
/*122541*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*122543*/      OPC_CheckType, MVT::i32,
/*122545*/      OPC_MoveParent,
/*122546*/      OPC_CheckType, MVT::i16,
/*122548*/      OPC_MoveParent,
/*122549*/      OPC_CheckType, MVT::v2i16,
/*122551*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122553*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_HH_B32_B16), 0,
                    MVT::v2i16, 2/*#Ops*/, 0, 1, 
                // Src: (build_vector:v2i16 (trunc:i16 (srl:i32 i32:i32:$src0, 16:i32)<<P:Predicate_srl_oneuse>>), (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 27
                // Dst: (S_PACK_HH_B32_B16:v2i16 ?:i32:$src0, ?:i32:$src1)
/*122561*/    /*Scope*/ 76, /*->122638*/
/*122562*/      OPC_RecordChild0, // #0 = $src0
/*122563*/      OPC_Scope, 54, /*->122619*/ // 2 children in Scope
/*122565*/        OPC_CheckChild0Type, MVT::i16,
/*122567*/        OPC_Scope, 33, /*->122602*/ // 2 children in Scope
/*122569*/          OPC_MoveChild1,
/*122570*/          OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*122573*/          OPC_MoveChild0,
/*122574*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*122577*/          OPC_RecordChild0, // #1 = $src1
/*122578*/          OPC_CheckChild1Integer, 16, 
/*122580*/          OPC_CheckChild1Type, MVT::i32,
/*122582*/          OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*122584*/          OPC_CheckType, MVT::i32,
/*122586*/          OPC_MoveParent,
/*122587*/          OPC_CheckType, MVT::i16,
/*122589*/          OPC_MoveParent,
/*122590*/          OPC_CheckType, MVT::v2i16,
/*122592*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122594*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LH_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 15
                    // Dst: (S_PACK_LH_B32_B16:v2i16 i16:i16:$src0, i32:i32:$src1)
/*122602*/        /*Scope*/ 15, /*->122618*/
/*122603*/          OPC_RecordChild1, // #1 = $src1
/*122604*/          OPC_CheckChild1Type, MVT::i16,
/*122606*/          OPC_CheckType, MVT::v2i16,
/*122608*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122610*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (S_PACK_LL_B32_B16:v2i16 ?:i16:$src0, ?:i16:$src1)
/*122618*/        0, /*End of Scope*/
/*122619*/      /*Scope*/ 17, /*->122637*/
/*122620*/        OPC_CheckChild0Type, MVT::f16,
/*122622*/        OPC_RecordChild1, // #1 = $src1
/*122623*/        OPC_CheckChild1Type, MVT::f16,
/*122625*/        OPC_CheckType, MVT::v2f16,
/*122627*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122629*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                      MVT::v2f16, 2/*#Ops*/, 0, 1, 
                  // Src: (build_vector:v2f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (S_PACK_LL_B32_B16:v2f16 ?:f16:$src0, ?:f16:$src1)
/*122637*/      0, /*End of Scope*/
/*122638*/    0, /*End of Scope*/
/*122639*/  /*SwitchOpcode*/ 15|128,12/*1551*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->124194
/*122643*/    OPC_RecordChild0, // #0 = $src
/*122644*/    OPC_RecordChild1, // #1 = $val
/*122645*/    OPC_Scope, 71, /*->122718*/ // 35 children in Scope
/*122647*/      OPC_RecordChild2, // #2 = $MOVRELOffset:idx:offset
/*122648*/      OPC_SwitchType /*4 cases */, 15, MVT::v2i32,// ->122666
/*122651*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122653*/        OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*122656*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*122666*/      /*SwitchType*/ 15, MVT::v4i32,// ->122683
/*122668*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122670*/        OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*122673*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*122683*/      /*SwitchType*/ 15, MVT::v8i32,// ->122700
/*122685*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122687*/        OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*122690*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*122700*/      /*SwitchType*/ 15, MVT::v16i32,// ->122717
/*122702*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122704*/        OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*122707*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*122717*/      0, // EndSwitchType
/*122718*/    /*Scope*/ 104, /*->122823*/
/*122719*/      OPC_CheckChild2Integer, 0, 
/*122721*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->122756
/*122724*/        OPC_Scope, 14, /*->122740*/ // 2 children in Scope
/*122726*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122728*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*122731*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*122740*/        /*Scope*/ 14, /*->122755*/
/*122741*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122743*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*122746*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*122755*/        0, /*End of Scope*/
/*122756*/      /*SwitchType*/ 32, MVT::v2i32,// ->122790
/*122758*/        OPC_Scope, 14, /*->122774*/ // 2 children in Scope
/*122760*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122762*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*122765*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*122774*/        /*Scope*/ 14, /*->122789*/
/*122775*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122777*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*122780*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*122789*/        0, /*End of Scope*/
/*122790*/      /*SwitchType*/ 14, MVT::v8i32,// ->122806
/*122792*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122794*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*122797*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*122806*/      /*SwitchType*/ 14, MVT::v16i32,// ->122822
/*122808*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122810*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*122813*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*122822*/      0, // EndSwitchType
/*122823*/    /*Scope*/ 104, /*->122928*/
/*122824*/      OPC_CheckChild2Integer, 1, 
/*122826*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->122861
/*122829*/        OPC_Scope, 14, /*->122845*/ // 2 children in Scope
/*122831*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122833*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*122836*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*122845*/        /*Scope*/ 14, /*->122860*/
/*122846*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122848*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*122851*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*122860*/        0, /*End of Scope*/
/*122861*/      /*SwitchType*/ 32, MVT::v2i32,// ->122895
/*122863*/        OPC_Scope, 14, /*->122879*/ // 2 children in Scope
/*122865*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122867*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*122870*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*122879*/        /*Scope*/ 14, /*->122894*/
/*122880*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122882*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*122885*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*122894*/        0, /*End of Scope*/
/*122895*/      /*SwitchType*/ 14, MVT::v8i32,// ->122911
/*122897*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122899*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*122902*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*122911*/      /*SwitchType*/ 14, MVT::v16i32,// ->122927
/*122913*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122915*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*122918*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*122927*/      0, // EndSwitchType
/*122928*/    /*Scope*/ 86, /*->123015*/
/*122929*/      OPC_CheckChild2Integer, 2, 
/*122931*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->122966
/*122934*/        OPC_Scope, 14, /*->122950*/ // 2 children in Scope
/*122936*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122938*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*122941*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*122950*/        /*Scope*/ 14, /*->122965*/
/*122951*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122953*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*122956*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*122965*/        0, /*End of Scope*/
/*122966*/      /*SwitchType*/ 14, MVT::v2i32,// ->122982
/*122968*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122970*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*122973*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*122982*/      /*SwitchType*/ 14, MVT::v8i32,// ->122998
/*122984*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122986*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*122989*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*122998*/      /*SwitchType*/ 14, MVT::v16i32,// ->123014
/*123000*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123002*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*123005*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*123014*/      0, // EndSwitchType
/*123015*/    /*Scope*/ 70, /*->123086*/
/*123016*/      OPC_CheckChild2Integer, 3, 
/*123018*/      OPC_SwitchType /*3 cases */, 32, MVT::v4i32,// ->123053
/*123021*/        OPC_Scope, 14, /*->123037*/ // 2 children in Scope
/*123023*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123025*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*123028*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*123037*/        /*Scope*/ 14, /*->123052*/
/*123038*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123040*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*123043*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*123052*/        0, /*End of Scope*/
/*123053*/      /*SwitchType*/ 14, MVT::v8i32,// ->123069
/*123055*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123057*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*123060*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*123069*/      /*SwitchType*/ 14, MVT::v16i32,// ->123085
/*123071*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123073*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*123076*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*123085*/      0, // EndSwitchType
/*123086*/    /*Scope*/ 36, /*->123123*/
/*123087*/      OPC_CheckChild2Integer, 4, 
/*123089*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->123106
/*123092*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123094*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*123097*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*123106*/      /*SwitchType*/ 14, MVT::v16i32,// ->123122
/*123108*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123110*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*123113*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*123122*/      0, // EndSwitchType
/*123123*/    /*Scope*/ 36, /*->123160*/
/*123124*/      OPC_CheckChild2Integer, 5, 
/*123126*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->123143
/*123129*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123131*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*123134*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*123143*/      /*SwitchType*/ 14, MVT::v16i32,// ->123159
/*123145*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123147*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*123150*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*123159*/      0, // EndSwitchType
/*123160*/    /*Scope*/ 36, /*->123197*/
/*123161*/      OPC_CheckChild2Integer, 6, 
/*123163*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->123180
/*123166*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123168*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*123171*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*123180*/      /*SwitchType*/ 14, MVT::v16i32,// ->123196
/*123182*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123184*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*123187*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*123196*/      0, // EndSwitchType
/*123197*/    /*Scope*/ 36, /*->123234*/
/*123198*/      OPC_CheckChild2Integer, 7, 
/*123200*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->123217
/*123203*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123205*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*123208*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*123217*/      /*SwitchType*/ 14, MVT::v16i32,// ->123233
/*123219*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123221*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*123224*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*123233*/      0, // EndSwitchType
/*123234*/    /*Scope*/ 18, /*->123253*/
/*123235*/      OPC_CheckChild2Integer, 8, 
/*123237*/      OPC_CheckType, MVT::v16i32,
/*123239*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123241*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*123244*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*123253*/    /*Scope*/ 18, /*->123272*/
/*123254*/      OPC_CheckChild2Integer, 9, 
/*123256*/      OPC_CheckType, MVT::v16i32,
/*123258*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123260*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*123263*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*123272*/    /*Scope*/ 18, /*->123291*/
/*123273*/      OPC_CheckChild2Integer, 10, 
/*123275*/      OPC_CheckType, MVT::v16i32,
/*123277*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123279*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*123282*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*123291*/    /*Scope*/ 18, /*->123310*/
/*123292*/      OPC_CheckChild2Integer, 11, 
/*123294*/      OPC_CheckType, MVT::v16i32,
/*123296*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123298*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*123301*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*123310*/    /*Scope*/ 18, /*->123329*/
/*123311*/      OPC_CheckChild2Integer, 12, 
/*123313*/      OPC_CheckType, MVT::v16i32,
/*123315*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123317*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*123320*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*123329*/    /*Scope*/ 18, /*->123348*/
/*123330*/      OPC_CheckChild2Integer, 13, 
/*123332*/      OPC_CheckType, MVT::v16i32,
/*123334*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123336*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*123339*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*123348*/    /*Scope*/ 18, /*->123367*/
/*123349*/      OPC_CheckChild2Integer, 14, 
/*123351*/      OPC_CheckType, MVT::v16i32,
/*123353*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123355*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*123358*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*123367*/    /*Scope*/ 18, /*->123386*/
/*123368*/      OPC_CheckChild2Integer, 15, 
/*123370*/      OPC_CheckType, MVT::v16i32,
/*123372*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123374*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*123377*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*123386*/    /*Scope*/ 106, /*->123493*/
/*123387*/      OPC_RecordChild2, // #2 = $index
/*123388*/      OPC_Scope, 30, /*->123420*/ // 5 children in Scope
/*123390*/        OPC_CheckChild2Type, MVT::i32,
/*123392*/        OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->123406
/*123395*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123397*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*123406*/        /*SwitchType*/ 11, MVT::v4i32,// ->123419
/*123408*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123410*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*123419*/        0, // EndSwitchType
/*123420*/      /*Scope*/ 17, /*->123438*/
/*123421*/        OPC_CheckType, MVT::v2f32,
/*123423*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123425*/        OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*123428*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*123438*/      /*Scope*/ 17, /*->123456*/
/*123439*/        OPC_CheckType, MVT::v4f32,
/*123441*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123443*/        OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*123446*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*123456*/      /*Scope*/ 17, /*->123474*/
/*123457*/        OPC_CheckType, MVT::v8f32,
/*123459*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123461*/        OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*123464*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*123474*/      /*Scope*/ 17, /*->123492*/
/*123475*/        OPC_CheckType, MVT::v16f32,
/*123477*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123479*/        OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*123482*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*123492*/      0, /*End of Scope*/
/*123493*/    /*Scope*/ 104, /*->123598*/
/*123494*/      OPC_CheckChild2Integer, 0, 
/*123496*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->123531
/*123499*/        OPC_Scope, 14, /*->123515*/ // 2 children in Scope
/*123501*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123503*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*123506*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*123515*/        /*Scope*/ 14, /*->123530*/
/*123516*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123518*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*123521*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*123530*/        0, /*End of Scope*/
/*123531*/      /*SwitchType*/ 32, MVT::v2f32,// ->123565
/*123533*/        OPC_Scope, 14, /*->123549*/ // 2 children in Scope
/*123535*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123537*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*123540*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*123549*/        /*Scope*/ 14, /*->123564*/
/*123550*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123552*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*123555*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*123564*/        0, /*End of Scope*/
/*123565*/      /*SwitchType*/ 14, MVT::v8f32,// ->123581
/*123567*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123569*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*123572*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*123581*/      /*SwitchType*/ 14, MVT::v16f32,// ->123597
/*123583*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123585*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*123588*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*123597*/      0, // EndSwitchType
/*123598*/    /*Scope*/ 104, /*->123703*/
/*123599*/      OPC_CheckChild2Integer, 1, 
/*123601*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->123636
/*123604*/        OPC_Scope, 14, /*->123620*/ // 2 children in Scope
/*123606*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123608*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*123611*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*123620*/        /*Scope*/ 14, /*->123635*/
/*123621*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123623*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*123626*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*123635*/        0, /*End of Scope*/
/*123636*/      /*SwitchType*/ 32, MVT::v2f32,// ->123670
/*123638*/        OPC_Scope, 14, /*->123654*/ // 2 children in Scope
/*123640*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123642*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*123645*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*123654*/        /*Scope*/ 14, /*->123669*/
/*123655*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123657*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*123660*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*123669*/        0, /*End of Scope*/
/*123670*/      /*SwitchType*/ 14, MVT::v8f32,// ->123686
/*123672*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123674*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*123677*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*123686*/      /*SwitchType*/ 14, MVT::v16f32,// ->123702
/*123688*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123690*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*123693*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*123702*/      0, // EndSwitchType
/*123703*/    /*Scope*/ 86, /*->123790*/
/*123704*/      OPC_CheckChild2Integer, 2, 
/*123706*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->123741
/*123709*/        OPC_Scope, 14, /*->123725*/ // 2 children in Scope
/*123711*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123713*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*123716*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*123725*/        /*Scope*/ 14, /*->123740*/
/*123726*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123728*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*123731*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*123740*/        0, /*End of Scope*/
/*123741*/      /*SwitchType*/ 14, MVT::v2f32,// ->123757
/*123743*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123745*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*123748*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*123757*/      /*SwitchType*/ 14, MVT::v8f32,// ->123773
/*123759*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123761*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*123764*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*123773*/      /*SwitchType*/ 14, MVT::v16f32,// ->123789
/*123775*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123777*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*123780*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*123789*/      0, // EndSwitchType
/*123790*/    /*Scope*/ 70, /*->123861*/
/*123791*/      OPC_CheckChild2Integer, 3, 
/*123793*/      OPC_SwitchType /*3 cases */, 32, MVT::v4f32,// ->123828
/*123796*/        OPC_Scope, 14, /*->123812*/ // 2 children in Scope
/*123798*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123800*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*123803*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*123812*/        /*Scope*/ 14, /*->123827*/
/*123813*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123815*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*123818*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*123827*/        0, /*End of Scope*/
/*123828*/      /*SwitchType*/ 14, MVT::v8f32,// ->123844
/*123830*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123832*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*123835*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*123844*/      /*SwitchType*/ 14, MVT::v16f32,// ->123860
/*123846*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123848*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*123851*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*123860*/      0, // EndSwitchType
/*123861*/    /*Scope*/ 36, /*->123898*/
/*123862*/      OPC_CheckChild2Integer, 4, 
/*123864*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->123881
/*123867*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123869*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*123872*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*123881*/      /*SwitchType*/ 14, MVT::v16f32,// ->123897
/*123883*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123885*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*123888*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*123897*/      0, // EndSwitchType
/*123898*/    /*Scope*/ 36, /*->123935*/
/*123899*/      OPC_CheckChild2Integer, 5, 
/*123901*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->123918
/*123904*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123906*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*123909*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*123918*/      /*SwitchType*/ 14, MVT::v16f32,// ->123934
/*123920*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123922*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*123925*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*123934*/      0, // EndSwitchType
/*123935*/    /*Scope*/ 36, /*->123972*/
/*123936*/      OPC_CheckChild2Integer, 6, 
/*123938*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->123955
/*123941*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123943*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*123946*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*123955*/      /*SwitchType*/ 14, MVT::v16f32,// ->123971
/*123957*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123959*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*123962*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*123971*/      0, // EndSwitchType
/*123972*/    /*Scope*/ 36, /*->124009*/
/*123973*/      OPC_CheckChild2Integer, 7, 
/*123975*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->123992
/*123978*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123980*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*123983*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*123992*/      /*SwitchType*/ 14, MVT::v16f32,// ->124008
/*123994*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123996*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*123999*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*124008*/      0, // EndSwitchType
/*124009*/    /*Scope*/ 18, /*->124028*/
/*124010*/      OPC_CheckChild2Integer, 8, 
/*124012*/      OPC_CheckType, MVT::v16f32,
/*124014*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124016*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*124019*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*124028*/    /*Scope*/ 18, /*->124047*/
/*124029*/      OPC_CheckChild2Integer, 9, 
/*124031*/      OPC_CheckType, MVT::v16f32,
/*124033*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124035*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*124038*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*124047*/    /*Scope*/ 18, /*->124066*/
/*124048*/      OPC_CheckChild2Integer, 10, 
/*124050*/      OPC_CheckType, MVT::v16f32,
/*124052*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124054*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*124057*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*124066*/    /*Scope*/ 18, /*->124085*/
/*124067*/      OPC_CheckChild2Integer, 11, 
/*124069*/      OPC_CheckType, MVT::v16f32,
/*124071*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124073*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*124076*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*124085*/    /*Scope*/ 18, /*->124104*/
/*124086*/      OPC_CheckChild2Integer, 12, 
/*124088*/      OPC_CheckType, MVT::v16f32,
/*124090*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124092*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*124095*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*124104*/    /*Scope*/ 18, /*->124123*/
/*124105*/      OPC_CheckChild2Integer, 13, 
/*124107*/      OPC_CheckType, MVT::v16f32,
/*124109*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124111*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*124114*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*124123*/    /*Scope*/ 18, /*->124142*/
/*124124*/      OPC_CheckChild2Integer, 14, 
/*124126*/      OPC_CheckType, MVT::v16f32,
/*124128*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124130*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*124133*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*124142*/    /*Scope*/ 18, /*->124161*/
/*124143*/      OPC_CheckChild2Integer, 15, 
/*124145*/      OPC_CheckType, MVT::v16f32,
/*124147*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124149*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*124152*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*124161*/    /*Scope*/ 31, /*->124193*/
/*124162*/      OPC_RecordChild2, // #2 = $index
/*124163*/      OPC_CheckChild2Type, MVT::i32,
/*124165*/      OPC_SwitchType /*2 cases */, 11, MVT::v2f32,// ->124179
/*124168*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*124170*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*124179*/      /*SwitchType*/ 11, MVT::v4f32,// ->124192
/*124181*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*124183*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*124192*/      0, // EndSwitchType
/*124193*/    0, /*End of Scope*/
/*124194*/  /*SwitchOpcode*/ 96|128,18/*2400*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->126598
/*124198*/    OPC_Scope, 88|128,1/*216*/, /*->124417*/ // 11 children in Scope
/*124201*/      OPC_CheckChild0Integer, 0, 
/*124203*/      OPC_CheckChild0Type, MVT::i32,
/*124205*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*124206*/      OPC_CheckChild1Type, MVT::v4f32,
/*124208*/      OPC_RecordChild2, // #1 = $srcx
/*124209*/      OPC_MoveChild2,
/*124210*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124213*/      OPC_CheckType, MVT::i32,
/*124215*/      OPC_MoveParent,
/*124216*/      OPC_RecordChild3, // #2 = $srcy
/*124217*/      OPC_MoveChild3,
/*124218*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124221*/      OPC_CheckType, MVT::i32,
/*124223*/      OPC_MoveParent,
/*124224*/      OPC_RecordChild4, // #3 = $srcz
/*124225*/      OPC_MoveChild4,
/*124226*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124229*/      OPC_CheckType, MVT::i32,
/*124231*/      OPC_MoveParent,
/*124232*/      OPC_RecordChild5, // #4 = $srcw
/*124233*/      OPC_MoveChild5,
/*124234*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124237*/      OPC_CheckType, MVT::i32,
/*124239*/      OPC_MoveParent,
/*124240*/      OPC_RecordChild6, // #5 = $offsetx
/*124241*/      OPC_MoveChild6,
/*124242*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124245*/      OPC_CheckType, MVT::i32,
/*124247*/      OPC_MoveParent,
/*124248*/      OPC_RecordChild7, // #6 = $offsety
/*124249*/      OPC_MoveChild7,
/*124250*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124253*/      OPC_CheckType, MVT::i32,
/*124255*/      OPC_MoveParent,
/*124256*/      OPC_MoveChild, 8,
/*124258*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124261*/      OPC_RecordNode, // #7 = $offsetz
/*124262*/      OPC_CheckType, MVT::i32,
/*124264*/      OPC_MoveParent,
/*124265*/      OPC_MoveChild, 9,
/*124267*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124270*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*124271*/      OPC_CheckType, MVT::i32,
/*124273*/      OPC_MoveParent,
/*124274*/      OPC_MoveChild, 10,
/*124276*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124279*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*124280*/      OPC_CheckType, MVT::i32,
/*124282*/      OPC_MoveParent,
/*124283*/      OPC_MoveChild, 11,
/*124285*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124288*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*124289*/      OPC_CheckType, MVT::i32,
/*124291*/      OPC_MoveParent,
/*124292*/      OPC_MoveChild, 12,
/*124294*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124297*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*124298*/      OPC_CheckType, MVT::i32,
/*124300*/      OPC_MoveParent,
/*124301*/      OPC_MoveChild, 13,
/*124303*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124306*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*124307*/      OPC_CheckType, MVT::i32,
/*124309*/      OPC_MoveParent,
/*124310*/      OPC_MoveChild, 14,
/*124312*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124315*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*124316*/      OPC_CheckType, MVT::i32,
/*124318*/      OPC_MoveParent,
/*124319*/      OPC_MoveChild, 15,
/*124321*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124324*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*124325*/      OPC_CheckType, MVT::i32,
/*124327*/      OPC_MoveParent,
/*124328*/      OPC_MoveChild, 16,
/*124330*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124333*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*124334*/      OPC_CheckType, MVT::i32,
/*124336*/      OPC_MoveParent,
/*124337*/      OPC_MoveChild, 17,
/*124339*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124342*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*124343*/      OPC_CheckType, MVT::i32,
/*124345*/      OPC_MoveParent,
/*124346*/      OPC_MoveChild, 18,
/*124348*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124351*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*124352*/      OPC_CheckType, MVT::i32,
/*124354*/      OPC_MoveParent,
/*124355*/      OPC_CheckType, MVT::v4f32,
/*124357*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*124359*/      OPC_EmitConvertToTarget, 1,
/*124361*/      OPC_EmitConvertToTarget, 2,
/*124363*/      OPC_EmitConvertToTarget, 3,
/*124365*/      OPC_EmitConvertToTarget, 4,
/*124367*/      OPC_EmitConvertToTarget, 5,
/*124369*/      OPC_EmitConvertToTarget, 6,
/*124371*/      OPC_EmitConvertToTarget, 7,
/*124373*/      OPC_EmitConvertToTarget, 8,
/*124375*/      OPC_EmitConvertToTarget, 9,
/*124377*/      OPC_EmitConvertToTarget, 10,
/*124379*/      OPC_EmitConvertToTarget, 11,
/*124381*/      OPC_EmitConvertToTarget, 12,
/*124383*/      OPC_EmitConvertToTarget, 13,
/*124385*/      OPC_EmitConvertToTarget, 14,
/*124387*/      OPC_EmitConvertToTarget, 15,
/*124389*/      OPC_EmitConvertToTarget, 16,
/*124391*/      OPC_EmitConvertToTarget, 17,
/*124393*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*124417*/    /*Scope*/ 88|128,1/*216*/, /*->124635*/
/*124419*/      OPC_CheckChild0Integer, 1, 
/*124421*/      OPC_CheckChild0Type, MVT::i32,
/*124423*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*124424*/      OPC_CheckChild1Type, MVT::v4f32,
/*124426*/      OPC_RecordChild2, // #1 = $srcx
/*124427*/      OPC_MoveChild2,
/*124428*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124431*/      OPC_CheckType, MVT::i32,
/*124433*/      OPC_MoveParent,
/*124434*/      OPC_RecordChild3, // #2 = $srcy
/*124435*/      OPC_MoveChild3,
/*124436*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124439*/      OPC_CheckType, MVT::i32,
/*124441*/      OPC_MoveParent,
/*124442*/      OPC_RecordChild4, // #3 = $srcz
/*124443*/      OPC_MoveChild4,
/*124444*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124447*/      OPC_CheckType, MVT::i32,
/*124449*/      OPC_MoveParent,
/*124450*/      OPC_RecordChild5, // #4 = $srcw
/*124451*/      OPC_MoveChild5,
/*124452*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124455*/      OPC_CheckType, MVT::i32,
/*124457*/      OPC_MoveParent,
/*124458*/      OPC_RecordChild6, // #5 = $offsetx
/*124459*/      OPC_MoveChild6,
/*124460*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124463*/      OPC_CheckType, MVT::i32,
/*124465*/      OPC_MoveParent,
/*124466*/      OPC_RecordChild7, // #6 = $offsety
/*124467*/      OPC_MoveChild7,
/*124468*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124471*/      OPC_CheckType, MVT::i32,
/*124473*/      OPC_MoveParent,
/*124474*/      OPC_MoveChild, 8,
/*124476*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124479*/      OPC_RecordNode, // #7 = $offsetz
/*124480*/      OPC_CheckType, MVT::i32,
/*124482*/      OPC_MoveParent,
/*124483*/      OPC_MoveChild, 9,
/*124485*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124488*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*124489*/      OPC_CheckType, MVT::i32,
/*124491*/      OPC_MoveParent,
/*124492*/      OPC_MoveChild, 10,
/*124494*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124497*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*124498*/      OPC_CheckType, MVT::i32,
/*124500*/      OPC_MoveParent,
/*124501*/      OPC_MoveChild, 11,
/*124503*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124506*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*124507*/      OPC_CheckType, MVT::i32,
/*124509*/      OPC_MoveParent,
/*124510*/      OPC_MoveChild, 12,
/*124512*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124515*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*124516*/      OPC_CheckType, MVT::i32,
/*124518*/      OPC_MoveParent,
/*124519*/      OPC_MoveChild, 13,
/*124521*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124524*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*124525*/      OPC_CheckType, MVT::i32,
/*124527*/      OPC_MoveParent,
/*124528*/      OPC_MoveChild, 14,
/*124530*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124533*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*124534*/      OPC_CheckType, MVT::i32,
/*124536*/      OPC_MoveParent,
/*124537*/      OPC_MoveChild, 15,
/*124539*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124542*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*124543*/      OPC_CheckType, MVT::i32,
/*124545*/      OPC_MoveParent,
/*124546*/      OPC_MoveChild, 16,
/*124548*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124551*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*124552*/      OPC_CheckType, MVT::i32,
/*124554*/      OPC_MoveParent,
/*124555*/      OPC_MoveChild, 17,
/*124557*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124560*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*124561*/      OPC_CheckType, MVT::i32,
/*124563*/      OPC_MoveParent,
/*124564*/      OPC_MoveChild, 18,
/*124566*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124569*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*124570*/      OPC_CheckType, MVT::i32,
/*124572*/      OPC_MoveParent,
/*124573*/      OPC_CheckType, MVT::v4f32,
/*124575*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*124577*/      OPC_EmitConvertToTarget, 1,
/*124579*/      OPC_EmitConvertToTarget, 2,
/*124581*/      OPC_EmitConvertToTarget, 3,
/*124583*/      OPC_EmitConvertToTarget, 4,
/*124585*/      OPC_EmitConvertToTarget, 5,
/*124587*/      OPC_EmitConvertToTarget, 6,
/*124589*/      OPC_EmitConvertToTarget, 7,
/*124591*/      OPC_EmitConvertToTarget, 8,
/*124593*/      OPC_EmitConvertToTarget, 9,
/*124595*/      OPC_EmitConvertToTarget, 10,
/*124597*/      OPC_EmitConvertToTarget, 11,
/*124599*/      OPC_EmitConvertToTarget, 12,
/*124601*/      OPC_EmitConvertToTarget, 13,
/*124603*/      OPC_EmitConvertToTarget, 14,
/*124605*/      OPC_EmitConvertToTarget, 15,
/*124607*/      OPC_EmitConvertToTarget, 16,
/*124609*/      OPC_EmitConvertToTarget, 17,
/*124611*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*124635*/    /*Scope*/ 88|128,1/*216*/, /*->124853*/
/*124637*/      OPC_CheckChild0Integer, 2, 
/*124639*/      OPC_CheckChild0Type, MVT::i32,
/*124641*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*124642*/      OPC_CheckChild1Type, MVT::v4f32,
/*124644*/      OPC_RecordChild2, // #1 = $srcx
/*124645*/      OPC_MoveChild2,
/*124646*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124649*/      OPC_CheckType, MVT::i32,
/*124651*/      OPC_MoveParent,
/*124652*/      OPC_RecordChild3, // #2 = $srcy
/*124653*/      OPC_MoveChild3,
/*124654*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124657*/      OPC_CheckType, MVT::i32,
/*124659*/      OPC_MoveParent,
/*124660*/      OPC_RecordChild4, // #3 = $srcz
/*124661*/      OPC_MoveChild4,
/*124662*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124665*/      OPC_CheckType, MVT::i32,
/*124667*/      OPC_MoveParent,
/*124668*/      OPC_RecordChild5, // #4 = $srcw
/*124669*/      OPC_MoveChild5,
/*124670*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124673*/      OPC_CheckType, MVT::i32,
/*124675*/      OPC_MoveParent,
/*124676*/      OPC_RecordChild6, // #5 = $offsetx
/*124677*/      OPC_MoveChild6,
/*124678*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124681*/      OPC_CheckType, MVT::i32,
/*124683*/      OPC_MoveParent,
/*124684*/      OPC_RecordChild7, // #6 = $offsety
/*124685*/      OPC_MoveChild7,
/*124686*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124689*/      OPC_CheckType, MVT::i32,
/*124691*/      OPC_MoveParent,
/*124692*/      OPC_MoveChild, 8,
/*124694*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124697*/      OPC_RecordNode, // #7 = $offsetz
/*124698*/      OPC_CheckType, MVT::i32,
/*124700*/      OPC_MoveParent,
/*124701*/      OPC_MoveChild, 9,
/*124703*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124706*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*124707*/      OPC_CheckType, MVT::i32,
/*124709*/      OPC_MoveParent,
/*124710*/      OPC_MoveChild, 10,
/*124712*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124715*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*124716*/      OPC_CheckType, MVT::i32,
/*124718*/      OPC_MoveParent,
/*124719*/      OPC_MoveChild, 11,
/*124721*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124724*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*124725*/      OPC_CheckType, MVT::i32,
/*124727*/      OPC_MoveParent,
/*124728*/      OPC_MoveChild, 12,
/*124730*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124733*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*124734*/      OPC_CheckType, MVT::i32,
/*124736*/      OPC_MoveParent,
/*124737*/      OPC_MoveChild, 13,
/*124739*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124742*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*124743*/      OPC_CheckType, MVT::i32,
/*124745*/      OPC_MoveParent,
/*124746*/      OPC_MoveChild, 14,
/*124748*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124751*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*124752*/      OPC_CheckType, MVT::i32,
/*124754*/      OPC_MoveParent,
/*124755*/      OPC_MoveChild, 15,
/*124757*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124760*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*124761*/      OPC_CheckType, MVT::i32,
/*124763*/      OPC_MoveParent,
/*124764*/      OPC_MoveChild, 16,
/*124766*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124769*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*124770*/      OPC_CheckType, MVT::i32,
/*124772*/      OPC_MoveParent,
/*124773*/      OPC_MoveChild, 17,
/*124775*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124778*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*124779*/      OPC_CheckType, MVT::i32,
/*124781*/      OPC_MoveParent,
/*124782*/      OPC_MoveChild, 18,
/*124784*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124787*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*124788*/      OPC_CheckType, MVT::i32,
/*124790*/      OPC_MoveParent,
/*124791*/      OPC_CheckType, MVT::v4f32,
/*124793*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*124795*/      OPC_EmitConvertToTarget, 1,
/*124797*/      OPC_EmitConvertToTarget, 2,
/*124799*/      OPC_EmitConvertToTarget, 3,
/*124801*/      OPC_EmitConvertToTarget, 4,
/*124803*/      OPC_EmitConvertToTarget, 5,
/*124805*/      OPC_EmitConvertToTarget, 6,
/*124807*/      OPC_EmitConvertToTarget, 7,
/*124809*/      OPC_EmitConvertToTarget, 8,
/*124811*/      OPC_EmitConvertToTarget, 9,
/*124813*/      OPC_EmitConvertToTarget, 10,
/*124815*/      OPC_EmitConvertToTarget, 11,
/*124817*/      OPC_EmitConvertToTarget, 12,
/*124819*/      OPC_EmitConvertToTarget, 13,
/*124821*/      OPC_EmitConvertToTarget, 14,
/*124823*/      OPC_EmitConvertToTarget, 15,
/*124825*/      OPC_EmitConvertToTarget, 16,
/*124827*/      OPC_EmitConvertToTarget, 17,
/*124829*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*124853*/    /*Scope*/ 88|128,1/*216*/, /*->125071*/
/*124855*/      OPC_CheckChild0Integer, 3, 
/*124857*/      OPC_CheckChild0Type, MVT::i32,
/*124859*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*124860*/      OPC_CheckChild1Type, MVT::v4f32,
/*124862*/      OPC_RecordChild2, // #1 = $srcx
/*124863*/      OPC_MoveChild2,
/*124864*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124867*/      OPC_CheckType, MVT::i32,
/*124869*/      OPC_MoveParent,
/*124870*/      OPC_RecordChild3, // #2 = $srcy
/*124871*/      OPC_MoveChild3,
/*124872*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124875*/      OPC_CheckType, MVT::i32,
/*124877*/      OPC_MoveParent,
/*124878*/      OPC_RecordChild4, // #3 = $srcz
/*124879*/      OPC_MoveChild4,
/*124880*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124883*/      OPC_CheckType, MVT::i32,
/*124885*/      OPC_MoveParent,
/*124886*/      OPC_RecordChild5, // #4 = $srcw
/*124887*/      OPC_MoveChild5,
/*124888*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124891*/      OPC_CheckType, MVT::i32,
/*124893*/      OPC_MoveParent,
/*124894*/      OPC_RecordChild6, // #5 = $offsetx
/*124895*/      OPC_MoveChild6,
/*124896*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124899*/      OPC_CheckType, MVT::i32,
/*124901*/      OPC_MoveParent,
/*124902*/      OPC_RecordChild7, // #6 = $offsety
/*124903*/      OPC_MoveChild7,
/*124904*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124907*/      OPC_CheckType, MVT::i32,
/*124909*/      OPC_MoveParent,
/*124910*/      OPC_MoveChild, 8,
/*124912*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124915*/      OPC_RecordNode, // #7 = $offsetz
/*124916*/      OPC_CheckType, MVT::i32,
/*124918*/      OPC_MoveParent,
/*124919*/      OPC_MoveChild, 9,
/*124921*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124924*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*124925*/      OPC_CheckType, MVT::i32,
/*124927*/      OPC_MoveParent,
/*124928*/      OPC_MoveChild, 10,
/*124930*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124933*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*124934*/      OPC_CheckType, MVT::i32,
/*124936*/      OPC_MoveParent,
/*124937*/      OPC_MoveChild, 11,
/*124939*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124942*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*124943*/      OPC_CheckType, MVT::i32,
/*124945*/      OPC_MoveParent,
/*124946*/      OPC_MoveChild, 12,
/*124948*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124951*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*124952*/      OPC_CheckType, MVT::i32,
/*124954*/      OPC_MoveParent,
/*124955*/      OPC_MoveChild, 13,
/*124957*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124960*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*124961*/      OPC_CheckType, MVT::i32,
/*124963*/      OPC_MoveParent,
/*124964*/      OPC_MoveChild, 14,
/*124966*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124969*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*124970*/      OPC_CheckType, MVT::i32,
/*124972*/      OPC_MoveParent,
/*124973*/      OPC_MoveChild, 15,
/*124975*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124978*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*124979*/      OPC_CheckType, MVT::i32,
/*124981*/      OPC_MoveParent,
/*124982*/      OPC_MoveChild, 16,
/*124984*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124987*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*124988*/      OPC_CheckType, MVT::i32,
/*124990*/      OPC_MoveParent,
/*124991*/      OPC_MoveChild, 17,
/*124993*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124996*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*124997*/      OPC_CheckType, MVT::i32,
/*124999*/      OPC_MoveParent,
/*125000*/      OPC_MoveChild, 18,
/*125002*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125005*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*125006*/      OPC_CheckType, MVT::i32,
/*125008*/      OPC_MoveParent,
/*125009*/      OPC_CheckType, MVT::v4f32,
/*125011*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125013*/      OPC_EmitConvertToTarget, 1,
/*125015*/      OPC_EmitConvertToTarget, 2,
/*125017*/      OPC_EmitConvertToTarget, 3,
/*125019*/      OPC_EmitConvertToTarget, 4,
/*125021*/      OPC_EmitConvertToTarget, 5,
/*125023*/      OPC_EmitConvertToTarget, 6,
/*125025*/      OPC_EmitConvertToTarget, 7,
/*125027*/      OPC_EmitConvertToTarget, 8,
/*125029*/      OPC_EmitConvertToTarget, 9,
/*125031*/      OPC_EmitConvertToTarget, 10,
/*125033*/      OPC_EmitConvertToTarget, 11,
/*125035*/      OPC_EmitConvertToTarget, 12,
/*125037*/      OPC_EmitConvertToTarget, 13,
/*125039*/      OPC_EmitConvertToTarget, 14,
/*125041*/      OPC_EmitConvertToTarget, 15,
/*125043*/      OPC_EmitConvertToTarget, 16,
/*125045*/      OPC_EmitConvertToTarget, 17,
/*125047*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*125071*/    /*Scope*/ 88|128,1/*216*/, /*->125289*/
/*125073*/      OPC_CheckChild0Integer, 4, 
/*125075*/      OPC_CheckChild0Type, MVT::i32,
/*125077*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*125078*/      OPC_CheckChild1Type, MVT::v4f32,
/*125080*/      OPC_RecordChild2, // #1 = $srcx
/*125081*/      OPC_MoveChild2,
/*125082*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125085*/      OPC_CheckType, MVT::i32,
/*125087*/      OPC_MoveParent,
/*125088*/      OPC_RecordChild3, // #2 = $srcy
/*125089*/      OPC_MoveChild3,
/*125090*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125093*/      OPC_CheckType, MVT::i32,
/*125095*/      OPC_MoveParent,
/*125096*/      OPC_RecordChild4, // #3 = $srcz
/*125097*/      OPC_MoveChild4,
/*125098*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125101*/      OPC_CheckType, MVT::i32,
/*125103*/      OPC_MoveParent,
/*125104*/      OPC_RecordChild5, // #4 = $srcw
/*125105*/      OPC_MoveChild5,
/*125106*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125109*/      OPC_CheckType, MVT::i32,
/*125111*/      OPC_MoveParent,
/*125112*/      OPC_RecordChild6, // #5 = $offsetx
/*125113*/      OPC_MoveChild6,
/*125114*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125117*/      OPC_CheckType, MVT::i32,
/*125119*/      OPC_MoveParent,
/*125120*/      OPC_RecordChild7, // #6 = $offsety
/*125121*/      OPC_MoveChild7,
/*125122*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125125*/      OPC_CheckType, MVT::i32,
/*125127*/      OPC_MoveParent,
/*125128*/      OPC_MoveChild, 8,
/*125130*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125133*/      OPC_RecordNode, // #7 = $offsetz
/*125134*/      OPC_CheckType, MVT::i32,
/*125136*/      OPC_MoveParent,
/*125137*/      OPC_MoveChild, 9,
/*125139*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125142*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*125143*/      OPC_CheckType, MVT::i32,
/*125145*/      OPC_MoveParent,
/*125146*/      OPC_MoveChild, 10,
/*125148*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125151*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*125152*/      OPC_CheckType, MVT::i32,
/*125154*/      OPC_MoveParent,
/*125155*/      OPC_MoveChild, 11,
/*125157*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125160*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*125161*/      OPC_CheckType, MVT::i32,
/*125163*/      OPC_MoveParent,
/*125164*/      OPC_MoveChild, 12,
/*125166*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125169*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*125170*/      OPC_CheckType, MVT::i32,
/*125172*/      OPC_MoveParent,
/*125173*/      OPC_MoveChild, 13,
/*125175*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125178*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*125179*/      OPC_CheckType, MVT::i32,
/*125181*/      OPC_MoveParent,
/*125182*/      OPC_MoveChild, 14,
/*125184*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125187*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*125188*/      OPC_CheckType, MVT::i32,
/*125190*/      OPC_MoveParent,
/*125191*/      OPC_MoveChild, 15,
/*125193*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125196*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*125197*/      OPC_CheckType, MVT::i32,
/*125199*/      OPC_MoveParent,
/*125200*/      OPC_MoveChild, 16,
/*125202*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125205*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*125206*/      OPC_CheckType, MVT::i32,
/*125208*/      OPC_MoveParent,
/*125209*/      OPC_MoveChild, 17,
/*125211*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125214*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*125215*/      OPC_CheckType, MVT::i32,
/*125217*/      OPC_MoveParent,
/*125218*/      OPC_MoveChild, 18,
/*125220*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125223*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*125224*/      OPC_CheckType, MVT::i32,
/*125226*/      OPC_MoveParent,
/*125227*/      OPC_CheckType, MVT::v4f32,
/*125229*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125231*/      OPC_EmitConvertToTarget, 1,
/*125233*/      OPC_EmitConvertToTarget, 2,
/*125235*/      OPC_EmitConvertToTarget, 3,
/*125237*/      OPC_EmitConvertToTarget, 4,
/*125239*/      OPC_EmitConvertToTarget, 5,
/*125241*/      OPC_EmitConvertToTarget, 6,
/*125243*/      OPC_EmitConvertToTarget, 7,
/*125245*/      OPC_EmitConvertToTarget, 8,
/*125247*/      OPC_EmitConvertToTarget, 9,
/*125249*/      OPC_EmitConvertToTarget, 10,
/*125251*/      OPC_EmitConvertToTarget, 11,
/*125253*/      OPC_EmitConvertToTarget, 12,
/*125255*/      OPC_EmitConvertToTarget, 13,
/*125257*/      OPC_EmitConvertToTarget, 14,
/*125259*/      OPC_EmitConvertToTarget, 15,
/*125261*/      OPC_EmitConvertToTarget, 16,
/*125263*/      OPC_EmitConvertToTarget, 17,
/*125265*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*125289*/    /*Scope*/ 88|128,1/*216*/, /*->125507*/
/*125291*/      OPC_CheckChild0Integer, 5, 
/*125293*/      OPC_CheckChild0Type, MVT::i32,
/*125295*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*125296*/      OPC_CheckChild1Type, MVT::v4f32,
/*125298*/      OPC_RecordChild2, // #1 = $srcx
/*125299*/      OPC_MoveChild2,
/*125300*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125303*/      OPC_CheckType, MVT::i32,
/*125305*/      OPC_MoveParent,
/*125306*/      OPC_RecordChild3, // #2 = $srcy
/*125307*/      OPC_MoveChild3,
/*125308*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125311*/      OPC_CheckType, MVT::i32,
/*125313*/      OPC_MoveParent,
/*125314*/      OPC_RecordChild4, // #3 = $srcz
/*125315*/      OPC_MoveChild4,
/*125316*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125319*/      OPC_CheckType, MVT::i32,
/*125321*/      OPC_MoveParent,
/*125322*/      OPC_RecordChild5, // #4 = $srcw
/*125323*/      OPC_MoveChild5,
/*125324*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125327*/      OPC_CheckType, MVT::i32,
/*125329*/      OPC_MoveParent,
/*125330*/      OPC_RecordChild6, // #5 = $offsetx
/*125331*/      OPC_MoveChild6,
/*125332*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125335*/      OPC_CheckType, MVT::i32,
/*125337*/      OPC_MoveParent,
/*125338*/      OPC_RecordChild7, // #6 = $offsety
/*125339*/      OPC_MoveChild7,
/*125340*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125343*/      OPC_CheckType, MVT::i32,
/*125345*/      OPC_MoveParent,
/*125346*/      OPC_MoveChild, 8,
/*125348*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125351*/      OPC_RecordNode, // #7 = $offsetz
/*125352*/      OPC_CheckType, MVT::i32,
/*125354*/      OPC_MoveParent,
/*125355*/      OPC_MoveChild, 9,
/*125357*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125360*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*125361*/      OPC_CheckType, MVT::i32,
/*125363*/      OPC_MoveParent,
/*125364*/      OPC_MoveChild, 10,
/*125366*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125369*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*125370*/      OPC_CheckType, MVT::i32,
/*125372*/      OPC_MoveParent,
/*125373*/      OPC_MoveChild, 11,
/*125375*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125378*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*125379*/      OPC_CheckType, MVT::i32,
/*125381*/      OPC_MoveParent,
/*125382*/      OPC_MoveChild, 12,
/*125384*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125387*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*125388*/      OPC_CheckType, MVT::i32,
/*125390*/      OPC_MoveParent,
/*125391*/      OPC_MoveChild, 13,
/*125393*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125396*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*125397*/      OPC_CheckType, MVT::i32,
/*125399*/      OPC_MoveParent,
/*125400*/      OPC_MoveChild, 14,
/*125402*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125405*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*125406*/      OPC_CheckType, MVT::i32,
/*125408*/      OPC_MoveParent,
/*125409*/      OPC_MoveChild, 15,
/*125411*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125414*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*125415*/      OPC_CheckType, MVT::i32,
/*125417*/      OPC_MoveParent,
/*125418*/      OPC_MoveChild, 16,
/*125420*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125423*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*125424*/      OPC_CheckType, MVT::i32,
/*125426*/      OPC_MoveParent,
/*125427*/      OPC_MoveChild, 17,
/*125429*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125432*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*125433*/      OPC_CheckType, MVT::i32,
/*125435*/      OPC_MoveParent,
/*125436*/      OPC_MoveChild, 18,
/*125438*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125441*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*125442*/      OPC_CheckType, MVT::i32,
/*125444*/      OPC_MoveParent,
/*125445*/      OPC_CheckType, MVT::v4f32,
/*125447*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125449*/      OPC_EmitConvertToTarget, 1,
/*125451*/      OPC_EmitConvertToTarget, 2,
/*125453*/      OPC_EmitConvertToTarget, 3,
/*125455*/      OPC_EmitConvertToTarget, 4,
/*125457*/      OPC_EmitConvertToTarget, 5,
/*125459*/      OPC_EmitConvertToTarget, 6,
/*125461*/      OPC_EmitConvertToTarget, 7,
/*125463*/      OPC_EmitConvertToTarget, 8,
/*125465*/      OPC_EmitConvertToTarget, 9,
/*125467*/      OPC_EmitConvertToTarget, 10,
/*125469*/      OPC_EmitConvertToTarget, 11,
/*125471*/      OPC_EmitConvertToTarget, 12,
/*125473*/      OPC_EmitConvertToTarget, 13,
/*125475*/      OPC_EmitConvertToTarget, 14,
/*125477*/      OPC_EmitConvertToTarget, 15,
/*125479*/      OPC_EmitConvertToTarget, 16,
/*125481*/      OPC_EmitConvertToTarget, 17,
/*125483*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*125507*/    /*Scope*/ 88|128,1/*216*/, /*->125725*/
/*125509*/      OPC_CheckChild0Integer, 6, 
/*125511*/      OPC_CheckChild0Type, MVT::i32,
/*125513*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*125514*/      OPC_CheckChild1Type, MVT::v4i32,
/*125516*/      OPC_RecordChild2, // #1 = $srcx
/*125517*/      OPC_MoveChild2,
/*125518*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125521*/      OPC_CheckType, MVT::i32,
/*125523*/      OPC_MoveParent,
/*125524*/      OPC_RecordChild3, // #2 = $srcy
/*125525*/      OPC_MoveChild3,
/*125526*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125529*/      OPC_CheckType, MVT::i32,
/*125531*/      OPC_MoveParent,
/*125532*/      OPC_RecordChild4, // #3 = $srcz
/*125533*/      OPC_MoveChild4,
/*125534*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125537*/      OPC_CheckType, MVT::i32,
/*125539*/      OPC_MoveParent,
/*125540*/      OPC_RecordChild5, // #4 = $srcw
/*125541*/      OPC_MoveChild5,
/*125542*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125545*/      OPC_CheckType, MVT::i32,
/*125547*/      OPC_MoveParent,
/*125548*/      OPC_RecordChild6, // #5 = $offsetx
/*125549*/      OPC_MoveChild6,
/*125550*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125553*/      OPC_CheckType, MVT::i32,
/*125555*/      OPC_MoveParent,
/*125556*/      OPC_RecordChild7, // #6 = $offsety
/*125557*/      OPC_MoveChild7,
/*125558*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125561*/      OPC_CheckType, MVT::i32,
/*125563*/      OPC_MoveParent,
/*125564*/      OPC_MoveChild, 8,
/*125566*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125569*/      OPC_RecordNode, // #7 = $offsetz
/*125570*/      OPC_CheckType, MVT::i32,
/*125572*/      OPC_MoveParent,
/*125573*/      OPC_MoveChild, 9,
/*125575*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125578*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*125579*/      OPC_CheckType, MVT::i32,
/*125581*/      OPC_MoveParent,
/*125582*/      OPC_MoveChild, 10,
/*125584*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125587*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*125588*/      OPC_CheckType, MVT::i32,
/*125590*/      OPC_MoveParent,
/*125591*/      OPC_MoveChild, 11,
/*125593*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125596*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*125597*/      OPC_CheckType, MVT::i32,
/*125599*/      OPC_MoveParent,
/*125600*/      OPC_MoveChild, 12,
/*125602*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125605*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*125606*/      OPC_CheckType, MVT::i32,
/*125608*/      OPC_MoveParent,
/*125609*/      OPC_MoveChild, 13,
/*125611*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125614*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*125615*/      OPC_CheckType, MVT::i32,
/*125617*/      OPC_MoveParent,
/*125618*/      OPC_MoveChild, 14,
/*125620*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125623*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*125624*/      OPC_CheckType, MVT::i32,
/*125626*/      OPC_MoveParent,
/*125627*/      OPC_MoveChild, 15,
/*125629*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125632*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*125633*/      OPC_CheckType, MVT::i32,
/*125635*/      OPC_MoveParent,
/*125636*/      OPC_MoveChild, 16,
/*125638*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125641*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*125642*/      OPC_CheckType, MVT::i32,
/*125644*/      OPC_MoveParent,
/*125645*/      OPC_MoveChild, 17,
/*125647*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125650*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*125651*/      OPC_CheckType, MVT::i32,
/*125653*/      OPC_MoveParent,
/*125654*/      OPC_MoveChild, 18,
/*125656*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125659*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*125660*/      OPC_CheckType, MVT::i32,
/*125662*/      OPC_MoveParent,
/*125663*/      OPC_CheckType, MVT::v4f32,
/*125665*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125667*/      OPC_EmitConvertToTarget, 1,
/*125669*/      OPC_EmitConvertToTarget, 2,
/*125671*/      OPC_EmitConvertToTarget, 3,
/*125673*/      OPC_EmitConvertToTarget, 4,
/*125675*/      OPC_EmitConvertToTarget, 5,
/*125677*/      OPC_EmitConvertToTarget, 6,
/*125679*/      OPC_EmitConvertToTarget, 7,
/*125681*/      OPC_EmitConvertToTarget, 8,
/*125683*/      OPC_EmitConvertToTarget, 9,
/*125685*/      OPC_EmitConvertToTarget, 10,
/*125687*/      OPC_EmitConvertToTarget, 11,
/*125689*/      OPC_EmitConvertToTarget, 12,
/*125691*/      OPC_EmitConvertToTarget, 13,
/*125693*/      OPC_EmitConvertToTarget, 14,
/*125695*/      OPC_EmitConvertToTarget, 15,
/*125697*/      OPC_EmitConvertToTarget, 16,
/*125699*/      OPC_EmitConvertToTarget, 17,
/*125701*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*125725*/    /*Scope*/ 88|128,1/*216*/, /*->125943*/
/*125727*/      OPC_CheckChild0Integer, 7, 
/*125729*/      OPC_CheckChild0Type, MVT::i32,
/*125731*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*125732*/      OPC_CheckChild1Type, MVT::v4i32,
/*125734*/      OPC_RecordChild2, // #1 = $srcx
/*125735*/      OPC_MoveChild2,
/*125736*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125739*/      OPC_CheckType, MVT::i32,
/*125741*/      OPC_MoveParent,
/*125742*/      OPC_RecordChild3, // #2 = $srcy
/*125743*/      OPC_MoveChild3,
/*125744*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125747*/      OPC_CheckType, MVT::i32,
/*125749*/      OPC_MoveParent,
/*125750*/      OPC_RecordChild4, // #3 = $srcz
/*125751*/      OPC_MoveChild4,
/*125752*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125755*/      OPC_CheckType, MVT::i32,
/*125757*/      OPC_MoveParent,
/*125758*/      OPC_RecordChild5, // #4 = $srcw
/*125759*/      OPC_MoveChild5,
/*125760*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125763*/      OPC_CheckType, MVT::i32,
/*125765*/      OPC_MoveParent,
/*125766*/      OPC_RecordChild6, // #5 = $offsetx
/*125767*/      OPC_MoveChild6,
/*125768*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125771*/      OPC_CheckType, MVT::i32,
/*125773*/      OPC_MoveParent,
/*125774*/      OPC_RecordChild7, // #6 = $offsety
/*125775*/      OPC_MoveChild7,
/*125776*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125779*/      OPC_CheckType, MVT::i32,
/*125781*/      OPC_MoveParent,
/*125782*/      OPC_MoveChild, 8,
/*125784*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125787*/      OPC_RecordNode, // #7 = $offsetz
/*125788*/      OPC_CheckType, MVT::i32,
/*125790*/      OPC_MoveParent,
/*125791*/      OPC_MoveChild, 9,
/*125793*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125796*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*125797*/      OPC_CheckType, MVT::i32,
/*125799*/      OPC_MoveParent,
/*125800*/      OPC_MoveChild, 10,
/*125802*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125805*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*125806*/      OPC_CheckType, MVT::i32,
/*125808*/      OPC_MoveParent,
/*125809*/      OPC_MoveChild, 11,
/*125811*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125814*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*125815*/      OPC_CheckType, MVT::i32,
/*125817*/      OPC_MoveParent,
/*125818*/      OPC_MoveChild, 12,
/*125820*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125823*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*125824*/      OPC_CheckType, MVT::i32,
/*125826*/      OPC_MoveParent,
/*125827*/      OPC_MoveChild, 13,
/*125829*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125832*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*125833*/      OPC_CheckType, MVT::i32,
/*125835*/      OPC_MoveParent,
/*125836*/      OPC_MoveChild, 14,
/*125838*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125841*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*125842*/      OPC_CheckType, MVT::i32,
/*125844*/      OPC_MoveParent,
/*125845*/      OPC_MoveChild, 15,
/*125847*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125850*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*125851*/      OPC_CheckType, MVT::i32,
/*125853*/      OPC_MoveParent,
/*125854*/      OPC_MoveChild, 16,
/*125856*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125859*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*125860*/      OPC_CheckType, MVT::i32,
/*125862*/      OPC_MoveParent,
/*125863*/      OPC_MoveChild, 17,
/*125865*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125868*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*125869*/      OPC_CheckType, MVT::i32,
/*125871*/      OPC_MoveParent,
/*125872*/      OPC_MoveChild, 18,
/*125874*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125877*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*125878*/      OPC_CheckType, MVT::i32,
/*125880*/      OPC_MoveParent,
/*125881*/      OPC_CheckType, MVT::v4f32,
/*125883*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125885*/      OPC_EmitConvertToTarget, 1,
/*125887*/      OPC_EmitConvertToTarget, 2,
/*125889*/      OPC_EmitConvertToTarget, 3,
/*125891*/      OPC_EmitConvertToTarget, 4,
/*125893*/      OPC_EmitConvertToTarget, 5,
/*125895*/      OPC_EmitConvertToTarget, 6,
/*125897*/      OPC_EmitConvertToTarget, 7,
/*125899*/      OPC_EmitConvertToTarget, 8,
/*125901*/      OPC_EmitConvertToTarget, 9,
/*125903*/      OPC_EmitConvertToTarget, 10,
/*125905*/      OPC_EmitConvertToTarget, 11,
/*125907*/      OPC_EmitConvertToTarget, 12,
/*125909*/      OPC_EmitConvertToTarget, 13,
/*125911*/      OPC_EmitConvertToTarget, 14,
/*125913*/      OPC_EmitConvertToTarget, 15,
/*125915*/      OPC_EmitConvertToTarget, 16,
/*125917*/      OPC_EmitConvertToTarget, 17,
/*125919*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*125943*/    /*Scope*/ 88|128,1/*216*/, /*->126161*/
/*125945*/      OPC_CheckChild0Integer, 8, 
/*125947*/      OPC_CheckChild0Type, MVT::i32,
/*125949*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*125950*/      OPC_CheckChild1Type, MVT::v4f32,
/*125952*/      OPC_RecordChild2, // #1 = $srcx
/*125953*/      OPC_MoveChild2,
/*125954*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125957*/      OPC_CheckType, MVT::i32,
/*125959*/      OPC_MoveParent,
/*125960*/      OPC_RecordChild3, // #2 = $srcy
/*125961*/      OPC_MoveChild3,
/*125962*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125965*/      OPC_CheckType, MVT::i32,
/*125967*/      OPC_MoveParent,
/*125968*/      OPC_RecordChild4, // #3 = $srcz
/*125969*/      OPC_MoveChild4,
/*125970*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125973*/      OPC_CheckType, MVT::i32,
/*125975*/      OPC_MoveParent,
/*125976*/      OPC_RecordChild5, // #4 = $srcw
/*125977*/      OPC_MoveChild5,
/*125978*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125981*/      OPC_CheckType, MVT::i32,
/*125983*/      OPC_MoveParent,
/*125984*/      OPC_RecordChild6, // #5 = $offsetx
/*125985*/      OPC_MoveChild6,
/*125986*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125989*/      OPC_CheckType, MVT::i32,
/*125991*/      OPC_MoveParent,
/*125992*/      OPC_RecordChild7, // #6 = $offsety
/*125993*/      OPC_MoveChild7,
/*125994*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125997*/      OPC_CheckType, MVT::i32,
/*125999*/      OPC_MoveParent,
/*126000*/      OPC_MoveChild, 8,
/*126002*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126005*/      OPC_RecordNode, // #7 = $offsetz
/*126006*/      OPC_CheckType, MVT::i32,
/*126008*/      OPC_MoveParent,
/*126009*/      OPC_MoveChild, 9,
/*126011*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126014*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*126015*/      OPC_CheckType, MVT::i32,
/*126017*/      OPC_MoveParent,
/*126018*/      OPC_MoveChild, 10,
/*126020*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126023*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*126024*/      OPC_CheckType, MVT::i32,
/*126026*/      OPC_MoveParent,
/*126027*/      OPC_MoveChild, 11,
/*126029*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126032*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*126033*/      OPC_CheckType, MVT::i32,
/*126035*/      OPC_MoveParent,
/*126036*/      OPC_MoveChild, 12,
/*126038*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126041*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*126042*/      OPC_CheckType, MVT::i32,
/*126044*/      OPC_MoveParent,
/*126045*/      OPC_MoveChild, 13,
/*126047*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126050*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*126051*/      OPC_CheckType, MVT::i32,
/*126053*/      OPC_MoveParent,
/*126054*/      OPC_MoveChild, 14,
/*126056*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126059*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*126060*/      OPC_CheckType, MVT::i32,
/*126062*/      OPC_MoveParent,
/*126063*/      OPC_MoveChild, 15,
/*126065*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126068*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*126069*/      OPC_CheckType, MVT::i32,
/*126071*/      OPC_MoveParent,
/*126072*/      OPC_MoveChild, 16,
/*126074*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126077*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*126078*/      OPC_CheckType, MVT::i32,
/*126080*/      OPC_MoveParent,
/*126081*/      OPC_MoveChild, 17,
/*126083*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126086*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*126087*/      OPC_CheckType, MVT::i32,
/*126089*/      OPC_MoveParent,
/*126090*/      OPC_MoveChild, 18,
/*126092*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126095*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*126096*/      OPC_CheckType, MVT::i32,
/*126098*/      OPC_MoveParent,
/*126099*/      OPC_CheckType, MVT::v4f32,
/*126101*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126103*/      OPC_EmitConvertToTarget, 1,
/*126105*/      OPC_EmitConvertToTarget, 2,
/*126107*/      OPC_EmitConvertToTarget, 3,
/*126109*/      OPC_EmitConvertToTarget, 4,
/*126111*/      OPC_EmitConvertToTarget, 5,
/*126113*/      OPC_EmitConvertToTarget, 6,
/*126115*/      OPC_EmitConvertToTarget, 7,
/*126117*/      OPC_EmitConvertToTarget, 8,
/*126119*/      OPC_EmitConvertToTarget, 9,
/*126121*/      OPC_EmitConvertToTarget, 10,
/*126123*/      OPC_EmitConvertToTarget, 11,
/*126125*/      OPC_EmitConvertToTarget, 12,
/*126127*/      OPC_EmitConvertToTarget, 13,
/*126129*/      OPC_EmitConvertToTarget, 14,
/*126131*/      OPC_EmitConvertToTarget, 15,
/*126133*/      OPC_EmitConvertToTarget, 16,
/*126135*/      OPC_EmitConvertToTarget, 17,
/*126137*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*126161*/    /*Scope*/ 88|128,1/*216*/, /*->126379*/
/*126163*/      OPC_CheckChild0Integer, 9, 
/*126165*/      OPC_CheckChild0Type, MVT::i32,
/*126167*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*126168*/      OPC_CheckChild1Type, MVT::v4f32,
/*126170*/      OPC_RecordChild2, // #1 = $srcx
/*126171*/      OPC_MoveChild2,
/*126172*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126175*/      OPC_CheckType, MVT::i32,
/*126177*/      OPC_MoveParent,
/*126178*/      OPC_RecordChild3, // #2 = $srcy
/*126179*/      OPC_MoveChild3,
/*126180*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126183*/      OPC_CheckType, MVT::i32,
/*126185*/      OPC_MoveParent,
/*126186*/      OPC_RecordChild4, // #3 = $srcz
/*126187*/      OPC_MoveChild4,
/*126188*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126191*/      OPC_CheckType, MVT::i32,
/*126193*/      OPC_MoveParent,
/*126194*/      OPC_RecordChild5, // #4 = $srcw
/*126195*/      OPC_MoveChild5,
/*126196*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126199*/      OPC_CheckType, MVT::i32,
/*126201*/      OPC_MoveParent,
/*126202*/      OPC_RecordChild6, // #5 = $offsetx
/*126203*/      OPC_MoveChild6,
/*126204*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126207*/      OPC_CheckType, MVT::i32,
/*126209*/      OPC_MoveParent,
/*126210*/      OPC_RecordChild7, // #6 = $offsety
/*126211*/      OPC_MoveChild7,
/*126212*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126215*/      OPC_CheckType, MVT::i32,
/*126217*/      OPC_MoveParent,
/*126218*/      OPC_MoveChild, 8,
/*126220*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126223*/      OPC_RecordNode, // #7 = $offsetz
/*126224*/      OPC_CheckType, MVT::i32,
/*126226*/      OPC_MoveParent,
/*126227*/      OPC_MoveChild, 9,
/*126229*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126232*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*126233*/      OPC_CheckType, MVT::i32,
/*126235*/      OPC_MoveParent,
/*126236*/      OPC_MoveChild, 10,
/*126238*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126241*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*126242*/      OPC_CheckType, MVT::i32,
/*126244*/      OPC_MoveParent,
/*126245*/      OPC_MoveChild, 11,
/*126247*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126250*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*126251*/      OPC_CheckType, MVT::i32,
/*126253*/      OPC_MoveParent,
/*126254*/      OPC_MoveChild, 12,
/*126256*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126259*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*126260*/      OPC_CheckType, MVT::i32,
/*126262*/      OPC_MoveParent,
/*126263*/      OPC_MoveChild, 13,
/*126265*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126268*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*126269*/      OPC_CheckType, MVT::i32,
/*126271*/      OPC_MoveParent,
/*126272*/      OPC_MoveChild, 14,
/*126274*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126277*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*126278*/      OPC_CheckType, MVT::i32,
/*126280*/      OPC_MoveParent,
/*126281*/      OPC_MoveChild, 15,
/*126283*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126286*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*126287*/      OPC_CheckType, MVT::i32,
/*126289*/      OPC_MoveParent,
/*126290*/      OPC_MoveChild, 16,
/*126292*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126295*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*126296*/      OPC_CheckType, MVT::i32,
/*126298*/      OPC_MoveParent,
/*126299*/      OPC_MoveChild, 17,
/*126301*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126304*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*126305*/      OPC_CheckType, MVT::i32,
/*126307*/      OPC_MoveParent,
/*126308*/      OPC_MoveChild, 18,
/*126310*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126313*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*126314*/      OPC_CheckType, MVT::i32,
/*126316*/      OPC_MoveParent,
/*126317*/      OPC_CheckType, MVT::v4f32,
/*126319*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126321*/      OPC_EmitConvertToTarget, 1,
/*126323*/      OPC_EmitConvertToTarget, 2,
/*126325*/      OPC_EmitConvertToTarget, 3,
/*126327*/      OPC_EmitConvertToTarget, 4,
/*126329*/      OPC_EmitConvertToTarget, 5,
/*126331*/      OPC_EmitConvertToTarget, 6,
/*126333*/      OPC_EmitConvertToTarget, 7,
/*126335*/      OPC_EmitConvertToTarget, 8,
/*126337*/      OPC_EmitConvertToTarget, 9,
/*126339*/      OPC_EmitConvertToTarget, 10,
/*126341*/      OPC_EmitConvertToTarget, 11,
/*126343*/      OPC_EmitConvertToTarget, 12,
/*126345*/      OPC_EmitConvertToTarget, 13,
/*126347*/      OPC_EmitConvertToTarget, 14,
/*126349*/      OPC_EmitConvertToTarget, 15,
/*126351*/      OPC_EmitConvertToTarget, 16,
/*126353*/      OPC_EmitConvertToTarget, 17,
/*126355*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*126379*/    /*Scope*/ 88|128,1/*216*/, /*->126597*/
/*126381*/      OPC_CheckChild0Integer, 10, 
/*126383*/      OPC_CheckChild0Type, MVT::i32,
/*126385*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*126386*/      OPC_CheckChild1Type, MVT::v4i32,
/*126388*/      OPC_RecordChild2, // #1 = $srcx
/*126389*/      OPC_MoveChild2,
/*126390*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126393*/      OPC_CheckType, MVT::i32,
/*126395*/      OPC_MoveParent,
/*126396*/      OPC_RecordChild3, // #2 = $srcy
/*126397*/      OPC_MoveChild3,
/*126398*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126401*/      OPC_CheckType, MVT::i32,
/*126403*/      OPC_MoveParent,
/*126404*/      OPC_RecordChild4, // #3 = $srcz
/*126405*/      OPC_MoveChild4,
/*126406*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126409*/      OPC_CheckType, MVT::i32,
/*126411*/      OPC_MoveParent,
/*126412*/      OPC_RecordChild5, // #4 = $srcw
/*126413*/      OPC_MoveChild5,
/*126414*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126417*/      OPC_CheckType, MVT::i32,
/*126419*/      OPC_MoveParent,
/*126420*/      OPC_RecordChild6, // #5 = $offsetx
/*126421*/      OPC_MoveChild6,
/*126422*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126425*/      OPC_CheckType, MVT::i32,
/*126427*/      OPC_MoveParent,
/*126428*/      OPC_RecordChild7, // #6 = $offsety
/*126429*/      OPC_MoveChild7,
/*126430*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126433*/      OPC_CheckType, MVT::i32,
/*126435*/      OPC_MoveParent,
/*126436*/      OPC_MoveChild, 8,
/*126438*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126441*/      OPC_RecordNode, // #7 = $offsetz
/*126442*/      OPC_CheckType, MVT::i32,
/*126444*/      OPC_MoveParent,
/*126445*/      OPC_MoveChild, 9,
/*126447*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126450*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*126451*/      OPC_CheckType, MVT::i32,
/*126453*/      OPC_MoveParent,
/*126454*/      OPC_MoveChild, 10,
/*126456*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126459*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*126460*/      OPC_CheckType, MVT::i32,
/*126462*/      OPC_MoveParent,
/*126463*/      OPC_MoveChild, 11,
/*126465*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126468*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*126469*/      OPC_CheckType, MVT::i32,
/*126471*/      OPC_MoveParent,
/*126472*/      OPC_MoveChild, 12,
/*126474*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126477*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*126478*/      OPC_CheckType, MVT::i32,
/*126480*/      OPC_MoveParent,
/*126481*/      OPC_MoveChild, 13,
/*126483*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126486*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*126487*/      OPC_CheckType, MVT::i32,
/*126489*/      OPC_MoveParent,
/*126490*/      OPC_MoveChild, 14,
/*126492*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126495*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*126496*/      OPC_CheckType, MVT::i32,
/*126498*/      OPC_MoveParent,
/*126499*/      OPC_MoveChild, 15,
/*126501*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126504*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*126505*/      OPC_CheckType, MVT::i32,
/*126507*/      OPC_MoveParent,
/*126508*/      OPC_MoveChild, 16,
/*126510*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126513*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*126514*/      OPC_CheckType, MVT::i32,
/*126516*/      OPC_MoveParent,
/*126517*/      OPC_MoveChild, 17,
/*126519*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126522*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*126523*/      OPC_CheckType, MVT::i32,
/*126525*/      OPC_MoveParent,
/*126526*/      OPC_MoveChild, 18,
/*126528*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126531*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*126532*/      OPC_CheckType, MVT::i32,
/*126534*/      OPC_MoveParent,
/*126535*/      OPC_CheckType, MVT::v4f32,
/*126537*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126539*/      OPC_EmitConvertToTarget, 1,
/*126541*/      OPC_EmitConvertToTarget, 2,
/*126543*/      OPC_EmitConvertToTarget, 3,
/*126545*/      OPC_EmitConvertToTarget, 4,
/*126547*/      OPC_EmitConvertToTarget, 5,
/*126549*/      OPC_EmitConvertToTarget, 6,
/*126551*/      OPC_EmitConvertToTarget, 7,
/*126553*/      OPC_EmitConvertToTarget, 8,
/*126555*/      OPC_EmitConvertToTarget, 9,
/*126557*/      OPC_EmitConvertToTarget, 10,
/*126559*/      OPC_EmitConvertToTarget, 11,
/*126561*/      OPC_EmitConvertToTarget, 12,
/*126563*/      OPC_EmitConvertToTarget, 13,
/*126565*/      OPC_EmitConvertToTarget, 14,
/*126567*/      OPC_EmitConvertToTarget, 15,
/*126569*/      OPC_EmitConvertToTarget, 16,
/*126571*/      OPC_EmitConvertToTarget, 17,
/*126573*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*126597*/    0, /*End of Scope*/
/*126598*/  /*SwitchOpcode*/ 98|128,7/*994*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->127596
/*126602*/    OPC_RecordChild0, // #0 = $addr
/*126603*/    OPC_Scope, 105|128,1/*233*/, /*->126839*/ // 5 children in Scope
/*126606*/      OPC_CheckChild0Type, MVT::v2i32,
/*126608*/      OPC_RecordChild1, // #1 = $rsrc
/*126609*/      OPC_RecordChild2, // #2 = $sampler
/*126610*/      OPC_MoveChild3,
/*126611*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126614*/      OPC_Scope, 44, /*->126660*/ // 5 children in Scope
/*126616*/        OPC_CheckPredicate, 73, // Predicate_TEX_RECT
/*126618*/        OPC_MoveParent,
/*126619*/        OPC_EmitInteger, MVT::i16, 15, 
/*126622*/        OPC_EmitInteger, MVT::i1, 1, 
/*126625*/        OPC_EmitInteger, MVT::i1, 0, 
/*126628*/        OPC_EmitInteger, MVT::i1, 0, 
/*126631*/        OPC_EmitInteger, MVT::i1, 0, 
/*126634*/        OPC_EmitInteger, MVT::i1, 0, 
/*126637*/        OPC_EmitInteger, MVT::i1, 0, 
/*126640*/        OPC_EmitInteger, MVT::i1, 0, 
/*126643*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126660*/      /*Scope*/ 44, /*->126705*/
/*126661*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*126663*/        OPC_MoveParent,
/*126664*/        OPC_EmitInteger, MVT::i16, 15, 
/*126667*/        OPC_EmitInteger, MVT::i1, 0, 
/*126670*/        OPC_EmitInteger, MVT::i1, 0, 
/*126673*/        OPC_EmitInteger, MVT::i1, 0, 
/*126676*/        OPC_EmitInteger, MVT::i1, 0, 
/*126679*/        OPC_EmitInteger, MVT::i1, 0, 
/*126682*/        OPC_EmitInteger, MVT::i1, 0, 
/*126685*/        OPC_EmitInteger, MVT::i1, 1, 
/*126688*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126705*/      /*Scope*/ 44, /*->126750*/
/*126706*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*126708*/        OPC_MoveParent,
/*126709*/        OPC_EmitInteger, MVT::i16, 15, 
/*126712*/        OPC_EmitInteger, MVT::i1, 0, 
/*126715*/        OPC_EmitInteger, MVT::i1, 0, 
/*126718*/        OPC_EmitInteger, MVT::i1, 0, 
/*126721*/        OPC_EmitInteger, MVT::i1, 0, 
/*126724*/        OPC_EmitInteger, MVT::i1, 0, 
/*126727*/        OPC_EmitInteger, MVT::i1, 0, 
/*126730*/        OPC_EmitInteger, MVT::i1, 0, 
/*126733*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126750*/      /*Scope*/ 44, /*->126795*/
/*126751*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*126753*/        OPC_MoveParent,
/*126754*/        OPC_EmitInteger, MVT::i16, 15, 
/*126757*/        OPC_EmitInteger, MVT::i1, 0, 
/*126760*/        OPC_EmitInteger, MVT::i1, 0, 
/*126763*/        OPC_EmitInteger, MVT::i1, 0, 
/*126766*/        OPC_EmitInteger, MVT::i1, 0, 
/*126769*/        OPC_EmitInteger, MVT::i1, 0, 
/*126772*/        OPC_EmitInteger, MVT::i1, 0, 
/*126775*/        OPC_EmitInteger, MVT::i1, 1, 
/*126778*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126795*/      /*Scope*/ 42, /*->126838*/
/*126796*/        OPC_MoveParent,
/*126797*/        OPC_EmitInteger, MVT::i16, 15, 
/*126800*/        OPC_EmitInteger, MVT::i1, 0, 
/*126803*/        OPC_EmitInteger, MVT::i1, 0, 
/*126806*/        OPC_EmitInteger, MVT::i1, 0, 
/*126809*/        OPC_EmitInteger, MVT::i1, 0, 
/*126812*/        OPC_EmitInteger, MVT::i1, 0, 
/*126815*/        OPC_EmitInteger, MVT::i1, 0, 
/*126818*/        OPC_EmitInteger, MVT::i1, 0, 
/*126821*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126838*/      0, /*End of Scope*/
/*126839*/    /*Scope*/ 105|128,1/*233*/, /*->127074*/
/*126841*/      OPC_CheckChild0Type, MVT::v4i32,
/*126843*/      OPC_RecordChild1, // #1 = $rsrc
/*126844*/      OPC_RecordChild2, // #2 = $sampler
/*126845*/      OPC_MoveChild3,
/*126846*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126849*/      OPC_Scope, 44, /*->126895*/ // 5 children in Scope
/*126851*/        OPC_CheckPredicate, 73, // Predicate_TEX_RECT
/*126853*/        OPC_MoveParent,
/*126854*/        OPC_EmitInteger, MVT::i16, 15, 
/*126857*/        OPC_EmitInteger, MVT::i1, 1, 
/*126860*/        OPC_EmitInteger, MVT::i1, 0, 
/*126863*/        OPC_EmitInteger, MVT::i1, 0, 
/*126866*/        OPC_EmitInteger, MVT::i1, 0, 
/*126869*/        OPC_EmitInteger, MVT::i1, 0, 
/*126872*/        OPC_EmitInteger, MVT::i1, 0, 
/*126875*/        OPC_EmitInteger, MVT::i1, 0, 
/*126878*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126895*/      /*Scope*/ 44, /*->126940*/
/*126896*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*126898*/        OPC_MoveParent,
/*126899*/        OPC_EmitInteger, MVT::i16, 15, 
/*126902*/        OPC_EmitInteger, MVT::i1, 0, 
/*126905*/        OPC_EmitInteger, MVT::i1, 0, 
/*126908*/        OPC_EmitInteger, MVT::i1, 0, 
/*126911*/        OPC_EmitInteger, MVT::i1, 0, 
/*126914*/        OPC_EmitInteger, MVT::i1, 0, 
/*126917*/        OPC_EmitInteger, MVT::i1, 0, 
/*126920*/        OPC_EmitInteger, MVT::i1, 1, 
/*126923*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126940*/      /*Scope*/ 44, /*->126985*/
/*126941*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*126943*/        OPC_MoveParent,
/*126944*/        OPC_EmitInteger, MVT::i16, 15, 
/*126947*/        OPC_EmitInteger, MVT::i1, 0, 
/*126950*/        OPC_EmitInteger, MVT::i1, 0, 
/*126953*/        OPC_EmitInteger, MVT::i1, 0, 
/*126956*/        OPC_EmitInteger, MVT::i1, 0, 
/*126959*/        OPC_EmitInteger, MVT::i1, 0, 
/*126962*/        OPC_EmitInteger, MVT::i1, 0, 
/*126965*/        OPC_EmitInteger, MVT::i1, 0, 
/*126968*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126985*/      /*Scope*/ 44, /*->127030*/
/*126986*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*126988*/        OPC_MoveParent,
/*126989*/        OPC_EmitInteger, MVT::i16, 15, 
/*126992*/        OPC_EmitInteger, MVT::i1, 0, 
/*126995*/        OPC_EmitInteger, MVT::i1, 0, 
/*126998*/        OPC_EmitInteger, MVT::i1, 0, 
/*127001*/        OPC_EmitInteger, MVT::i1, 0, 
/*127004*/        OPC_EmitInteger, MVT::i1, 0, 
/*127007*/        OPC_EmitInteger, MVT::i1, 0, 
/*127010*/        OPC_EmitInteger, MVT::i1, 1, 
/*127013*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127030*/      /*Scope*/ 42, /*->127073*/
/*127031*/        OPC_MoveParent,
/*127032*/        OPC_EmitInteger, MVT::i16, 15, 
/*127035*/        OPC_EmitInteger, MVT::i1, 0, 
/*127038*/        OPC_EmitInteger, MVT::i1, 0, 
/*127041*/        OPC_EmitInteger, MVT::i1, 0, 
/*127044*/        OPC_EmitInteger, MVT::i1, 0, 
/*127047*/        OPC_EmitInteger, MVT::i1, 0, 
/*127050*/        OPC_EmitInteger, MVT::i1, 0, 
/*127053*/        OPC_EmitInteger, MVT::i1, 0, 
/*127056*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127073*/      0, /*End of Scope*/
/*127074*/    /*Scope*/ 105|128,1/*233*/, /*->127309*/
/*127076*/      OPC_CheckChild0Type, MVT::v8i32,
/*127078*/      OPC_RecordChild1, // #1 = $rsrc
/*127079*/      OPC_RecordChild2, // #2 = $sampler
/*127080*/      OPC_MoveChild3,
/*127081*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*127084*/      OPC_Scope, 44, /*->127130*/ // 5 children in Scope
/*127086*/        OPC_CheckPredicate, 73, // Predicate_TEX_RECT
/*127088*/        OPC_MoveParent,
/*127089*/        OPC_EmitInteger, MVT::i16, 15, 
/*127092*/        OPC_EmitInteger, MVT::i1, 1, 
/*127095*/        OPC_EmitInteger, MVT::i1, 0, 
/*127098*/        OPC_EmitInteger, MVT::i1, 0, 
/*127101*/        OPC_EmitInteger, MVT::i1, 0, 
/*127104*/        OPC_EmitInteger, MVT::i1, 0, 
/*127107*/        OPC_EmitInteger, MVT::i1, 0, 
/*127110*/        OPC_EmitInteger, MVT::i1, 0, 
/*127113*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127130*/      /*Scope*/ 44, /*->127175*/
/*127131*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*127133*/        OPC_MoveParent,
/*127134*/        OPC_EmitInteger, MVT::i16, 15, 
/*127137*/        OPC_EmitInteger, MVT::i1, 0, 
/*127140*/        OPC_EmitInteger, MVT::i1, 0, 
/*127143*/        OPC_EmitInteger, MVT::i1, 0, 
/*127146*/        OPC_EmitInteger, MVT::i1, 0, 
/*127149*/        OPC_EmitInteger, MVT::i1, 0, 
/*127152*/        OPC_EmitInteger, MVT::i1, 0, 
/*127155*/        OPC_EmitInteger, MVT::i1, 1, 
/*127158*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127175*/      /*Scope*/ 44, /*->127220*/
/*127176*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*127178*/        OPC_MoveParent,
/*127179*/        OPC_EmitInteger, MVT::i16, 15, 
/*127182*/        OPC_EmitInteger, MVT::i1, 0, 
/*127185*/        OPC_EmitInteger, MVT::i1, 0, 
/*127188*/        OPC_EmitInteger, MVT::i1, 0, 
/*127191*/        OPC_EmitInteger, MVT::i1, 0, 
/*127194*/        OPC_EmitInteger, MVT::i1, 0, 
/*127197*/        OPC_EmitInteger, MVT::i1, 0, 
/*127200*/        OPC_EmitInteger, MVT::i1, 0, 
/*127203*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127220*/      /*Scope*/ 44, /*->127265*/
/*127221*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*127223*/        OPC_MoveParent,
/*127224*/        OPC_EmitInteger, MVT::i16, 15, 
/*127227*/        OPC_EmitInteger, MVT::i1, 0, 
/*127230*/        OPC_EmitInteger, MVT::i1, 0, 
/*127233*/        OPC_EmitInteger, MVT::i1, 0, 
/*127236*/        OPC_EmitInteger, MVT::i1, 0, 
/*127239*/        OPC_EmitInteger, MVT::i1, 0, 
/*127242*/        OPC_EmitInteger, MVT::i1, 0, 
/*127245*/        OPC_EmitInteger, MVT::i1, 1, 
/*127248*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127265*/      /*Scope*/ 42, /*->127308*/
/*127266*/        OPC_MoveParent,
/*127267*/        OPC_EmitInteger, MVT::i16, 15, 
/*127270*/        OPC_EmitInteger, MVT::i1, 0, 
/*127273*/        OPC_EmitInteger, MVT::i1, 0, 
/*127276*/        OPC_EmitInteger, MVT::i1, 0, 
/*127279*/        OPC_EmitInteger, MVT::i1, 0, 
/*127282*/        OPC_EmitInteger, MVT::i1, 0, 
/*127285*/        OPC_EmitInteger, MVT::i1, 0, 
/*127288*/        OPC_EmitInteger, MVT::i1, 0, 
/*127291*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127308*/      0, /*End of Scope*/
/*127309*/    /*Scope*/ 105|128,1/*233*/, /*->127544*/
/*127311*/      OPC_CheckChild0Type, MVT::v16i32,
/*127313*/      OPC_RecordChild1, // #1 = $rsrc
/*127314*/      OPC_RecordChild2, // #2 = $sampler
/*127315*/      OPC_MoveChild3,
/*127316*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*127319*/      OPC_Scope, 44, /*->127365*/ // 5 children in Scope
/*127321*/        OPC_CheckPredicate, 73, // Predicate_TEX_RECT
/*127323*/        OPC_MoveParent,
/*127324*/        OPC_EmitInteger, MVT::i16, 15, 
/*127327*/        OPC_EmitInteger, MVT::i1, 1, 
/*127330*/        OPC_EmitInteger, MVT::i1, 0, 
/*127333*/        OPC_EmitInteger, MVT::i1, 0, 
/*127336*/        OPC_EmitInteger, MVT::i1, 0, 
/*127339*/        OPC_EmitInteger, MVT::i1, 0, 
/*127342*/        OPC_EmitInteger, MVT::i1, 0, 
/*127345*/        OPC_EmitInteger, MVT::i1, 0, 
/*127348*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127365*/      /*Scope*/ 44, /*->127410*/
/*127366*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*127368*/        OPC_MoveParent,
/*127369*/        OPC_EmitInteger, MVT::i16, 15, 
/*127372*/        OPC_EmitInteger, MVT::i1, 0, 
/*127375*/        OPC_EmitInteger, MVT::i1, 0, 
/*127378*/        OPC_EmitInteger, MVT::i1, 0, 
/*127381*/        OPC_EmitInteger, MVT::i1, 0, 
/*127384*/        OPC_EmitInteger, MVT::i1, 0, 
/*127387*/        OPC_EmitInteger, MVT::i1, 0, 
/*127390*/        OPC_EmitInteger, MVT::i1, 1, 
/*127393*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127410*/      /*Scope*/ 44, /*->127455*/
/*127411*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*127413*/        OPC_MoveParent,
/*127414*/        OPC_EmitInteger, MVT::i16, 15, 
/*127417*/        OPC_EmitInteger, MVT::i1, 0, 
/*127420*/        OPC_EmitInteger, MVT::i1, 0, 
/*127423*/        OPC_EmitInteger, MVT::i1, 0, 
/*127426*/        OPC_EmitInteger, MVT::i1, 0, 
/*127429*/        OPC_EmitInteger, MVT::i1, 0, 
/*127432*/        OPC_EmitInteger, MVT::i1, 0, 
/*127435*/        OPC_EmitInteger, MVT::i1, 0, 
/*127438*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127455*/      /*Scope*/ 44, /*->127500*/
/*127456*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*127458*/        OPC_MoveParent,
/*127459*/        OPC_EmitInteger, MVT::i16, 15, 
/*127462*/        OPC_EmitInteger, MVT::i1, 0, 
/*127465*/        OPC_EmitInteger, MVT::i1, 0, 
/*127468*/        OPC_EmitInteger, MVT::i1, 0, 
/*127471*/        OPC_EmitInteger, MVT::i1, 0, 
/*127474*/        OPC_EmitInteger, MVT::i1, 0, 
/*127477*/        OPC_EmitInteger, MVT::i1, 0, 
/*127480*/        OPC_EmitInteger, MVT::i1, 1, 
/*127483*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127500*/      /*Scope*/ 42, /*->127543*/
/*127501*/        OPC_MoveParent,
/*127502*/        OPC_EmitInteger, MVT::i16, 15, 
/*127505*/        OPC_EmitInteger, MVT::i1, 0, 
/*127508*/        OPC_EmitInteger, MVT::i1, 0, 
/*127511*/        OPC_EmitInteger, MVT::i1, 0, 
/*127514*/        OPC_EmitInteger, MVT::i1, 0, 
/*127517*/        OPC_EmitInteger, MVT::i1, 0, 
/*127520*/        OPC_EmitInteger, MVT::i1, 0, 
/*127523*/        OPC_EmitInteger, MVT::i1, 0, 
/*127526*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127543*/      0, /*End of Scope*/
/*127544*/    /*Scope*/ 50, /*->127595*/
/*127545*/      OPC_CheckChild0Type, MVT::i32,
/*127547*/      OPC_RecordChild1, // #1 = $rsrc
/*127548*/      OPC_RecordChild2, // #2 = $sampler
/*127549*/      OPC_MoveChild3,
/*127550*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*127553*/      OPC_MoveParent,
/*127554*/      OPC_EmitInteger, MVT::i16, 15, 
/*127557*/      OPC_EmitInteger, MVT::i1, 0, 
/*127560*/      OPC_EmitInteger, MVT::i1, 0, 
/*127563*/      OPC_EmitInteger, MVT::i1, 0, 
/*127566*/      OPC_EmitInteger, MVT::i1, 0, 
/*127569*/      OPC_EmitInteger, MVT::i1, 0, 
/*127572*/      OPC_EmitInteger, MVT::i1, 0, 
/*127575*/      OPC_EmitInteger, MVT::i1, 0, 
/*127578*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127595*/    0, /*End of Scope*/
/*127596*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->128363
/*127600*/    OPC_RecordChild0, // #0 = $addr
/*127601*/    OPC_Scope, 60|128,1/*188*/, /*->127792*/ // 4 children in Scope
/*127604*/      OPC_CheckChild0Type, MVT::v2i32,
/*127606*/      OPC_RecordChild1, // #1 = $rsrc
/*127607*/      OPC_RecordChild2, // #2 = $sampler
/*127608*/      OPC_MoveChild3,
/*127609*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*127612*/      OPC_Scope, 44, /*->127658*/ // 4 children in Scope
/*127614*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*127616*/        OPC_MoveParent,
/*127617*/        OPC_EmitInteger, MVT::i16, 15, 
/*127620*/        OPC_EmitInteger, MVT::i1, 0, 
/*127623*/        OPC_EmitInteger, MVT::i1, 0, 
/*127626*/        OPC_EmitInteger, MVT::i1, 0, 
/*127629*/        OPC_EmitInteger, MVT::i1, 0, 
/*127632*/        OPC_EmitInteger, MVT::i1, 0, 
/*127635*/        OPC_EmitInteger, MVT::i1, 0, 
/*127638*/        OPC_EmitInteger, MVT::i1, 1, 
/*127641*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127658*/      /*Scope*/ 44, /*->127703*/
/*127659*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*127661*/        OPC_MoveParent,
/*127662*/        OPC_EmitInteger, MVT::i16, 15, 
/*127665*/        OPC_EmitInteger, MVT::i1, 0, 
/*127668*/        OPC_EmitInteger, MVT::i1, 0, 
/*127671*/        OPC_EmitInteger, MVT::i1, 0, 
/*127674*/        OPC_EmitInteger, MVT::i1, 0, 
/*127677*/        OPC_EmitInteger, MVT::i1, 0, 
/*127680*/        OPC_EmitInteger, MVT::i1, 0, 
/*127683*/        OPC_EmitInteger, MVT::i1, 0, 
/*127686*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127703*/      /*Scope*/ 44, /*->127748*/
/*127704*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*127706*/        OPC_MoveParent,
/*127707*/        OPC_EmitInteger, MVT::i16, 15, 
/*127710*/        OPC_EmitInteger, MVT::i1, 0, 
/*127713*/        OPC_EmitInteger, MVT::i1, 0, 
/*127716*/        OPC_EmitInteger, MVT::i1, 0, 
/*127719*/        OPC_EmitInteger, MVT::i1, 0, 
/*127722*/        OPC_EmitInteger, MVT::i1, 0, 
/*127725*/        OPC_EmitInteger, MVT::i1, 0, 
/*127728*/        OPC_EmitInteger, MVT::i1, 1, 
/*127731*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127748*/      /*Scope*/ 42, /*->127791*/
/*127749*/        OPC_MoveParent,
/*127750*/        OPC_EmitInteger, MVT::i16, 15, 
/*127753*/        OPC_EmitInteger, MVT::i1, 0, 
/*127756*/        OPC_EmitInteger, MVT::i1, 0, 
/*127759*/        OPC_EmitInteger, MVT::i1, 0, 
/*127762*/        OPC_EmitInteger, MVT::i1, 0, 
/*127765*/        OPC_EmitInteger, MVT::i1, 0, 
/*127768*/        OPC_EmitInteger, MVT::i1, 0, 
/*127771*/        OPC_EmitInteger, MVT::i1, 0, 
/*127774*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127791*/      0, /*End of Scope*/
/*127792*/    /*Scope*/ 60|128,1/*188*/, /*->127982*/
/*127794*/      OPC_CheckChild0Type, MVT::v4i32,
/*127796*/      OPC_RecordChild1, // #1 = $rsrc
/*127797*/      OPC_RecordChild2, // #2 = $sampler
/*127798*/      OPC_MoveChild3,
/*127799*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*127802*/      OPC_Scope, 44, /*->127848*/ // 4 children in Scope
/*127804*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*127806*/        OPC_MoveParent,
/*127807*/        OPC_EmitInteger, MVT::i16, 15, 
/*127810*/        OPC_EmitInteger, MVT::i1, 0, 
/*127813*/        OPC_EmitInteger, MVT::i1, 0, 
/*127816*/        OPC_EmitInteger, MVT::i1, 0, 
/*127819*/        OPC_EmitInteger, MVT::i1, 0, 
/*127822*/        OPC_EmitInteger, MVT::i1, 0, 
/*127825*/        OPC_EmitInteger, MVT::i1, 0, 
/*127828*/        OPC_EmitInteger, MVT::i1, 1, 
/*127831*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127848*/      /*Scope*/ 44, /*->127893*/
/*127849*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*127851*/        OPC_MoveParent,
/*127852*/        OPC_EmitInteger, MVT::i16, 15, 
/*127855*/        OPC_EmitInteger, MVT::i1, 0, 
/*127858*/        OPC_EmitInteger, MVT::i1, 0, 
/*127861*/        OPC_EmitInteger, MVT::i1, 0, 
/*127864*/        OPC_EmitInteger, MVT::i1, 0, 
/*127867*/        OPC_EmitInteger, MVT::i1, 0, 
/*127870*/        OPC_EmitInteger, MVT::i1, 0, 
/*127873*/        OPC_EmitInteger, MVT::i1, 0, 
/*127876*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127893*/      /*Scope*/ 44, /*->127938*/
/*127894*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*127896*/        OPC_MoveParent,
/*127897*/        OPC_EmitInteger, MVT::i16, 15, 
/*127900*/        OPC_EmitInteger, MVT::i1, 0, 
/*127903*/        OPC_EmitInteger, MVT::i1, 0, 
/*127906*/        OPC_EmitInteger, MVT::i1, 0, 
/*127909*/        OPC_EmitInteger, MVT::i1, 0, 
/*127912*/        OPC_EmitInteger, MVT::i1, 0, 
/*127915*/        OPC_EmitInteger, MVT::i1, 0, 
/*127918*/        OPC_EmitInteger, MVT::i1, 1, 
/*127921*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127938*/      /*Scope*/ 42, /*->127981*/
/*127939*/        OPC_MoveParent,
/*127940*/        OPC_EmitInteger, MVT::i16, 15, 
/*127943*/        OPC_EmitInteger, MVT::i1, 0, 
/*127946*/        OPC_EmitInteger, MVT::i1, 0, 
/*127949*/        OPC_EmitInteger, MVT::i1, 0, 
/*127952*/        OPC_EmitInteger, MVT::i1, 0, 
/*127955*/        OPC_EmitInteger, MVT::i1, 0, 
/*127958*/        OPC_EmitInteger, MVT::i1, 0, 
/*127961*/        OPC_EmitInteger, MVT::i1, 0, 
/*127964*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127981*/      0, /*End of Scope*/
/*127982*/    /*Scope*/ 60|128,1/*188*/, /*->128172*/
/*127984*/      OPC_CheckChild0Type, MVT::v8i32,
/*127986*/      OPC_RecordChild1, // #1 = $rsrc
/*127987*/      OPC_RecordChild2, // #2 = $sampler
/*127988*/      OPC_MoveChild3,
/*127989*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*127992*/      OPC_Scope, 44, /*->128038*/ // 4 children in Scope
/*127994*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*127996*/        OPC_MoveParent,
/*127997*/        OPC_EmitInteger, MVT::i16, 15, 
/*128000*/        OPC_EmitInteger, MVT::i1, 0, 
/*128003*/        OPC_EmitInteger, MVT::i1, 0, 
/*128006*/        OPC_EmitInteger, MVT::i1, 0, 
/*128009*/        OPC_EmitInteger, MVT::i1, 0, 
/*128012*/        OPC_EmitInteger, MVT::i1, 0, 
/*128015*/        OPC_EmitInteger, MVT::i1, 0, 
/*128018*/        OPC_EmitInteger, MVT::i1, 1, 
/*128021*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128038*/      /*Scope*/ 44, /*->128083*/
/*128039*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*128041*/        OPC_MoveParent,
/*128042*/        OPC_EmitInteger, MVT::i16, 15, 
/*128045*/        OPC_EmitInteger, MVT::i1, 0, 
/*128048*/        OPC_EmitInteger, MVT::i1, 0, 
/*128051*/        OPC_EmitInteger, MVT::i1, 0, 
/*128054*/        OPC_EmitInteger, MVT::i1, 0, 
/*128057*/        OPC_EmitInteger, MVT::i1, 0, 
/*128060*/        OPC_EmitInteger, MVT::i1, 0, 
/*128063*/        OPC_EmitInteger, MVT::i1, 0, 
/*128066*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128083*/      /*Scope*/ 44, /*->128128*/
/*128084*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*128086*/        OPC_MoveParent,
/*128087*/        OPC_EmitInteger, MVT::i16, 15, 
/*128090*/        OPC_EmitInteger, MVT::i1, 0, 
/*128093*/        OPC_EmitInteger, MVT::i1, 0, 
/*128096*/        OPC_EmitInteger, MVT::i1, 0, 
/*128099*/        OPC_EmitInteger, MVT::i1, 0, 
/*128102*/        OPC_EmitInteger, MVT::i1, 0, 
/*128105*/        OPC_EmitInteger, MVT::i1, 0, 
/*128108*/        OPC_EmitInteger, MVT::i1, 1, 
/*128111*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128128*/      /*Scope*/ 42, /*->128171*/
/*128129*/        OPC_MoveParent,
/*128130*/        OPC_EmitInteger, MVT::i16, 15, 
/*128133*/        OPC_EmitInteger, MVT::i1, 0, 
/*128136*/        OPC_EmitInteger, MVT::i1, 0, 
/*128139*/        OPC_EmitInteger, MVT::i1, 0, 
/*128142*/        OPC_EmitInteger, MVT::i1, 0, 
/*128145*/        OPC_EmitInteger, MVT::i1, 0, 
/*128148*/        OPC_EmitInteger, MVT::i1, 0, 
/*128151*/        OPC_EmitInteger, MVT::i1, 0, 
/*128154*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128171*/      0, /*End of Scope*/
/*128172*/    /*Scope*/ 60|128,1/*188*/, /*->128362*/
/*128174*/      OPC_CheckChild0Type, MVT::v16i32,
/*128176*/      OPC_RecordChild1, // #1 = $rsrc
/*128177*/      OPC_RecordChild2, // #2 = $sampler
/*128178*/      OPC_MoveChild3,
/*128179*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128182*/      OPC_Scope, 44, /*->128228*/ // 4 children in Scope
/*128184*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*128186*/        OPC_MoveParent,
/*128187*/        OPC_EmitInteger, MVT::i16, 15, 
/*128190*/        OPC_EmitInteger, MVT::i1, 0, 
/*128193*/        OPC_EmitInteger, MVT::i1, 0, 
/*128196*/        OPC_EmitInteger, MVT::i1, 0, 
/*128199*/        OPC_EmitInteger, MVT::i1, 0, 
/*128202*/        OPC_EmitInteger, MVT::i1, 0, 
/*128205*/        OPC_EmitInteger, MVT::i1, 0, 
/*128208*/        OPC_EmitInteger, MVT::i1, 1, 
/*128211*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128228*/      /*Scope*/ 44, /*->128273*/
/*128229*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*128231*/        OPC_MoveParent,
/*128232*/        OPC_EmitInteger, MVT::i16, 15, 
/*128235*/        OPC_EmitInteger, MVT::i1, 0, 
/*128238*/        OPC_EmitInteger, MVT::i1, 0, 
/*128241*/        OPC_EmitInteger, MVT::i1, 0, 
/*128244*/        OPC_EmitInteger, MVT::i1, 0, 
/*128247*/        OPC_EmitInteger, MVT::i1, 0, 
/*128250*/        OPC_EmitInteger, MVT::i1, 0, 
/*128253*/        OPC_EmitInteger, MVT::i1, 0, 
/*128256*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128273*/      /*Scope*/ 44, /*->128318*/
/*128274*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*128276*/        OPC_MoveParent,
/*128277*/        OPC_EmitInteger, MVT::i16, 15, 
/*128280*/        OPC_EmitInteger, MVT::i1, 0, 
/*128283*/        OPC_EmitInteger, MVT::i1, 0, 
/*128286*/        OPC_EmitInteger, MVT::i1, 0, 
/*128289*/        OPC_EmitInteger, MVT::i1, 0, 
/*128292*/        OPC_EmitInteger, MVT::i1, 0, 
/*128295*/        OPC_EmitInteger, MVT::i1, 0, 
/*128298*/        OPC_EmitInteger, MVT::i1, 1, 
/*128301*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128318*/      /*Scope*/ 42, /*->128361*/
/*128319*/        OPC_MoveParent,
/*128320*/        OPC_EmitInteger, MVT::i16, 15, 
/*128323*/        OPC_EmitInteger, MVT::i1, 0, 
/*128326*/        OPC_EmitInteger, MVT::i1, 0, 
/*128329*/        OPC_EmitInteger, MVT::i1, 0, 
/*128332*/        OPC_EmitInteger, MVT::i1, 0, 
/*128335*/        OPC_EmitInteger, MVT::i1, 0, 
/*128338*/        OPC_EmitInteger, MVT::i1, 0, 
/*128341*/        OPC_EmitInteger, MVT::i1, 0, 
/*128344*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128361*/      0, /*End of Scope*/
/*128362*/    0, /*End of Scope*/
/*128363*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->129130
/*128367*/    OPC_RecordChild0, // #0 = $addr
/*128368*/    OPC_Scope, 60|128,1/*188*/, /*->128559*/ // 4 children in Scope
/*128371*/      OPC_CheckChild0Type, MVT::v2i32,
/*128373*/      OPC_RecordChild1, // #1 = $rsrc
/*128374*/      OPC_RecordChild2, // #2 = $sampler
/*128375*/      OPC_MoveChild3,
/*128376*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128379*/      OPC_Scope, 44, /*->128425*/ // 4 children in Scope
/*128381*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*128383*/        OPC_MoveParent,
/*128384*/        OPC_EmitInteger, MVT::i16, 15, 
/*128387*/        OPC_EmitInteger, MVT::i1, 0, 
/*128390*/        OPC_EmitInteger, MVT::i1, 0, 
/*128393*/        OPC_EmitInteger, MVT::i1, 0, 
/*128396*/        OPC_EmitInteger, MVT::i1, 0, 
/*128399*/        OPC_EmitInteger, MVT::i1, 0, 
/*128402*/        OPC_EmitInteger, MVT::i1, 0, 
/*128405*/        OPC_EmitInteger, MVT::i1, 1, 
/*128408*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128425*/      /*Scope*/ 44, /*->128470*/
/*128426*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*128428*/        OPC_MoveParent,
/*128429*/        OPC_EmitInteger, MVT::i16, 15, 
/*128432*/        OPC_EmitInteger, MVT::i1, 0, 
/*128435*/        OPC_EmitInteger, MVT::i1, 0, 
/*128438*/        OPC_EmitInteger, MVT::i1, 0, 
/*128441*/        OPC_EmitInteger, MVT::i1, 0, 
/*128444*/        OPC_EmitInteger, MVT::i1, 0, 
/*128447*/        OPC_EmitInteger, MVT::i1, 0, 
/*128450*/        OPC_EmitInteger, MVT::i1, 0, 
/*128453*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128470*/      /*Scope*/ 44, /*->128515*/
/*128471*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*128473*/        OPC_MoveParent,
/*128474*/        OPC_EmitInteger, MVT::i16, 15, 
/*128477*/        OPC_EmitInteger, MVT::i1, 0, 
/*128480*/        OPC_EmitInteger, MVT::i1, 0, 
/*128483*/        OPC_EmitInteger, MVT::i1, 0, 
/*128486*/        OPC_EmitInteger, MVT::i1, 0, 
/*128489*/        OPC_EmitInteger, MVT::i1, 0, 
/*128492*/        OPC_EmitInteger, MVT::i1, 0, 
/*128495*/        OPC_EmitInteger, MVT::i1, 1, 
/*128498*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128515*/      /*Scope*/ 42, /*->128558*/
/*128516*/        OPC_MoveParent,
/*128517*/        OPC_EmitInteger, MVT::i16, 15, 
/*128520*/        OPC_EmitInteger, MVT::i1, 0, 
/*128523*/        OPC_EmitInteger, MVT::i1, 0, 
/*128526*/        OPC_EmitInteger, MVT::i1, 0, 
/*128529*/        OPC_EmitInteger, MVT::i1, 0, 
/*128532*/        OPC_EmitInteger, MVT::i1, 0, 
/*128535*/        OPC_EmitInteger, MVT::i1, 0, 
/*128538*/        OPC_EmitInteger, MVT::i1, 0, 
/*128541*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128558*/      0, /*End of Scope*/
/*128559*/    /*Scope*/ 60|128,1/*188*/, /*->128749*/
/*128561*/      OPC_CheckChild0Type, MVT::v4i32,
/*128563*/      OPC_RecordChild1, // #1 = $rsrc
/*128564*/      OPC_RecordChild2, // #2 = $sampler
/*128565*/      OPC_MoveChild3,
/*128566*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128569*/      OPC_Scope, 44, /*->128615*/ // 4 children in Scope
/*128571*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*128573*/        OPC_MoveParent,
/*128574*/        OPC_EmitInteger, MVT::i16, 15, 
/*128577*/        OPC_EmitInteger, MVT::i1, 0, 
/*128580*/        OPC_EmitInteger, MVT::i1, 0, 
/*128583*/        OPC_EmitInteger, MVT::i1, 0, 
/*128586*/        OPC_EmitInteger, MVT::i1, 0, 
/*128589*/        OPC_EmitInteger, MVT::i1, 0, 
/*128592*/        OPC_EmitInteger, MVT::i1, 0, 
/*128595*/        OPC_EmitInteger, MVT::i1, 1, 
/*128598*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128615*/      /*Scope*/ 44, /*->128660*/
/*128616*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*128618*/        OPC_MoveParent,
/*128619*/        OPC_EmitInteger, MVT::i16, 15, 
/*128622*/        OPC_EmitInteger, MVT::i1, 0, 
/*128625*/        OPC_EmitInteger, MVT::i1, 0, 
/*128628*/        OPC_EmitInteger, MVT::i1, 0, 
/*128631*/        OPC_EmitInteger, MVT::i1, 0, 
/*128634*/        OPC_EmitInteger, MVT::i1, 0, 
/*128637*/        OPC_EmitInteger, MVT::i1, 0, 
/*128640*/        OPC_EmitInteger, MVT::i1, 0, 
/*128643*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128660*/      /*Scope*/ 44, /*->128705*/
/*128661*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*128663*/        OPC_MoveParent,
/*128664*/        OPC_EmitInteger, MVT::i16, 15, 
/*128667*/        OPC_EmitInteger, MVT::i1, 0, 
/*128670*/        OPC_EmitInteger, MVT::i1, 0, 
/*128673*/        OPC_EmitInteger, MVT::i1, 0, 
/*128676*/        OPC_EmitInteger, MVT::i1, 0, 
/*128679*/        OPC_EmitInteger, MVT::i1, 0, 
/*128682*/        OPC_EmitInteger, MVT::i1, 0, 
/*128685*/        OPC_EmitInteger, MVT::i1, 1, 
/*128688*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128705*/      /*Scope*/ 42, /*->128748*/
/*128706*/        OPC_MoveParent,
/*128707*/        OPC_EmitInteger, MVT::i16, 15, 
/*128710*/        OPC_EmitInteger, MVT::i1, 0, 
/*128713*/        OPC_EmitInteger, MVT::i1, 0, 
/*128716*/        OPC_EmitInteger, MVT::i1, 0, 
/*128719*/        OPC_EmitInteger, MVT::i1, 0, 
/*128722*/        OPC_EmitInteger, MVT::i1, 0, 
/*128725*/        OPC_EmitInteger, MVT::i1, 0, 
/*128728*/        OPC_EmitInteger, MVT::i1, 0, 
/*128731*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128748*/      0, /*End of Scope*/
/*128749*/    /*Scope*/ 60|128,1/*188*/, /*->128939*/
/*128751*/      OPC_CheckChild0Type, MVT::v8i32,
/*128753*/      OPC_RecordChild1, // #1 = $rsrc
/*128754*/      OPC_RecordChild2, // #2 = $sampler
/*128755*/      OPC_MoveChild3,
/*128756*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128759*/      OPC_Scope, 44, /*->128805*/ // 4 children in Scope
/*128761*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*128763*/        OPC_MoveParent,
/*128764*/        OPC_EmitInteger, MVT::i16, 15, 
/*128767*/        OPC_EmitInteger, MVT::i1, 0, 
/*128770*/        OPC_EmitInteger, MVT::i1, 0, 
/*128773*/        OPC_EmitInteger, MVT::i1, 0, 
/*128776*/        OPC_EmitInteger, MVT::i1, 0, 
/*128779*/        OPC_EmitInteger, MVT::i1, 0, 
/*128782*/        OPC_EmitInteger, MVT::i1, 0, 
/*128785*/        OPC_EmitInteger, MVT::i1, 1, 
/*128788*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128805*/      /*Scope*/ 44, /*->128850*/
/*128806*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*128808*/        OPC_MoveParent,
/*128809*/        OPC_EmitInteger, MVT::i16, 15, 
/*128812*/        OPC_EmitInteger, MVT::i1, 0, 
/*128815*/        OPC_EmitInteger, MVT::i1, 0, 
/*128818*/        OPC_EmitInteger, MVT::i1, 0, 
/*128821*/        OPC_EmitInteger, MVT::i1, 0, 
/*128824*/        OPC_EmitInteger, MVT::i1, 0, 
/*128827*/        OPC_EmitInteger, MVT::i1, 0, 
/*128830*/        OPC_EmitInteger, MVT::i1, 0, 
/*128833*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128850*/      /*Scope*/ 44, /*->128895*/
/*128851*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*128853*/        OPC_MoveParent,
/*128854*/        OPC_EmitInteger, MVT::i16, 15, 
/*128857*/        OPC_EmitInteger, MVT::i1, 0, 
/*128860*/        OPC_EmitInteger, MVT::i1, 0, 
/*128863*/        OPC_EmitInteger, MVT::i1, 0, 
/*128866*/        OPC_EmitInteger, MVT::i1, 0, 
/*128869*/        OPC_EmitInteger, MVT::i1, 0, 
/*128872*/        OPC_EmitInteger, MVT::i1, 0, 
/*128875*/        OPC_EmitInteger, MVT::i1, 1, 
/*128878*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128895*/      /*Scope*/ 42, /*->128938*/
/*128896*/        OPC_MoveParent,
/*128897*/        OPC_EmitInteger, MVT::i16, 15, 
/*128900*/        OPC_EmitInteger, MVT::i1, 0, 
/*128903*/        OPC_EmitInteger, MVT::i1, 0, 
/*128906*/        OPC_EmitInteger, MVT::i1, 0, 
/*128909*/        OPC_EmitInteger, MVT::i1, 0, 
/*128912*/        OPC_EmitInteger, MVT::i1, 0, 
/*128915*/        OPC_EmitInteger, MVT::i1, 0, 
/*128918*/        OPC_EmitInteger, MVT::i1, 0, 
/*128921*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*128938*/      0, /*End of Scope*/
/*128939*/    /*Scope*/ 60|128,1/*188*/, /*->129129*/
/*128941*/      OPC_CheckChild0Type, MVT::v16i32,
/*128943*/      OPC_RecordChild1, // #1 = $rsrc
/*128944*/      OPC_RecordChild2, // #2 = $sampler
/*128945*/      OPC_MoveChild3,
/*128946*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128949*/      OPC_Scope, 44, /*->128995*/ // 4 children in Scope
/*128951*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*128953*/        OPC_MoveParent,
/*128954*/        OPC_EmitInteger, MVT::i16, 15, 
/*128957*/        OPC_EmitInteger, MVT::i1, 0, 
/*128960*/        OPC_EmitInteger, MVT::i1, 0, 
/*128963*/        OPC_EmitInteger, MVT::i1, 0, 
/*128966*/        OPC_EmitInteger, MVT::i1, 0, 
/*128969*/        OPC_EmitInteger, MVT::i1, 0, 
/*128972*/        OPC_EmitInteger, MVT::i1, 0, 
/*128975*/        OPC_EmitInteger, MVT::i1, 1, 
/*128978*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*128995*/      /*Scope*/ 44, /*->129040*/
/*128996*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*128998*/        OPC_MoveParent,
/*128999*/        OPC_EmitInteger, MVT::i16, 15, 
/*129002*/        OPC_EmitInteger, MVT::i1, 0, 
/*129005*/        OPC_EmitInteger, MVT::i1, 0, 
/*129008*/        OPC_EmitInteger, MVT::i1, 0, 
/*129011*/        OPC_EmitInteger, MVT::i1, 0, 
/*129014*/        OPC_EmitInteger, MVT::i1, 0, 
/*129017*/        OPC_EmitInteger, MVT::i1, 0, 
/*129020*/        OPC_EmitInteger, MVT::i1, 0, 
/*129023*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129040*/      /*Scope*/ 44, /*->129085*/
/*129041*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*129043*/        OPC_MoveParent,
/*129044*/        OPC_EmitInteger, MVT::i16, 15, 
/*129047*/        OPC_EmitInteger, MVT::i1, 0, 
/*129050*/        OPC_EmitInteger, MVT::i1, 0, 
/*129053*/        OPC_EmitInteger, MVT::i1, 0, 
/*129056*/        OPC_EmitInteger, MVT::i1, 0, 
/*129059*/        OPC_EmitInteger, MVT::i1, 0, 
/*129062*/        OPC_EmitInteger, MVT::i1, 0, 
/*129065*/        OPC_EmitInteger, MVT::i1, 1, 
/*129068*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*129085*/      /*Scope*/ 42, /*->129128*/
/*129086*/        OPC_MoveParent,
/*129087*/        OPC_EmitInteger, MVT::i16, 15, 
/*129090*/        OPC_EmitInteger, MVT::i1, 0, 
/*129093*/        OPC_EmitInteger, MVT::i1, 0, 
/*129096*/        OPC_EmitInteger, MVT::i1, 0, 
/*129099*/        OPC_EmitInteger, MVT::i1, 0, 
/*129102*/        OPC_EmitInteger, MVT::i1, 0, 
/*129105*/        OPC_EmitInteger, MVT::i1, 0, 
/*129108*/        OPC_EmitInteger, MVT::i1, 0, 
/*129111*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129128*/      0, /*End of Scope*/
/*129129*/    0, /*End of Scope*/
/*129130*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->129897
/*129134*/    OPC_RecordChild0, // #0 = $addr
/*129135*/    OPC_Scope, 60|128,1/*188*/, /*->129326*/ // 4 children in Scope
/*129138*/      OPC_CheckChild0Type, MVT::v2i32,
/*129140*/      OPC_RecordChild1, // #1 = $rsrc
/*129141*/      OPC_RecordChild2, // #2 = $sampler
/*129142*/      OPC_MoveChild3,
/*129143*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129146*/      OPC_Scope, 44, /*->129192*/ // 4 children in Scope
/*129148*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*129150*/        OPC_MoveParent,
/*129151*/        OPC_EmitInteger, MVT::i16, 15, 
/*129154*/        OPC_EmitInteger, MVT::i1, 0, 
/*129157*/        OPC_EmitInteger, MVT::i1, 0, 
/*129160*/        OPC_EmitInteger, MVT::i1, 0, 
/*129163*/        OPC_EmitInteger, MVT::i1, 0, 
/*129166*/        OPC_EmitInteger, MVT::i1, 0, 
/*129169*/        OPC_EmitInteger, MVT::i1, 0, 
/*129172*/        OPC_EmitInteger, MVT::i1, 1, 
/*129175*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*129192*/      /*Scope*/ 44, /*->129237*/
/*129193*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*129195*/        OPC_MoveParent,
/*129196*/        OPC_EmitInteger, MVT::i16, 15, 
/*129199*/        OPC_EmitInteger, MVT::i1, 0, 
/*129202*/        OPC_EmitInteger, MVT::i1, 0, 
/*129205*/        OPC_EmitInteger, MVT::i1, 0, 
/*129208*/        OPC_EmitInteger, MVT::i1, 0, 
/*129211*/        OPC_EmitInteger, MVT::i1, 0, 
/*129214*/        OPC_EmitInteger, MVT::i1, 0, 
/*129217*/        OPC_EmitInteger, MVT::i1, 0, 
/*129220*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129237*/      /*Scope*/ 44, /*->129282*/
/*129238*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*129240*/        OPC_MoveParent,
/*129241*/        OPC_EmitInteger, MVT::i16, 15, 
/*129244*/        OPC_EmitInteger, MVT::i1, 0, 
/*129247*/        OPC_EmitInteger, MVT::i1, 0, 
/*129250*/        OPC_EmitInteger, MVT::i1, 0, 
/*129253*/        OPC_EmitInteger, MVT::i1, 0, 
/*129256*/        OPC_EmitInteger, MVT::i1, 0, 
/*129259*/        OPC_EmitInteger, MVT::i1, 0, 
/*129262*/        OPC_EmitInteger, MVT::i1, 1, 
/*129265*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*129282*/      /*Scope*/ 42, /*->129325*/
/*129283*/        OPC_MoveParent,
/*129284*/        OPC_EmitInteger, MVT::i16, 15, 
/*129287*/        OPC_EmitInteger, MVT::i1, 0, 
/*129290*/        OPC_EmitInteger, MVT::i1, 0, 
/*129293*/        OPC_EmitInteger, MVT::i1, 0, 
/*129296*/        OPC_EmitInteger, MVT::i1, 0, 
/*129299*/        OPC_EmitInteger, MVT::i1, 0, 
/*129302*/        OPC_EmitInteger, MVT::i1, 0, 
/*129305*/        OPC_EmitInteger, MVT::i1, 0, 
/*129308*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129325*/      0, /*End of Scope*/
/*129326*/    /*Scope*/ 60|128,1/*188*/, /*->129516*/
/*129328*/      OPC_CheckChild0Type, MVT::v4i32,
/*129330*/      OPC_RecordChild1, // #1 = $rsrc
/*129331*/      OPC_RecordChild2, // #2 = $sampler
/*129332*/      OPC_MoveChild3,
/*129333*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129336*/      OPC_Scope, 44, /*->129382*/ // 4 children in Scope
/*129338*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*129340*/        OPC_MoveParent,
/*129341*/        OPC_EmitInteger, MVT::i16, 15, 
/*129344*/        OPC_EmitInteger, MVT::i1, 0, 
/*129347*/        OPC_EmitInteger, MVT::i1, 0, 
/*129350*/        OPC_EmitInteger, MVT::i1, 0, 
/*129353*/        OPC_EmitInteger, MVT::i1, 0, 
/*129356*/        OPC_EmitInteger, MVT::i1, 0, 
/*129359*/        OPC_EmitInteger, MVT::i1, 0, 
/*129362*/        OPC_EmitInteger, MVT::i1, 1, 
/*129365*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*129382*/      /*Scope*/ 44, /*->129427*/
/*129383*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*129385*/        OPC_MoveParent,
/*129386*/        OPC_EmitInteger, MVT::i16, 15, 
/*129389*/        OPC_EmitInteger, MVT::i1, 0, 
/*129392*/        OPC_EmitInteger, MVT::i1, 0, 
/*129395*/        OPC_EmitInteger, MVT::i1, 0, 
/*129398*/        OPC_EmitInteger, MVT::i1, 0, 
/*129401*/        OPC_EmitInteger, MVT::i1, 0, 
/*129404*/        OPC_EmitInteger, MVT::i1, 0, 
/*129407*/        OPC_EmitInteger, MVT::i1, 0, 
/*129410*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129427*/      /*Scope*/ 44, /*->129472*/
/*129428*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*129430*/        OPC_MoveParent,
/*129431*/        OPC_EmitInteger, MVT::i16, 15, 
/*129434*/        OPC_EmitInteger, MVT::i1, 0, 
/*129437*/        OPC_EmitInteger, MVT::i1, 0, 
/*129440*/        OPC_EmitInteger, MVT::i1, 0, 
/*129443*/        OPC_EmitInteger, MVT::i1, 0, 
/*129446*/        OPC_EmitInteger, MVT::i1, 0, 
/*129449*/        OPC_EmitInteger, MVT::i1, 0, 
/*129452*/        OPC_EmitInteger, MVT::i1, 1, 
/*129455*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*129472*/      /*Scope*/ 42, /*->129515*/
/*129473*/        OPC_MoveParent,
/*129474*/        OPC_EmitInteger, MVT::i16, 15, 
/*129477*/        OPC_EmitInteger, MVT::i1, 0, 
/*129480*/        OPC_EmitInteger, MVT::i1, 0, 
/*129483*/        OPC_EmitInteger, MVT::i1, 0, 
/*129486*/        OPC_EmitInteger, MVT::i1, 0, 
/*129489*/        OPC_EmitInteger, MVT::i1, 0, 
/*129492*/        OPC_EmitInteger, MVT::i1, 0, 
/*129495*/        OPC_EmitInteger, MVT::i1, 0, 
/*129498*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129515*/      0, /*End of Scope*/
/*129516*/    /*Scope*/ 60|128,1/*188*/, /*->129706*/
/*129518*/      OPC_CheckChild0Type, MVT::v8i32,
/*129520*/      OPC_RecordChild1, // #1 = $rsrc
/*129521*/      OPC_RecordChild2, // #2 = $sampler
/*129522*/      OPC_MoveChild3,
/*129523*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129526*/      OPC_Scope, 44, /*->129572*/ // 4 children in Scope
/*129528*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*129530*/        OPC_MoveParent,
/*129531*/        OPC_EmitInteger, MVT::i16, 15, 
/*129534*/        OPC_EmitInteger, MVT::i1, 0, 
/*129537*/        OPC_EmitInteger, MVT::i1, 0, 
/*129540*/        OPC_EmitInteger, MVT::i1, 0, 
/*129543*/        OPC_EmitInteger, MVT::i1, 0, 
/*129546*/        OPC_EmitInteger, MVT::i1, 0, 
/*129549*/        OPC_EmitInteger, MVT::i1, 0, 
/*129552*/        OPC_EmitInteger, MVT::i1, 1, 
/*129555*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*129572*/      /*Scope*/ 44, /*->129617*/
/*129573*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*129575*/        OPC_MoveParent,
/*129576*/        OPC_EmitInteger, MVT::i16, 15, 
/*129579*/        OPC_EmitInteger, MVT::i1, 0, 
/*129582*/        OPC_EmitInteger, MVT::i1, 0, 
/*129585*/        OPC_EmitInteger, MVT::i1, 0, 
/*129588*/        OPC_EmitInteger, MVT::i1, 0, 
/*129591*/        OPC_EmitInteger, MVT::i1, 0, 
/*129594*/        OPC_EmitInteger, MVT::i1, 0, 
/*129597*/        OPC_EmitInteger, MVT::i1, 0, 
/*129600*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129617*/      /*Scope*/ 44, /*->129662*/
/*129618*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*129620*/        OPC_MoveParent,
/*129621*/        OPC_EmitInteger, MVT::i16, 15, 
/*129624*/        OPC_EmitInteger, MVT::i1, 0, 
/*129627*/        OPC_EmitInteger, MVT::i1, 0, 
/*129630*/        OPC_EmitInteger, MVT::i1, 0, 
/*129633*/        OPC_EmitInteger, MVT::i1, 0, 
/*129636*/        OPC_EmitInteger, MVT::i1, 0, 
/*129639*/        OPC_EmitInteger, MVT::i1, 0, 
/*129642*/        OPC_EmitInteger, MVT::i1, 1, 
/*129645*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*129662*/      /*Scope*/ 42, /*->129705*/
/*129663*/        OPC_MoveParent,
/*129664*/        OPC_EmitInteger, MVT::i16, 15, 
/*129667*/        OPC_EmitInteger, MVT::i1, 0, 
/*129670*/        OPC_EmitInteger, MVT::i1, 0, 
/*129673*/        OPC_EmitInteger, MVT::i1, 0, 
/*129676*/        OPC_EmitInteger, MVT::i1, 0, 
/*129679*/        OPC_EmitInteger, MVT::i1, 0, 
/*129682*/        OPC_EmitInteger, MVT::i1, 0, 
/*129685*/        OPC_EmitInteger, MVT::i1, 0, 
/*129688*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129705*/      0, /*End of Scope*/
/*129706*/    /*Scope*/ 60|128,1/*188*/, /*->129896*/
/*129708*/      OPC_CheckChild0Type, MVT::v16i32,
/*129710*/      OPC_RecordChild1, // #1 = $rsrc
/*129711*/      OPC_RecordChild2, // #2 = $sampler
/*129712*/      OPC_MoveChild3,
/*129713*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129716*/      OPC_Scope, 44, /*->129762*/ // 4 children in Scope
/*129718*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*129720*/        OPC_MoveParent,
/*129721*/        OPC_EmitInteger, MVT::i16, 15, 
/*129724*/        OPC_EmitInteger, MVT::i1, 0, 
/*129727*/        OPC_EmitInteger, MVT::i1, 0, 
/*129730*/        OPC_EmitInteger, MVT::i1, 0, 
/*129733*/        OPC_EmitInteger, MVT::i1, 0, 
/*129736*/        OPC_EmitInteger, MVT::i1, 0, 
/*129739*/        OPC_EmitInteger, MVT::i1, 0, 
/*129742*/        OPC_EmitInteger, MVT::i1, 1, 
/*129745*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*129762*/      /*Scope*/ 44, /*->129807*/
/*129763*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*129765*/        OPC_MoveParent,
/*129766*/        OPC_EmitInteger, MVT::i16, 15, 
/*129769*/        OPC_EmitInteger, MVT::i1, 0, 
/*129772*/        OPC_EmitInteger, MVT::i1, 0, 
/*129775*/        OPC_EmitInteger, MVT::i1, 0, 
/*129778*/        OPC_EmitInteger, MVT::i1, 0, 
/*129781*/        OPC_EmitInteger, MVT::i1, 0, 
/*129784*/        OPC_EmitInteger, MVT::i1, 0, 
/*129787*/        OPC_EmitInteger, MVT::i1, 0, 
/*129790*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129807*/      /*Scope*/ 44, /*->129852*/
/*129808*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*129810*/        OPC_MoveParent,
/*129811*/        OPC_EmitInteger, MVT::i16, 15, 
/*129814*/        OPC_EmitInteger, MVT::i1, 0, 
/*129817*/        OPC_EmitInteger, MVT::i1, 0, 
/*129820*/        OPC_EmitInteger, MVT::i1, 0, 
/*129823*/        OPC_EmitInteger, MVT::i1, 0, 
/*129826*/        OPC_EmitInteger, MVT::i1, 0, 
/*129829*/        OPC_EmitInteger, MVT::i1, 0, 
/*129832*/        OPC_EmitInteger, MVT::i1, 1, 
/*129835*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*129852*/      /*Scope*/ 42, /*->129895*/
/*129853*/        OPC_MoveParent,
/*129854*/        OPC_EmitInteger, MVT::i16, 15, 
/*129857*/        OPC_EmitInteger, MVT::i1, 0, 
/*129860*/        OPC_EmitInteger, MVT::i1, 0, 
/*129863*/        OPC_EmitInteger, MVT::i1, 0, 
/*129866*/        OPC_EmitInteger, MVT::i1, 0, 
/*129869*/        OPC_EmitInteger, MVT::i1, 0, 
/*129872*/        OPC_EmitInteger, MVT::i1, 0, 
/*129875*/        OPC_EmitInteger, MVT::i1, 0, 
/*129878*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*129895*/      0, /*End of Scope*/
/*129896*/    0, /*End of Scope*/
/*129897*/  0, // EndSwitchOpcode
    0
  }; // Total Array size is 129899 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 733
  // #OPC_RecordNode                     = 1365
  // #OPC_RecordChild                    = 3346
  // #OPC_RecordMemRef                   = 25
  // #OPC_CaptureGlueInput               = 36
  // #OPC_MoveChild                      = 1966
  // #OPC_MoveParent                     = 2379
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 273
  // #OPC_CheckPatternPredicate          = 1377
  // #OPC_CheckPredicate                 = 879
  // #OPC_CheckOpcode                    = 921
  // #OPC_SwitchOpcode                   = 6
  // #OPC_CheckType                      = 770
  // #OPC_SwitchType                     = 553
  // #OPC_CheckChildType                 = 1033
  // #OPC_CheckInteger                   = 17
  // #OPC_CheckChildInteger              = 375
  // #OPC_CheckCondCode                  = 11
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 1001
  // #OPC_CheckAndImm                    = 1
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 6960
  // #OPC_EmitStringInteger              = 448
  // #OPC_EmitRegister                   = 243
  // #OPC_EmitConvertToTarget            = 243
  // #OPC_EmitMergeInputChains           = 1688
  // #OPC_EmitCopyToReg                  = 3
  // #OPC_EmitNode                       = 299
  // #OPC_EmitNodeXForm                  = 6821
  // #OPC_CompleteMatch                  = 53
  // #OPC_MorphNodeTo                    = 3006

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS);
  case 2: return (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 3: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 4: return (Subtarget->has16BitInsts());
  case 5: return (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS);
  case 6: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 7: return (Subtarget->hasCaymanISA());
  case 8: return (Subtarget->hasFlatGlobalInsts());
  case 9: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 10: return (Subtarget->hasFlatAddressSpace());
  case 11: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 12: return (Subtarget->getGeneration() <= R600Subtarget::R700);
  case 13: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 14: return (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 15: return (Subtarget->hasFlatAddressSpace()) && (true);
  case 16: return (Subtarget->hasFlatGlobalInsts()) && (true);
  case 17: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 18: return (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9);
  case 19: return (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS);
  case 20: return (TM.Options.UnsafeFPMath);
  case 21: return (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 22: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 23: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 24: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { 
    // Predicate_smrd_load
    SDNode *N = Node;

  auto Ld = cast<LoadSDNode>(N);
  return Ld->getAlignment() >= 4  &&
    ((Ld->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N)) ||
    (Subtarget->getScalarizeGlobalBehavior() && Ld->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS &&
    !Ld->isVolatile() &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N) &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpHasNoClobberedMemOperand(N)));

  }
  case 3: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 4: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 5: { 
    // Predicate_mubuf_az_extloadi8
    // Predicate_mubuf_sextloadi8
    // Predicate_mubuf_az_extloadi16
    // Predicate_mubuf_sextloadi16
    // Predicate_mubuf_load
    // Predicate_mubuf_load_atomic
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.GLOBAL_ADDRESS ||
         AS == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 6: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 7: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 9: { 
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.PRIVATE_ADDRESS;

  }
  case 10: { 
    // Predicate_vtx_id3_az_extloadi8
    // Predicate_vtx_id3_az_extloadi16
    // Predicate_vtx_id3_load
    SDNode *N = Node;
 return isConstantLoad(cast<LoadSDNode>(N), 0) ||
            (cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUASI.PARAM_I_ADDRESS); 
  }
  case 11: { 
    // Predicate_vtx_id2_az_extloadi8
    // Predicate_vtx_id2_az_extloadi16
    // Predicate_vtx_id2_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
         isa<GlobalValue>(GetUnderlyingObject(
         LD->getMemOperand()->getValue(), CurDAG->getDataLayout()));

  }
  case 12: { 
    // Predicate_vtx_id1_az_extloadi8
    // Predicate_vtx_id1_az_extloadi16
    // Predicate_vtx_id1_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS ||
         (LD->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
           !isa<GlobalValue>(GetUnderlyingObject(
           LD->getMemOperand()->getValue(), CurDAG->getDataLayout())));

  }
  case 13: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 14: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 15: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 16: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 17: { 
    // Predicate_az_extloadi8_global
    // Predicate_sextloadi8_global
    // Predicate_az_extloadi16_global
    // Predicate_sextloadi16_global
    // Predicate_global_load
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    // Predicate_global_store
    // Predicate_global_atomic_load
    // Predicate_global_store_atomic
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS;

  }
  case 18: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    // Predicate_si_atomic_inc_local
    // Predicate_si_atomic_dec_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 19: { 
    // Predicate_flat_az_extloadi8
    // Predicate_flat_sextloadi8
    // Predicate_flat_az_extloadi16
    // Predicate_flat_sextloadi16
    // Predicate_flat_load
    // Predicate_atomic_flat_load
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.FLAT_ADDRESS ||
         AS == AMDGPUASI.GLOBAL_ADDRESS ||
         AS == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 20: { 
    // Predicate_si_load_local_align8
    // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 21: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 22: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 23: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 25: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 28: { 
    // Predicate_flat_truncstorei8
    // Predicate_flat_truncstorei16
    // Predicate_flat_store
    // Predicate_atomic_flat_store
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.FLAT_ADDRESS ||
         AS == AMDGPUASI.GLOBAL_ADDRESS;

  }
  case 29: { 
    // Predicate_SIMM16bit
    auto *N = cast<ConstantSDNode>(Node);
return isInt<16>(N->getSExtValue());
  }
  case 30: { 
    // Predicate_shl_oneuse
    // Predicate_select_oneuse
    // Predicate_sub_oneuse
    // Predicate_smin_oneuse
    // Predicate_smax_oneuse
    // Predicate_umin_oneuse
    // Predicate_umax_oneuse
    // Predicate_fminnum_oneuse
    // Predicate_fmaxnum_oneuse
    // Predicate_and_oneuse
    // Predicate_or_oneuse
    // Predicate_xor_oneuse
    // Predicate_srl_oneuse
    SDNode *N = Node;
 return N->hasOneUse(); 
  }
  case 31: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    // Predicate_atomic_inc_global
    // Predicate_atomic_dec_global
    // Predicate_AMDGPUatomic_cmp_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS;
  }
  case 32: { 
    // Predicate_atomic_swap_global_noret
    // Predicate_atomic_add_global_noret
    // Predicate_atomic_sub_global_noret
    // Predicate_atomic_min_global_noret
    // Predicate_atomic_umin_global_noret
    // Predicate_atomic_max_global_noret
    // Predicate_atomic_umax_global_noret
    // Predicate_atomic_and_global_noret
    // Predicate_atomic_or_global_noret
    // Predicate_atomic_xor_global_noret
    // Predicate_atomic_cmp_swap_global_noret
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS && (SDValue(N, 0).use_empty());
  }
  case 33: { 
    // Predicate_atomic_swap_flat
    // Predicate_atomic_add_flat
    // Predicate_atomic_sub_flat
    // Predicate_atomic_min_flat
    // Predicate_atomic_umin_flat
    // Predicate_atomic_max_flat
    // Predicate_atomic_umax_flat
    // Predicate_atomic_and_flat
    // Predicate_atomic_or_flat
    // Predicate_atomic_xor_flat
    // Predicate_atomic_inc_flat
    // Predicate_atomic_dec_flat
    // Predicate_atomic_cmp_swap_flat
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.FLAT_ADDRESS;
  }
  case 34: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 35: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 36: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 37: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 38: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 39: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 40: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 41: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 42: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 43: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 44: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 45: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 46: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 47: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 48: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 49: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 50: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 51: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 52: { 
    // Predicate_NegSubInlineConst16
    // Predicate_NegSubInlineConst32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm < -16 && Imm >= -64;

  }
  case 53: { 
    // Predicate_ShiftAmt32Imm
    auto *N = cast<ConstantSDNode>(Node);

  return N->getZExtValue() < 32;

  }
  case 54: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 55: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 56: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 57: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;
  
  }
  case 58: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;
  
  }
  case 59: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 60: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 61: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 62: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 63: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 64: { 
    // Predicate_si_setcc_uniform
    SDNode *N = Node;

  for (SDNode *Use : N->uses()) {
    if (Use->isMachineOpcode() || Use->getOpcode() != ISD::CopyToReg)
      return false;

    unsigned Reg = cast<RegisterSDNode>(Use->getOperand(1))->getReg();
    if (Reg != AMDGPU::SCC)
      return false;
  }
  return true;

  }
  case 65: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 66: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 67: { 
    // Predicate_si_uniform_br
    SDNode *N = Node;

  return isUniformBr(N);

  }
  case 68: { 
    // Predicate_si_uniform_br_scc
    SDNode *N = Node;

  return isCBranchSCC(N);

  }
  case 69: { 
    // Predicate_anonymous_1760
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 70: { 
    // Predicate_anonymous_1770
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 71: { 
    // Predicate_anonymous_1762
    // Predicate_anonymous_1765
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 72: { 
    // Predicate_anonymous_1774
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 73: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 74: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 75: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 76: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
  return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
  return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
  return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+7);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 4:
    Result.resize(NextRes+3);
  return SelectMUBUFScratchOffset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+6);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 6:
    Result.resize(NextRes+4);
  return SelectMUBUFScratchOffen(Root, N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 7:
    Result.resize(NextRes+2);
  return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
  return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
  return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
  return SelectFlatOffset<true>(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+3);
  return SelectFlatOffset<false>(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 12:
    Result.resize(NextRes+3);
  return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+3);
  return SelectMUBUFIntrinsicVOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 14:
    Result.resize(NextRes+2);
  return SelectMUBUFIntrinsicOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+3);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 16:
    Result.resize(NextRes+3);
  return SelectFlatAtomic(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
  return SelectFlatAtomicSigned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+2);
  return SelectVOP3PMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
  return SelectVOP3PMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+5);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 21:
    Result.resize(NextRes+4);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 22:
    Result.resize(NextRes+2);
  return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 24:
    Result.resize(NextRes+2);
  return SelectMOVRELOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+1);
  return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 26:
    Result.resize(NextRes+2);
  return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+3);
  return SelectVOP3OpSel0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 28:
    Result.resize(NextRes+2);
  return SelectVOP3OpSel(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 30:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 31:
    Result.resize(NextRes+1);
  return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 32:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  case 33:
    Result.resize(NextRes+2);
  return SelectVOP3Mods_NNaN(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 34:
    Result.resize(NextRes+1);
  return SelectVOP3NoMods(N, Result[NextRes+0].first);
  case 35:
    Result.resize(NextRes+3);
  return SelectVOP3OMods(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 36:
    Result.resize(NextRes+3);
  return SelectVOP3OpSelMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 37:
    Result.resize(NextRes+2);
  return SelectVOP3OpSelMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 3: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 4: {  // NegateImm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getConstant(-N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 7: {  // frameindex_to_targetframeindex
    FrameIndexSDNode *N = cast<FrameIndexSDNode>(V.getNode());

  auto FI = cast<FrameIndexSDNode>(N);
  return CurDAG->getTargetFrameIndex(FI->getIndex(), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 9: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

