Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Mon Mar 11 23:24:06 2024
| Host             : artti-desktop running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
| Design           : finn_design_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 190.390 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 189.341                           |
| Device Static (W)        | 1.050                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    87.201 |    36856 |       --- |             --- |
|   LUT as Logic           |    80.010 |    10955 |     53200 |           20.59 |
|   F7/F8 Muxes            |     4.318 |     3474 |     53200 |            6.53 |
|   CARRY4                 |     2.107 |     1027 |     13300 |            7.72 |
|   Register               |     0.751 |    18919 |    106400 |           17.78 |
|   LUT as Shift Register  |     0.008 |      240 |     17400 |            1.38 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |     0.002 |      180 |     17400 |            1.03 |
|   Others                 |     0.000 |      120 |       --- |             --- |
| Signals                  |   101.574 |    24969 |       --- |             --- |
| Block RAM                |     0.383 |      5.5 |       140 |            3.93 |
| I/O                      |     0.182 |       22 |       200 |           11.00 |
| Static Power             |     1.050 |          |           |                 |
| Total                    |   190.390 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   189.476 |     189.173 |      0.303 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.111 |       0.011 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.066 |       0.065 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.062 |       0.030 |      0.033 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| finn_design_wrapper                   |   189.341 |
|   finn_design_i                       |   187.970 |
|     ConvolutionInputGenerator_0       |     4.888 |
|       inst                            |     4.888 |
|     FMPadding_Batch_0                 |     0.470 |
|       inst                            |     0.470 |
|     LabelSelect_Batch_0               |     0.671 |
|       inst                            |     0.671 |
|     MatrixVectorActivation_0          |     6.088 |
|       MatrixVectorActivation_0        |     5.851 |
|       MatrixVectorActivation_0_wstrm  |     0.237 |
|     MatrixVectorActivation_1          |    60.733 |
|       MatrixVectorActivation_1        |    60.521 |
|       MatrixVectorActivation_1_wstrm  |     0.212 |
|     MatrixVectorActivation_2          |   113.226 |
|       MatrixVectorActivation_2        |   112.916 |
|       MatrixVectorActivation_2_wstrm  |     0.310 |
|     StreamingDataWidthConverter_rtl_0 |     0.051 |
|       inst                            |     0.051 |
|     StreamingFIFO_0                   |     1.211 |
|       inst                            |     1.211 |
|     StreamingFIFO_1                   |     0.413 |
|       fifo                            |     0.413 |
|     StreamingFIFO_2                   |     0.176 |
|       fifo                            |     0.176 |
|     StreamingFIFO_5                   |     0.044 |
|       inst                            |     0.044 |
+---------------------------------------+-----------+


