INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/76be/hdl/vhdl/iclarke_mul_32s_33ns_63_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'iclarke_mul_32s_33ns_63_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/76be/hdl/vhdl/iclarke_regslice_both.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'iclarke_regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'iclarke_regslice_both_w1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/76be/hdl/vhdl/iclarke.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'iclarke'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.ip_user_files/bd/quad_inversion/ip/quad_inversion_iclarke_0_1/sim/quad_inversion_iclarke_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'quad_inversion_iclarke_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.ip_user_files/bd/quad_inversion/sim/quad_inversion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'quad_inversion'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/hdl/quad_inversion_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'quad_inversion_wrapper'
