Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: controlTiempoDes.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controlTiempoDes.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controlTiempoDes"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : controlTiempoDes
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/omara/OneDrive/Escritorio/Proyecto FInal/RobotMovil/controlTiempoDes.vhd" in Library work.
Architecture behavioral of Entity controltiempodes is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <controlTiempoDes> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <controlTiempoDes> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/omara/OneDrive/Escritorio/Proyecto FInal/RobotMovil/controlTiempoDes.vhd" line 79: Instantiating black box module <antirrebote>.
WARNING:Xst:2211 - "C:/Users/omara/OneDrive/Escritorio/Proyecto FInal/RobotMovil/controlTiempoDes.vhd" line 86: Instantiating black box module <antirrebote>.
Entity <controlTiempoDes> analyzed. Unit <controlTiempoDes> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controlTiempoDes>.
    Related source file is "C:/Users/omara/OneDrive/Escritorio/Proyecto FInal/RobotMovil/controlTiempoDes.vhd".
WARNING:Xst:1780 - Signal <salida> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ban> of Case statement line 64 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ban> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <ban>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ban> of Case statement line 64 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ban> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 3-bit register for signal <ban>.
    Found 25-bit up counter for signal <divi>.
    Found 4-bit up counter for signal <tiempo>.
    Found 4-bit comparator equal for signal <tiempo$cmp_eq0000> created at line 50.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <controlTiempoDes> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 3-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <ban_0> of sequential type is unconnected in block <controlTiempoDes>.

Optimizing unit <controlTiempoDes> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <Motor_1_a> driven by black box <antirrebote>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <Motor_1_b> driven by black box <antirrebote>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controlTiempoDes, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controlTiempoDes.ngr
Top Level Output File Name         : controlTiempoDes
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 85
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 24
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT3_D                      : 1
#      LUT4                        : 4
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 31
#      FD                          : 25
#      FDC                         : 2
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 6
#      OBUF                        : 2
# Others                           : 2
#      antirrebote                 : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       18  out of   4656     0%  
 Number of Slice Flip Flops:             31  out of   9312     0%  
 Number of 4 input LUTs:                 34  out of   9312     0%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
divi_24                            | NONE(ban_1)            | 6     |
reloj                              | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.970ns (Maximum Frequency: 201.207MHz)
   Minimum input arrival time before clock: 5.657ns
   Maximum output required time after clock: 0.591ns
   Maximum combinational path delay: 3.692ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'divi_24'
  Clock period: 4.970ns (frequency: 201.207MHz)
  Total number of paths / destination ports: 34 / 10
-------------------------------------------------------------------------
Delay:               4.970ns (Levels of Logic = 3)
  Source:            tiempo_2 (FF)
  Destination:       tiempo_0 (FF)
  Source Clock:      divi_24 rising
  Destination Clock: divi_24 rising

  Data Path: tiempo_2 to tiempo_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.535  tiempo_2 (tiempo_2)
     LUT4:I3->O            1   0.704   0.455  ban_mux0002<0>41 (ban_mux0002<0>_bdd4)
     LUT3_D:I2->LO         1   0.704   0.135  ban_mux0002<0>31 (N01)
     LUT3:I2->O            4   0.704   0.587  tiempo_cmp_eq0000_inv11 (tiempo_cmp_eq0000_inv)
     FDCE:CE                   0.555          tiempo_0
    ----------------------------------------
    Total                      4.970ns (3.258ns logic, 1.712ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reloj'
  Clock period: 4.764ns (frequency: 209.908MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               4.764ns (Levels of Logic = 25)
  Source:            divi_1 (FF)
  Destination:       divi_24 (FF)
  Source Clock:      reloj rising
  Destination Clock: reloj rising

  Data Path: divi_1 to divi_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  divi_1 (divi_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_divi_cy<1>_rt (Mcount_divi_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_divi_cy<1> (Mcount_divi_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<2> (Mcount_divi_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<3> (Mcount_divi_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<4> (Mcount_divi_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<5> (Mcount_divi_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<6> (Mcount_divi_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<7> (Mcount_divi_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<8> (Mcount_divi_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<9> (Mcount_divi_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<10> (Mcount_divi_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<11> (Mcount_divi_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<12> (Mcount_divi_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<13> (Mcount_divi_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<14> (Mcount_divi_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<15> (Mcount_divi_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<16> (Mcount_divi_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<17> (Mcount_divi_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<18> (Mcount_divi_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<19> (Mcount_divi_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<20> (Mcount_divi_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<21> (Mcount_divi_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_divi_cy<22> (Mcount_divi_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_divi_cy<23> (Mcount_divi_cy<23>)
     XORCY:CI->O           1   0.804   0.000  Mcount_divi_xor<24> (Result<24>)
     FD:D                      0.308          divi_24
    ----------------------------------------
    Total                      4.764ns (4.169ns logic, 0.595ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divi_24'
  Total number of paths / destination ports: 26 / 6
-------------------------------------------------------------------------
Offset:              5.657ns (Levels of Logic = 4)
  Source:            TiempoEjecucion<3> (PAD)
  Destination:       tiempo_0 (FF)
  Destination Clock: divi_24 rising

  Data Path: TiempoEjecucion<3> to tiempo_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  TiempoEjecucion_3_IBUF (TiempoEjecucion_3_IBUF)
     LUT4:I0->O            1   0.704   0.455  ban_mux0002<0>41 (ban_mux0002<0>_bdd4)
     LUT3_D:I2->LO         1   0.704   0.135  ban_mux0002<0>31 (N01)
     LUT3:I2->O            4   0.704   0.587  tiempo_cmp_eq0000_inv11 (tiempo_cmp_eq0000_inv)
     FDCE:CE                   0.555          tiempo_0
    ----------------------------------------
    Total                      5.657ns (3.885ns logic, 1.772ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divi_24'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 0)
  Source:            ban_1 (FF)
  Destination:       SalidaSalled:btn (PAD)
  Source Clock:      divi_24 rising

  Data Path: ban_1 to SalidaSalled:btn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              0   0.591   0.000  ban_1 (ban_1)
    antirrebote:btn            0.000          SalidaSalled
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               3.692ns (Levels of Logic = 1)
  Source:            SalidaSalled:btn_debounce (PAD)
  Destination:       Motor_1_a (PAD)

  Data Path: SalidaSalled:btn_debounce to Motor_1_a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    antirrebote:btn_debounce    1   0.000   0.420  SalidaSalled (Motor_1_a_OBUF)
     OBUF:I->O                 3.272          Motor_1_a_OBUF (Motor_1_a)
    ----------------------------------------
    Total                      3.692ns (3.272ns logic, 0.420ns route)
                                       (88.6% logic, 11.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.71 secs
 
--> 

Total memory usage is 4513372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    3 (   0 filtered)

