var g_data = {"name":"C:/Users/arpit/OneDrive/Desktop/Project/I2C_VERIFICATION/sim/../top/i2c_test.sv","src":"class test_lib extends uvm_test;\n	`uvm_component_utils(test_lib)\n	`NEW_COMP\n	virtual wb_if vif;\n\n	i2c_env env;\n	function void build_phase(uvm_phase phase);\n	  env = i2c_env::type_id::create(\"env\", this);\n	  uvm_config_db#(virtual wb_if)::get(this, \"*\",\"vif\", vif);\n	endfunction\n\n	function void end_of_elaboration_phase(uvm_phase phase);\n		uvm_top.print_topology();\n	endfunction\nendclass\n\n`define I2C_TEST(TESTNAME, SEQ) \\\nclass TESTNAME extends test_lib; \\\n	`uvm_component_utils(TESTNAME)\\\n	`NEW_COMP \\\n\\\n	task run_phase(uvm_phase phase);\\\n		SEQ seq = SEQ::type_id::create($sformatf(SEQ));\\\n		super.run_phase(phase);\\\n		seq.set_starting_phase(phase);\\\n		seq.start(env.agt.sqr);\\\n	endtask\\\nendclass\n\n\n`I2C_TEST(config_clock_test, config_clock_seq)\n`I2C_TEST(config_clock_400KHZ_test, config_clock_400KHZ_seq)\n`I2C_TEST(write_test, write_seq)\n`I2C_TEST(write_low_freq_test, write_low_freq_seq)\n`I2C_TEST(write_read_test, write_read_seq)\n`I2C_TEST(burst_write_read_test, burst_write_read_seq)\n`I2C_TEST(nack_test, nack_seq)\n`I2C_TEST(reset_during_xfer_test, reset_during_xfer_seq)\n","lang":"verilog"};
processSrcData(g_data);