DMA_CTRL_ACK,VAR_0
DMA_DEV_TO_MEM,VAR_1
DMA_FROM_DEVICE,VAR_2
DMA_MEM_TO_DEV,VAR_3
DMA_PREP_INTERRUPT,VAR_4
DMA_TO_DEVICE,VAR_5
EAGAIN,VAR_6
FCTR,VAR_7
FCTR_RFWM_1,VAR_8
FCTR_TFWM_1,VAR_9
IER,VAR_10
IER_RDMAE,VAR_11
IER_RDREQE,VAR_12
IER_TDMAE,VAR_13
IER_TDREQE,VAR_14
IER_TEOFE,VAR_15
dev_err,FUNC_0
dma_async_issue_pending,FUNC_1
dma_submit_error,FUNC_2
dma_sync_single_for_cpu,FUNC_3
dma_sync_single_for_device,FUNC_4
dmaengine_prep_slave_single,FUNC_5
dmaengine_submit,FUNC_6
dmaengine_terminate_all,FUNC_7
reinit_completion,FUNC_8
sh_msiof_dma_complete,VAR_16
sh_msiof_reset_str,FUNC_9
sh_msiof_spi_set_mode_regs,FUNC_10
sh_msiof_spi_start,FUNC_11
sh_msiof_spi_stop,FUNC_12
sh_msiof_wait_for_completion,FUNC_13
sh_msiof_write,FUNC_14
sh_msiof_dma_once,FUNC_15
p,VAR_17
tx,VAR_18
rx,VAR_19
len,VAR_20
ier_bits,VAR_21
desc_tx,VAR_22
desc_rx,VAR_23
cookie,VAR_24
ret,VAR_25
