# Reading D:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Anubis_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Theta.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:16 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Theta.v 
# -- Compiling module Theta
# 
# Top level modules:
# 	Theta
# End time: 15:41:16 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Tau.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:16 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Tau.v 
# -- Compiling module Tau
# 
# Top level modules:
# 	Tau
# End time: 15:41:16 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:16 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v 
# -- Compiling module Sbox
# 
# Top level modules:
# 	Sbox
# End time: 15:41:16 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Pi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:16 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Pi.v 
# -- Compiling module Pi
# 
# Top level modules:
# 	Pi
# End time: 15:41:16 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Multiplication.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:16 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Multiplication.v 
# -- Compiling module Multiplication
# 
# Top level modules:
# 	Multiplication
# End time: 15:41:16 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:17 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma.v 
# -- Compiling module Gamma
# 
# Top level modules:
# 	Gamma
# End time: 15:41:17 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:17 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega.v 
# -- Compiling module Omega
# 
# Top level modules:
# 	Omega
# End time: 15:41:17 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:17 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v 
# -- Compiling module Round_Constants
# 
# Top level modules:
# 	Round_Constants
# End time: 15:41:17 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Key_Schedule.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:17 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Key_Schedule.v 
# -- Compiling module Key_Schedule
# 
# Top level modules:
# 	Key_Schedule
# End time: 15:41:17 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:17 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi.v 
# -- Compiling module Fi
# 
# Top level modules:
# 	Fi
# End time: 15:41:17 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Add_Round_Constants.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:17 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Add_Round_Constants.v 
# -- Compiling module Add_Round_Constants
# 
# Top level modules:
# 	Add_Round_Constants
# End time: 15:41:17 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Psi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:17 on Jan 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Psi.v 
# -- Compiling module Psi
# 
# Top level modules:
# 	Psi
# End time: 15:41:17 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Add_Round_Constants.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:18 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Add_Round_Constants.v 
# -- Compiling module Add_Round_Constants
# 
# Top level modules:
# 	Add_Round_Constants
# End time: 15:42:18 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Add_Round_Key.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:18 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Add_Round_Key.v 
# -- Compiling module Add_Round_Key
# 
# Top level modules:
# 	Add_Round_Key
# End time: 15:42:18 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:18 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi.v 
# -- Compiling module Fi
# 
# Top level modules:
# 	Fi
# End time: 15:42:18 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:18 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi_tb.v 
# -- Compiling module Fi_tb
# 
# Top level modules:
# 	Fi_tb
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma.v 
# -- Compiling module Gamma
# 
# Top level modules:
# 	Gamma
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Key_Schedule.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Key_Schedule.v 
# -- Compiling module Key_Schedule
# 
# Top level modules:
# 	Key_Schedule
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Multiplication.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Multiplication.v 
# -- Compiling module Multiplication
# 
# Top level modules:
# 	Multiplication
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Multiplication_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Multiplication_tb.v 
# -- Compiling module Multiplication_tb
# 
# Top level modules:
# 	Multiplication_tb
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega.v 
# -- Compiling module Omega
# 
# Top level modules:
# 	Omega
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega_tb.v 
# -- Compiling module Omega_tb
# 
# Top level modules:
# 	Omega_tb
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Pi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Pi.v 
# -- Compiling module Pi
# 
# Top level modules:
# 	Pi
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Psi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Psi.v 
# -- Compiling module Psi
# 
# Top level modules:
# 	Psi
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v 
# -- Compiling module Round_Constants
# 
# Top level modules:
# 	Round_Constants
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants_tb.v 
# -- Compiling module Round_Constants_tb
# 
# Top level modules:
# 	Round_Constants_tb
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v 
# -- Compiling module Sbox
# 
# Top level modules:
# 	Sbox
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Tau.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:19 on Jan 16,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Tau.v 
# -- Compiling module Tau
# 
# Top level modules:
# 	Tau
# End time: 15:42:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Theta.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:20 on Jan 16,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Theta.v 
# -- Compiling module Theta
# 
# Top level modules:
# 	Theta
# End time: 15:42:20 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:28 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma_tb.v 
# -- Compiling module Gamma_tb
# ** Warning: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma_tb.v(11): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma_tb.v(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Gamma_tb
# End time: 15:44:28 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim work.Gamma_tb
# vsim work.Gamma_tb 
# Start time: 15:45:02 on Jan 16,2019
# Loading work.Gamma_tb
# Loading work.Gamma
# Loading work.Sbox
add wave -position end  sim:/Gamma_tb/wejscie
add wave -position end  sim:/Gamma_tb/wyjscie
run
vlog -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:03 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma_tb.v 
# -- Compiling module Gamma_tb
# 
# Top level modules:
# 	Gamma_tb
# End time: 15:47:03 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Gamma_tb
run
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Tau_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:51 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Tau_tb.v 
# -- Compiling module Tau_tb
# 
# Top level modules:
# 	Tau_tb
# End time: 15:50:51 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Tau_tb
# End time: 15:51:00 on Jan 16,2019, Elapsed time: 0:05:58
# Errors: 0, Warnings: 0
# vsim work.Tau_tb 
# Start time: 15:51:00 on Jan 16,2019
# Loading work.Tau_tb
# Loading work.Tau
add wave -position end  sim:/Tau_tb/wejscie
add wave -position end  sim:/Tau_tb/wyjscie
run
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Theta_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:34 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Theta_tb.v 
# -- Compiling module Theta_tb
# 
# Top level modules:
# 	Theta_tb
# End time: 15:55:34 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Theta_tb
# End time: 15:55:44 on Jan 16,2019, Elapsed time: 0:04:44
# Errors: 0, Warnings: 0
# vsim work.Theta_tb 
# Start time: 15:55:44 on Jan 16,2019
# Loading work.Theta_tb
# Loading work.Theta
# Loading work.Multiplication
run
add wave -position end  sim:/Theta_tb/wejscie
add wave -position end  sim:/Theta_tb/wyjscie
restart
run
vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Pi_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:19 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Pi_tb.v 
# -- Compiling module Pi_tb
# 
# Top level modules:
# 	Pi_tb
# End time: 16:07:19 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Pi_tb
# End time: 16:07:26 on Jan 16,2019, Elapsed time: 0:11:42
# Errors: 0, Warnings: 0
# vsim work.Pi_tb 
# Start time: 16:07:26 on Jan 16,2019
# Loading work.Pi_tb
# Loading work.Pi
add wave -position end  sim:/Pi_tb/wejscie
add wave -position end  sim:/Pi_tb/wyjscie
run
vlog -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:34 on Jan 16,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega_tb.v 
# -- Compiling module Omega_tb
# 
# Top level modules:
# 	Omega_tb
# End time: 16:16:34 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Omega_tb
# End time: 16:16:38 on Jan 16,2019, Elapsed time: 0:09:12
# Errors: 0, Warnings: 0
# vsim work.Omega_tb 
# Start time: 16:16:38 on Jan 16,2019
# Loading work.Omega_tb
# Loading work.Omega
add wave -position end  sim:/Omega_tb/wejscie
add wave -position end  sim:/Omega_tb/wyjscie
run
vsim work.Round_Constants_tb
# End time: 16:35:12 on Jan 16,2019, Elapsed time: 0:18:34
# Errors: 0, Warnings: 0
# vsim work.Round_Constants_tb 
# Start time: 16:35:12 on Jan 16,2019
# Loading work.Round_Constants_tb
# Loading work.Round_Constants
# Loading work.Sbox
# ** Warning: (vsim-3015) C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Round_Constants_tb/RC/s_1 File: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Round_Constants_tb/RC/s_2 File: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Round_Constants_tb/RC/s_3 File: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Round_Constants_tb/RC/s_4 File: C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v
add wave -position end  sim:/Round_Constants_tb/wejscie
add wave -position end  sim:/Round_Constants_tb/wyjscie
run
# End time: 16:36:55 on Jan 16,2019, Elapsed time: 0:01:43
# Errors: 0, Warnings: 4
