library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FullSubtractor is
    Port ( A : in  STD_LOGIC;
           B : in  STD_LOGIC;
           Bin : in  STD_LOGIC;
           Diff : out  STD_LOGIC;
           Bout : out  STD_LOGIC);
end FullSubtractor;

architecture Behavioral of FullSubtractor is
begin
    Diff <= A xor B xor Bin;
    Bout <= (not A and B) or (not (A xor B) and Bin);
end Behavioral;

Truth Table:
A	B	Bin	    Diff	Bout
0	0	 0	      0      0
0	0	 1	      1      1
0	1	 0	      1      1
0	1	 1	      0      1
1	0	 0	      1      0
1	0	 1	      0      1
1	1	 0	      0      0
1	1	 1	      1      1
