ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32h7xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "../../CM4/Core/Src/stm32h7xx_hal_msp.c"
   1:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
   2:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
   4:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   5:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   6:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   8:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   9:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * @attention
  10:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *
  11:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  13:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *
  14:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  16:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *
  18:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  19:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
  20:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  21:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  22:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  24:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  26:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  28:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 2


  31:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  32:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  33:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  36:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  38:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  41:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  43:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  46:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  48:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  51:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  53:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  56:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  58:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  60:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
  62:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
  64:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  67:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  69:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  71:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40              		.loc 1 71 3 view .LVU3
  41 0002 074B     		ldr	r3, .L3
  42 0004 D3F8F420 		ldr	r2, [r3, #244]
  43 0008 42F00202 		orr	r2, r2, #2
  44 000c C3F8F420 		str	r2, [r3, #244]
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 3


  45              		.loc 1 71 3 view .LVU4
  46 0010 D3F8F430 		ldr	r3, [r3, #244]
  47 0014 03F00203 		and	r3, r3, #2
  48 0018 0193     		str	r3, [sp, #4]
  49              		.loc 1 71 3 view .LVU5
  50 001a 019B     		ldr	r3, [sp, #4]
  51              	.LBE2:
  52              		.loc 1 71 3 view .LVU6
  72:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  73:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  74:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  75:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  77:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
  53              		.loc 1 78 1 is_stmt 0 view .LVU7
  54 001c 02B0     		add	sp, sp, #8
  55              	.LCFI1:
  56              		.cfi_def_cfa_offset 0
  57              		@ sp needed
  58 001e 7047     		bx	lr
  59              	.L4:
  60              		.align	2
  61              	.L3:
  62 0020 00440258 		.word	1476543488
  63              		.cfi_endproc
  64              	.LFE132:
  66              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
  67              		.align	1
  68              		.global	HAL_ETH_MspInit
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	HAL_ETH_MspInit:
  74              	.LVL0:
  75              	.LFB133:
  79:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  80:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
  81:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP Initialization
  82:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
  84:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  85:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
  86:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
  87:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
  76              		.loc 1 87 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 64
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		.loc 1 87 1 is_stmt 0 view .LVU9
  81 0000 70B5     		push	{r4, r5, r6, lr}
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 16
  84              		.cfi_offset 4, -16
  85              		.cfi_offset 5, -12
  86              		.cfi_offset 6, -8
  87              		.cfi_offset 14, -4
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 4


  88 0002 90B0     		sub	sp, sp, #64
  89              	.LCFI3:
  90              		.cfi_def_cfa_offset 80
  88:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  91              		.loc 1 88 3 is_stmt 1 view .LVU10
  92              		.loc 1 88 20 is_stmt 0 view .LVU11
  93 0004 0023     		movs	r3, #0
  94 0006 0B93     		str	r3, [sp, #44]
  95 0008 0C93     		str	r3, [sp, #48]
  96 000a 0D93     		str	r3, [sp, #52]
  97 000c 0E93     		str	r3, [sp, #56]
  98 000e 0F93     		str	r3, [sp, #60]
  89:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
  99              		.loc 1 89 3 is_stmt 1 view .LVU12
 100              		.loc 1 89 10 is_stmt 0 view .LVU13
 101 0010 0268     		ldr	r2, [r0]
 102              		.loc 1 89 5 view .LVU14
 103 0012 644B     		ldr	r3, .L9
 104 0014 9A42     		cmp	r2, r3
 105 0016 01D0     		beq	.L8
 106              	.LVL1:
 107              	.L5:
  90:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
  91:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
  92:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  93:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
  94:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  95:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_ENABLE();
  96:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
  97:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
  98:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  99:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 100:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 104:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 106:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 107:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 108:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PE2     ------> ETH_TXD3
 109:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PG12     ------> ETH_TXD1
 110:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 111:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI10     ------> ETH_RX_ER
 112:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 113:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC2     ------> ETH_TXD2
 114:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC3     ------> ETH_TX_CLK
 115:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PH2     ------> ETH_CRS
 116:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 117:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_RX_CLK
 118:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PH3     ------> ETH_COL
 119:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_RX_DV
 120:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 121:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PB1     ------> ETH_RXD3
 122:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 123:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PB0     ------> ETH_RXD2
 124:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 5


 125:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = MII_TX_EN_Pin|MII_TXD1_Pin|MII_TXD0_Pin;
 126:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 127:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 128:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 129:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 130:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 131:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 132:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = MII_TXD3_Pin;
 133:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 135:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 136:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 137:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 138:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 139:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = MII_RX_ER_Pin;
 140:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 141:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 142:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 143:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 144:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 145:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = MII_MDC_Pin|MII_TXD2_Pin|MII_TX_CLK_Pin|MII_RXD0_Pin
 147:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |MII_RXD1_Pin;
 148:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 149:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 151:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 152:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 153:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = MII_CRS_Pin|MII_COL_Pin;
 155:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 158:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 159:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 160:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 161:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = MII_MDIO_Pin|MII_RX_CLK_Pin|MII_RX_DV_Pin;
 162:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 163:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 164:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 165:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 166:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 167:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 168:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = MII_RXD3_Pin|MII_RXD2_Pin;
 169:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 170:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 173:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 174:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 175:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 176:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 177:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 178:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 179:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 180:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 181:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 6


 108              		.loc 1 181 1 view .LVU15
 109 0018 10B0     		add	sp, sp, #64
 110              	.LCFI4:
 111              		.cfi_remember_state
 112              		.cfi_def_cfa_offset 16
 113              		@ sp needed
 114 001a 70BD     		pop	{r4, r5, r6, pc}
 115              	.LVL2:
 116              	.L8:
 117              	.LCFI5:
 118              		.cfi_restore_state
  95:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 119              		.loc 1 95 5 is_stmt 1 view .LVU16
 120              	.LBB3:
  95:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 121              		.loc 1 95 5 view .LVU17
  95:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 122              		.loc 1 95 5 view .LVU18
 123 001c 624B     		ldr	r3, .L9+4
 124 001e D3F8D820 		ldr	r2, [r3, #216]
 125 0022 42F40042 		orr	r2, r2, #32768
 126 0026 C3F8D820 		str	r2, [r3, #216]
  95:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 127              		.loc 1 95 5 view .LVU19
 128 002a D3F8D820 		ldr	r2, [r3, #216]
 129 002e 02F40042 		and	r2, r2, #32768
 130 0032 0192     		str	r2, [sp, #4]
  95:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 131              		.loc 1 95 5 view .LVU20
 132 0034 019A     		ldr	r2, [sp, #4]
 133              	.LBE3:
  95:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 134              		.loc 1 95 5 view .LVU21
  96:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 135              		.loc 1 96 5 view .LVU22
 136              	.LBB4:
  96:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 137              		.loc 1 96 5 view .LVU23
  96:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 138              		.loc 1 96 5 view .LVU24
 139 0036 D3F8D820 		ldr	r2, [r3, #216]
 140 003a 42F48032 		orr	r2, r2, #65536
 141 003e C3F8D820 		str	r2, [r3, #216]
  96:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 142              		.loc 1 96 5 view .LVU25
 143 0042 D3F8D820 		ldr	r2, [r3, #216]
 144 0046 02F48032 		and	r2, r2, #65536
 145 004a 0292     		str	r2, [sp, #8]
  96:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 146              		.loc 1 96 5 view .LVU26
 147 004c 029A     		ldr	r2, [sp, #8]
 148              	.LBE4:
  96:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 149              		.loc 1 96 5 view .LVU27
  97:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 150              		.loc 1 97 5 view .LVU28
 151              	.LBB5:
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 7


  97:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 152              		.loc 1 97 5 view .LVU29
  97:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 153              		.loc 1 97 5 view .LVU30
 154 004e D3F8D820 		ldr	r2, [r3, #216]
 155 0052 42F40032 		orr	r2, r2, #131072
 156 0056 C3F8D820 		str	r2, [r3, #216]
  97:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 157              		.loc 1 97 5 view .LVU31
 158 005a D3F8D820 		ldr	r2, [r3, #216]
 159 005e 02F40032 		and	r2, r2, #131072
 160 0062 0392     		str	r2, [sp, #12]
  97:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 161              		.loc 1 97 5 view .LVU32
 162 0064 039A     		ldr	r2, [sp, #12]
 163              	.LBE5:
  97:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 164              		.loc 1 97 5 view .LVU33
  99:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 165              		.loc 1 99 5 view .LVU34
 166              	.LBB6:
  99:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 167              		.loc 1 99 5 view .LVU35
  99:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 168              		.loc 1 99 5 view .LVU36
 169 0066 D3F8E020 		ldr	r2, [r3, #224]
 170 006a 42F04002 		orr	r2, r2, #64
 171 006e C3F8E020 		str	r2, [r3, #224]
  99:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 172              		.loc 1 99 5 view .LVU37
 173 0072 D3F8E020 		ldr	r2, [r3, #224]
 174 0076 02F04002 		and	r2, r2, #64
 175 007a 0492     		str	r2, [sp, #16]
  99:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 176              		.loc 1 99 5 view .LVU38
 177 007c 049A     		ldr	r2, [sp, #16]
 178              	.LBE6:
  99:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 179              		.loc 1 99 5 view .LVU39
 100:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 180              		.loc 1 100 5 view .LVU40
 181              	.LBB7:
 100:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 182              		.loc 1 100 5 view .LVU41
 100:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 183              		.loc 1 100 5 view .LVU42
 184 007e D3F8E020 		ldr	r2, [r3, #224]
 185 0082 42F01002 		orr	r2, r2, #16
 186 0086 C3F8E020 		str	r2, [r3, #224]
 100:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 187              		.loc 1 100 5 view .LVU43
 188 008a D3F8E020 		ldr	r2, [r3, #224]
 189 008e 02F01002 		and	r2, r2, #16
 190 0092 0592     		str	r2, [sp, #20]
 100:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 191              		.loc 1 100 5 view .LVU44
 192 0094 059A     		ldr	r2, [sp, #20]
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 8


 193              	.LBE7:
 100:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 194              		.loc 1 100 5 view .LVU45
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 195              		.loc 1 101 5 view .LVU46
 196              	.LBB8:
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 197              		.loc 1 101 5 view .LVU47
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 198              		.loc 1 101 5 view .LVU48
 199 0096 D3F8E020 		ldr	r2, [r3, #224]
 200 009a 42F48072 		orr	r2, r2, #256
 201 009e C3F8E020 		str	r2, [r3, #224]
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 202              		.loc 1 101 5 view .LVU49
 203 00a2 D3F8E020 		ldr	r2, [r3, #224]
 204 00a6 02F48072 		and	r2, r2, #256
 205 00aa 0692     		str	r2, [sp, #24]
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 206              		.loc 1 101 5 view .LVU50
 207 00ac 069A     		ldr	r2, [sp, #24]
 208              	.LBE8:
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 209              		.loc 1 101 5 view .LVU51
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 210              		.loc 1 102 5 view .LVU52
 211              	.LBB9:
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 212              		.loc 1 102 5 view .LVU53
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 213              		.loc 1 102 5 view .LVU54
 214 00ae D3F8E020 		ldr	r2, [r3, #224]
 215 00b2 42F00402 		orr	r2, r2, #4
 216 00b6 C3F8E020 		str	r2, [r3, #224]
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 217              		.loc 1 102 5 view .LVU55
 218 00ba D3F8E020 		ldr	r2, [r3, #224]
 219 00be 02F00402 		and	r2, r2, #4
 220 00c2 0792     		str	r2, [sp, #28]
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 221              		.loc 1 102 5 view .LVU56
 222 00c4 079A     		ldr	r2, [sp, #28]
 223              	.LBE9:
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 224              		.loc 1 102 5 view .LVU57
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 225              		.loc 1 103 5 view .LVU58
 226              	.LBB10:
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 227              		.loc 1 103 5 view .LVU59
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 228              		.loc 1 103 5 view .LVU60
 229 00c6 D3F8E020 		ldr	r2, [r3, #224]
 230 00ca 42F08002 		orr	r2, r2, #128
 231 00ce C3F8E020 		str	r2, [r3, #224]
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 232              		.loc 1 103 5 view .LVU61
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 9


 233 00d2 D3F8E020 		ldr	r2, [r3, #224]
 234 00d6 02F08002 		and	r2, r2, #128
 235 00da 0892     		str	r2, [sp, #32]
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 236              		.loc 1 103 5 view .LVU62
 237 00dc 089A     		ldr	r2, [sp, #32]
 238              	.LBE10:
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 239              		.loc 1 103 5 view .LVU63
 104:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 240              		.loc 1 104 5 view .LVU64
 241              	.LBB11:
 104:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 242              		.loc 1 104 5 view .LVU65
 104:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 243              		.loc 1 104 5 view .LVU66
 244 00de D3F8E020 		ldr	r2, [r3, #224]
 245 00e2 42F00102 		orr	r2, r2, #1
 246 00e6 C3F8E020 		str	r2, [r3, #224]
 104:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 247              		.loc 1 104 5 view .LVU67
 248 00ea D3F8E020 		ldr	r2, [r3, #224]
 249 00ee 02F00102 		and	r2, r2, #1
 250 00f2 0992     		str	r2, [sp, #36]
 104:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 251              		.loc 1 104 5 view .LVU68
 252 00f4 099A     		ldr	r2, [sp, #36]
 253              	.LBE11:
 104:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 254              		.loc 1 104 5 view .LVU69
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 255              		.loc 1 105 5 view .LVU70
 256              	.LBB12:
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 257              		.loc 1 105 5 view .LVU71
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 258              		.loc 1 105 5 view .LVU72
 259 00f6 D3F8E020 		ldr	r2, [r3, #224]
 260 00fa 42F00202 		orr	r2, r2, #2
 261 00fe C3F8E020 		str	r2, [r3, #224]
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 262              		.loc 1 105 5 view .LVU73
 263 0102 D3F8E030 		ldr	r3, [r3, #224]
 264 0106 03F00203 		and	r3, r3, #2
 265 010a 0A93     		str	r3, [sp, #40]
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 266              		.loc 1 105 5 view .LVU74
 267 010c 0A9B     		ldr	r3, [sp, #40]
 268              	.LBE12:
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 269              		.loc 1 105 5 view .LVU75
 125:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 270              		.loc 1 125 5 view .LVU76
 125:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 271              		.loc 1 125 25 is_stmt 0 view .LVU77
 272 010e 4FF46053 		mov	r3, #14336
 273 0112 0B93     		str	r3, [sp, #44]
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 10


 126:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 274              		.loc 1 126 5 is_stmt 1 view .LVU78
 126:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 275              		.loc 1 126 26 is_stmt 0 view .LVU79
 276 0114 0226     		movs	r6, #2
 277 0116 0C96     		str	r6, [sp, #48]
 127:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 278              		.loc 1 127 5 is_stmt 1 view .LVU80
 128:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 279              		.loc 1 128 5 view .LVU81
 129:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 280              		.loc 1 129 5 view .LVU82
 129:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 281              		.loc 1 129 31 is_stmt 0 view .LVU83
 282 0118 0B25     		movs	r5, #11
 283 011a 0F95     		str	r5, [sp, #60]
 130:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 284              		.loc 1 130 5 is_stmt 1 view .LVU84
 285 011c 0BA9     		add	r1, sp, #44
 286 011e 2348     		ldr	r0, .L9+8
 287              	.LVL3:
 130:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 288              		.loc 1 130 5 is_stmt 0 view .LVU85
 289 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 290              	.LVL4:
 132:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291              		.loc 1 132 5 is_stmt 1 view .LVU86
 132:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 292              		.loc 1 132 25 is_stmt 0 view .LVU87
 293 0124 0423     		movs	r3, #4
 294 0126 0B93     		str	r3, [sp, #44]
 133:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 295              		.loc 1 133 5 is_stmt 1 view .LVU88
 133:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 133 26 is_stmt 0 view .LVU89
 297 0128 0C96     		str	r6, [sp, #48]
 134:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 298              		.loc 1 134 5 is_stmt 1 view .LVU90
 134:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 299              		.loc 1 134 26 is_stmt 0 view .LVU91
 300 012a 0024     		movs	r4, #0
 301 012c 0D94     		str	r4, [sp, #52]
 135:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 302              		.loc 1 135 5 is_stmt 1 view .LVU92
 135:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 303              		.loc 1 135 27 is_stmt 0 view .LVU93
 304 012e 0E94     		str	r4, [sp, #56]
 136:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 305              		.loc 1 136 5 is_stmt 1 view .LVU94
 136:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 306              		.loc 1 136 31 is_stmt 0 view .LVU95
 307 0130 0F95     		str	r5, [sp, #60]
 137:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 308              		.loc 1 137 5 is_stmt 1 view .LVU96
 309 0132 0BA9     		add	r1, sp, #44
 310 0134 1E48     		ldr	r0, .L9+12
 311 0136 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 11


 312              	.LVL5:
 139:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 313              		.loc 1 139 5 view .LVU97
 139:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 314              		.loc 1 139 25 is_stmt 0 view .LVU98
 315 013a 4FF48063 		mov	r3, #1024
 316 013e 0B93     		str	r3, [sp, #44]
 140:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 317              		.loc 1 140 5 is_stmt 1 view .LVU99
 140:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 140 26 is_stmt 0 view .LVU100
 319 0140 0C96     		str	r6, [sp, #48]
 141:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 320              		.loc 1 141 5 is_stmt 1 view .LVU101
 141:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 321              		.loc 1 141 26 is_stmt 0 view .LVU102
 322 0142 0D94     		str	r4, [sp, #52]
 142:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 323              		.loc 1 142 5 is_stmt 1 view .LVU103
 142:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 324              		.loc 1 142 27 is_stmt 0 view .LVU104
 325 0144 0E94     		str	r4, [sp, #56]
 143:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 326              		.loc 1 143 5 is_stmt 1 view .LVU105
 143:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 327              		.loc 1 143 31 is_stmt 0 view .LVU106
 328 0146 0F95     		str	r5, [sp, #60]
 144:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 329              		.loc 1 144 5 is_stmt 1 view .LVU107
 330 0148 0BA9     		add	r1, sp, #44
 331 014a 1A48     		ldr	r0, .L9+16
 332 014c FFF7FEFF 		bl	HAL_GPIO_Init
 333              	.LVL6:
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |MII_RXD1_Pin;
 334              		.loc 1 146 5 view .LVU108
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |MII_RXD1_Pin;
 335              		.loc 1 146 25 is_stmt 0 view .LVU109
 336 0150 3E23     		movs	r3, #62
 337 0152 0B93     		str	r3, [sp, #44]
 148:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 338              		.loc 1 148 5 is_stmt 1 view .LVU110
 148:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 339              		.loc 1 148 26 is_stmt 0 view .LVU111
 340 0154 0C96     		str	r6, [sp, #48]
 149:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 341              		.loc 1 149 5 is_stmt 1 view .LVU112
 149:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 342              		.loc 1 149 26 is_stmt 0 view .LVU113
 343 0156 0D94     		str	r4, [sp, #52]
 150:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 344              		.loc 1 150 5 is_stmt 1 view .LVU114
 150:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 345              		.loc 1 150 27 is_stmt 0 view .LVU115
 346 0158 0E94     		str	r4, [sp, #56]
 151:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 347              		.loc 1 151 5 is_stmt 1 view .LVU116
 151:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 12


 348              		.loc 1 151 31 is_stmt 0 view .LVU117
 349 015a 0F95     		str	r5, [sp, #60]
 152:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 350              		.loc 1 152 5 is_stmt 1 view .LVU118
 351 015c 0BA9     		add	r1, sp, #44
 352 015e 1648     		ldr	r0, .L9+20
 353 0160 FFF7FEFF 		bl	HAL_GPIO_Init
 354              	.LVL7:
 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 355              		.loc 1 154 5 view .LVU119
 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 356              		.loc 1 154 25 is_stmt 0 view .LVU120
 357 0164 0C23     		movs	r3, #12
 358 0166 0B93     		str	r3, [sp, #44]
 155:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 359              		.loc 1 155 5 is_stmt 1 view .LVU121
 155:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 360              		.loc 1 155 26 is_stmt 0 view .LVU122
 361 0168 0C96     		str	r6, [sp, #48]
 156:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 362              		.loc 1 156 5 is_stmt 1 view .LVU123
 156:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 363              		.loc 1 156 26 is_stmt 0 view .LVU124
 364 016a 0D94     		str	r4, [sp, #52]
 157:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 365              		.loc 1 157 5 is_stmt 1 view .LVU125
 157:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 366              		.loc 1 157 27 is_stmt 0 view .LVU126
 367 016c 0E94     		str	r4, [sp, #56]
 158:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 368              		.loc 1 158 5 is_stmt 1 view .LVU127
 158:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 369              		.loc 1 158 31 is_stmt 0 view .LVU128
 370 016e 0F95     		str	r5, [sp, #60]
 159:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 371              		.loc 1 159 5 is_stmt 1 view .LVU129
 372 0170 0BA9     		add	r1, sp, #44
 373 0172 1248     		ldr	r0, .L9+24
 374 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 375              	.LVL8:
 161:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376              		.loc 1 161 5 view .LVU130
 161:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 377              		.loc 1 161 25 is_stmt 0 view .LVU131
 378 0178 8623     		movs	r3, #134
 379 017a 0B93     		str	r3, [sp, #44]
 162:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 380              		.loc 1 162 5 is_stmt 1 view .LVU132
 162:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 381              		.loc 1 162 26 is_stmt 0 view .LVU133
 382 017c 0C96     		str	r6, [sp, #48]
 163:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 383              		.loc 1 163 5 is_stmt 1 view .LVU134
 163:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 384              		.loc 1 163 26 is_stmt 0 view .LVU135
 385 017e 0D94     		str	r4, [sp, #52]
 164:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 13


 386              		.loc 1 164 5 is_stmt 1 view .LVU136
 164:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 387              		.loc 1 164 27 is_stmt 0 view .LVU137
 388 0180 0E94     		str	r4, [sp, #56]
 165:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 389              		.loc 1 165 5 is_stmt 1 view .LVU138
 165:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 390              		.loc 1 165 31 is_stmt 0 view .LVU139
 391 0182 0F95     		str	r5, [sp, #60]
 166:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 392              		.loc 1 166 5 is_stmt 1 view .LVU140
 393 0184 0BA9     		add	r1, sp, #44
 394 0186 0E48     		ldr	r0, .L9+28
 395 0188 FFF7FEFF 		bl	HAL_GPIO_Init
 396              	.LVL9:
 168:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 397              		.loc 1 168 5 view .LVU141
 168:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 398              		.loc 1 168 25 is_stmt 0 view .LVU142
 399 018c 0323     		movs	r3, #3
 400 018e 0B93     		str	r3, [sp, #44]
 169:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 401              		.loc 1 169 5 is_stmt 1 view .LVU143
 169:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 402              		.loc 1 169 26 is_stmt 0 view .LVU144
 403 0190 0C96     		str	r6, [sp, #48]
 170:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 404              		.loc 1 170 5 is_stmt 1 view .LVU145
 170:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 405              		.loc 1 170 26 is_stmt 0 view .LVU146
 406 0192 0D94     		str	r4, [sp, #52]
 171:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 407              		.loc 1 171 5 is_stmt 1 view .LVU147
 171:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 408              		.loc 1 171 27 is_stmt 0 view .LVU148
 409 0194 0E94     		str	r4, [sp, #56]
 172:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 410              		.loc 1 172 5 is_stmt 1 view .LVU149
 172:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 411              		.loc 1 172 31 is_stmt 0 view .LVU150
 412 0196 0F95     		str	r5, [sp, #60]
 173:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 413              		.loc 1 173 5 is_stmt 1 view .LVU151
 414 0198 0BA9     		add	r1, sp, #44
 415 019a 0A48     		ldr	r0, .L9+32
 416 019c FFF7FEFF 		bl	HAL_GPIO_Init
 417              	.LVL10:
 418              		.loc 1 181 1 is_stmt 0 view .LVU152
 419 01a0 3AE7     		b	.L5
 420              	.L10:
 421 01a2 00BF     		.align	2
 422              	.L9:
 423 01a4 00800240 		.word	1073905664
 424 01a8 00440258 		.word	1476543488
 425 01ac 00180258 		.word	1476532224
 426 01b0 00100258 		.word	1476530176
 427 01b4 00200258 		.word	1476534272
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 14


 428 01b8 00080258 		.word	1476528128
 429 01bc 001C0258 		.word	1476533248
 430 01c0 00000258 		.word	1476526080
 431 01c4 00040258 		.word	1476527104
 432              		.cfi_endproc
 433              	.LFE133:
 435              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 436              		.align	1
 437              		.global	HAL_ETH_MspDeInit
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	HAL_ETH_MspDeInit:
 443              	.LVL11:
 444              	.LFB134:
 182:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 183:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 184:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 185:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 186:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
 187:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 188:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 189:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
 190:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 445              		.loc 1 190 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		.loc 1 190 1 is_stmt 0 view .LVU154
 450 0000 08B5     		push	{r3, lr}
 451              	.LCFI6:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 3, -8
 454              		.cfi_offset 14, -4
 191:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
 455              		.loc 1 191 3 is_stmt 1 view .LVU155
 456              		.loc 1 191 10 is_stmt 0 view .LVU156
 457 0002 0268     		ldr	r2, [r0]
 458              		.loc 1 191 5 view .LVU157
 459 0004 1A4B     		ldr	r3, .L15
 460 0006 9A42     		cmp	r2, r3
 461 0008 00D0     		beq	.L14
 462              	.LVL12:
 463              	.L11:
 192:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 193:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 194:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 195:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 196:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 197:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_DISABLE();
 198:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 199:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 200:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 201:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 202:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 203:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PE2     ------> ETH_TXD3
 204:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PG12     ------> ETH_TXD1
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 15


 205:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 206:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI10     ------> ETH_RX_ER
 207:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 208:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC2     ------> ETH_TXD2
 209:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC3     ------> ETH_TX_CLK
 210:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PH2     ------> ETH_CRS
 211:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 212:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_RX_CLK
 213:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PH3     ------> ETH_COL
 214:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_RX_DV
 215:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 216:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PB1     ------> ETH_RXD3
 217:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 218:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PB0     ------> ETH_RXD2
 219:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 220:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, MII_TX_EN_Pin|MII_TXD1_Pin|MII_TXD0_Pin);
 221:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 222:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(MII_TXD3_GPIO_Port, MII_TXD3_Pin);
 223:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 224:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(MII_RX_ER_GPIO_Port, MII_RX_ER_Pin);
 225:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 226:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, MII_MDC_Pin|MII_TXD2_Pin|MII_TX_CLK_Pin|MII_RXD0_Pin
 227:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |MII_RXD1_Pin);
 228:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 229:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOH, MII_CRS_Pin|MII_COL_Pin);
 230:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 231:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, MII_MDIO_Pin|MII_RX_CLK_Pin|MII_RX_DV_Pin);
 232:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 233:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, MII_RXD3_Pin|MII_RXD2_Pin);
 234:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 235:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 236:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 237:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 238:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 239:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 240:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 464              		.loc 1 240 1 view .LVU158
 465 000a 08BD     		pop	{r3, pc}
 466              	.LVL13:
 467              	.L14:
 197:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 468              		.loc 1 197 5 is_stmt 1 view .LVU159
 469 000c 194B     		ldr	r3, .L15+4
 470 000e D3F8D820 		ldr	r2, [r3, #216]
 471 0012 22F40042 		bic	r2, r2, #32768
 472 0016 C3F8D820 		str	r2, [r3, #216]
 198:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 473              		.loc 1 198 5 view .LVU160
 474 001a D3F8D820 		ldr	r2, [r3, #216]
 475 001e 22F48032 		bic	r2, r2, #65536
 476 0022 C3F8D820 		str	r2, [r3, #216]
 199:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 477              		.loc 1 199 5 view .LVU161
 478 0026 D3F8D820 		ldr	r2, [r3, #216]
 479 002a 22F40032 		bic	r2, r2, #131072
 480 002e C3F8D820 		str	r2, [r3, #216]
 220:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 16


 481              		.loc 1 220 5 view .LVU162
 482 0032 4FF46051 		mov	r1, #14336
 483 0036 1048     		ldr	r0, .L15+8
 484              	.LVL14:
 220:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 485              		.loc 1 220 5 is_stmt 0 view .LVU163
 486 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 487              	.LVL15:
 222:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 488              		.loc 1 222 5 is_stmt 1 view .LVU164
 489 003c 0421     		movs	r1, #4
 490 003e 0F48     		ldr	r0, .L15+12
 491 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 492              	.LVL16:
 224:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 493              		.loc 1 224 5 view .LVU165
 494 0044 4FF48061 		mov	r1, #1024
 495 0048 0D48     		ldr	r0, .L15+16
 496 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 497              	.LVL17:
 226:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |MII_RXD1_Pin);
 498              		.loc 1 226 5 view .LVU166
 499 004e 3E21     		movs	r1, #62
 500 0050 0C48     		ldr	r0, .L15+20
 501 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 502              	.LVL18:
 229:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 503              		.loc 1 229 5 view .LVU167
 504 0056 0C21     		movs	r1, #12
 505 0058 0B48     		ldr	r0, .L15+24
 506 005a FFF7FEFF 		bl	HAL_GPIO_DeInit
 507              	.LVL19:
 231:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 508              		.loc 1 231 5 view .LVU168
 509 005e 8621     		movs	r1, #134
 510 0060 0A48     		ldr	r0, .L15+28
 511 0062 FFF7FEFF 		bl	HAL_GPIO_DeInit
 512              	.LVL20:
 233:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 513              		.loc 1 233 5 view .LVU169
 514 0066 0321     		movs	r1, #3
 515 0068 0948     		ldr	r0, .L15+32
 516 006a FFF7FEFF 		bl	HAL_GPIO_DeInit
 517              	.LVL21:
 518              		.loc 1 240 1 is_stmt 0 view .LVU170
 519 006e CCE7     		b	.L11
 520              	.L16:
 521              		.align	2
 522              	.L15:
 523 0070 00800240 		.word	1073905664
 524 0074 00440258 		.word	1476543488
 525 0078 00180258 		.word	1476532224
 526 007c 00100258 		.word	1476530176
 527 0080 00200258 		.word	1476534272
 528 0084 00080258 		.word	1476528128
 529 0088 001C0258 		.word	1476533248
 530 008c 00000258 		.word	1476526080
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 17


 531 0090 00040258 		.word	1476527104
 532              		.cfi_endproc
 533              	.LFE134:
 535              		.section	.text.HAL_LTDC_MspInit,"ax",%progbits
 536              		.align	1
 537              		.global	HAL_LTDC_MspInit
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 542              	HAL_LTDC_MspInit:
 543              	.LVL22:
 544              	.LFB135:
 241:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 242:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 243:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief LTDC MSP Initialization
 244:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 245:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 246:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 247:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 248:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
 249:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 545              		.loc 1 249 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 240
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		.loc 1 249 1 is_stmt 0 view .LVU172
 550 0000 70B5     		push	{r4, r5, r6, lr}
 551              	.LCFI7:
 552              		.cfi_def_cfa_offset 16
 553              		.cfi_offset 4, -16
 554              		.cfi_offset 5, -12
 555              		.cfi_offset 6, -8
 556              		.cfi_offset 14, -4
 557 0002 BCB0     		sub	sp, sp, #240
 558              	.LCFI8:
 559              		.cfi_def_cfa_offset 256
 560 0004 0446     		mov	r4, r0
 250:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 561              		.loc 1 250 3 is_stmt 1 view .LVU173
 562              		.loc 1 250 20 is_stmt 0 view .LVU174
 563 0006 0021     		movs	r1, #0
 564 0008 3791     		str	r1, [sp, #220]
 565 000a 3891     		str	r1, [sp, #224]
 566 000c 3991     		str	r1, [sp, #228]
 567 000e 3A91     		str	r1, [sp, #232]
 568 0010 3B91     		str	r1, [sp, #236]
 251:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 569              		.loc 1 251 3 is_stmt 1 view .LVU175
 570              		.loc 1 251 28 is_stmt 0 view .LVU176
 571 0012 C022     		movs	r2, #192
 572 0014 06A8     		add	r0, sp, #24
 573              	.LVL23:
 574              		.loc 1 251 28 view .LVU177
 575 0016 FFF7FEFF 		bl	memset
 576              	.LVL24:
 252:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 577              		.loc 1 252 3 is_stmt 1 view .LVU178
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 18


 578              		.loc 1 252 11 is_stmt 0 view .LVU179
 579 001a 2268     		ldr	r2, [r4]
 580              		.loc 1 252 5 view .LVU180
 581 001c 454B     		ldr	r3, .L23
 582 001e 9A42     		cmp	r2, r3
 583 0020 01D0     		beq	.L21
 584              	.LVL25:
 585              	.L17:
 253:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 254:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 0 */
 255:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 256:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 0 */
 257:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 258:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 259:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
 260:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 261:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3M = 32;
 262:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3N = 192;
 263:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3P = 2;
 264:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
 265:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3R = 2;
 266:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 267:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 268:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 269:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 270:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 271:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 272:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 273:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 274:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 275:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
 276:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 277:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 278:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 279:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 280:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 281:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 282:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK5     ------> LTDC_B6
 283:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI1     ------> LTDC_G6
 284:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI0     ------> LTDC_G5
 285:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 286:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 287:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 288:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK3     ------> LTDC_B4
 289:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 290:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 291:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ12     ------> LTDC_B0
 292:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 293:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 294:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI12     ------> LTDC_HSYNC
 295:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 296:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 297:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 298:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 299:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
 300:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 301:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 19


 302:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
 303:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 304:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 305:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 306:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 307:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PH9     ------> LTDC_R3
 308:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 309:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 310:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 311:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_3
 312:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_7|GPIO_PIN_2;
 313:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 314:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 315:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 316:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 317:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 318:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 319:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_9|GPIO_PIN_12
 320:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15;
 321:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 322:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 323:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 324:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 325:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 326:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 327:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_DISP_Pin|GPIO_PIN_14|GPIO_PIN_12|GPIO_PIN_13
 328:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_0
 329:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1
 330:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_4;
 331:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 333:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 334:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 335:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 336:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 337:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 338:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 339:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 340:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 341:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 342:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 343:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 344:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 345:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 346:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 1 */
 347:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 348:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 349:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 350:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 586              		.loc 1 350 1 view .LVU181
 587 0022 3CB0     		add	sp, sp, #240
 588              	.LCFI9:
 589              		.cfi_remember_state
 590              		.cfi_def_cfa_offset 16
 591              		@ sp needed
 592 0024 70BD     		pop	{r4, r5, r6, pc}
 593              	.LVL26:
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 20


 594              	.L21:
 595              	.LCFI10:
 596              		.cfi_restore_state
 260:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3M = 32;
 597              		.loc 1 260 5 is_stmt 1 view .LVU182
 260:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3M = 32;
 598              		.loc 1 260 46 is_stmt 0 view .LVU183
 599 0026 4FF00052 		mov	r2, #536870912
 600 002a 0023     		movs	r3, #0
 601 002c CDE90623 		strd	r2, [sp, #24]
 261:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3N = 192;
 602              		.loc 1 261 5 is_stmt 1 view .LVU184
 261:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3N = 192;
 603              		.loc 1 261 36 is_stmt 0 view .LVU185
 604 0030 2023     		movs	r3, #32
 605 0032 1093     		str	r3, [sp, #64]
 262:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3P = 2;
 606              		.loc 1 262 5 is_stmt 1 view .LVU186
 262:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3P = 2;
 607              		.loc 1 262 36 is_stmt 0 view .LVU187
 608 0034 C023     		movs	r3, #192
 609 0036 1193     		str	r3, [sp, #68]
 263:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
 610              		.loc 1 263 5 is_stmt 1 view .LVU188
 263:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
 611              		.loc 1 263 36 is_stmt 0 view .LVU189
 612 0038 0223     		movs	r3, #2
 613 003a 1293     		str	r3, [sp, #72]
 264:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3R = 2;
 614              		.loc 1 264 5 is_stmt 1 view .LVU190
 264:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3R = 2;
 615              		.loc 1 264 36 is_stmt 0 view .LVU191
 616 003c 1393     		str	r3, [sp, #76]
 265:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 617              		.loc 1 265 5 is_stmt 1 view .LVU192
 265:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 618              		.loc 1 265 36 is_stmt 0 view .LVU193
 619 003e 1493     		str	r3, [sp, #80]
 266:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 620              		.loc 1 266 5 is_stmt 1 view .LVU194
 266:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 621              		.loc 1 266 38 is_stmt 0 view .LVU195
 622 0040 4FF44063 		mov	r3, #3072
 623 0044 1593     		str	r3, [sp, #84]
 267:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 624              		.loc 1 267 5 is_stmt 1 view .LVU196
 267:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 625              		.loc 1 267 41 is_stmt 0 view .LVU197
 626 0046 4FF40073 		mov	r3, #512
 627 004a 1693     		str	r3, [sp, #88]
 268:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 628              		.loc 1 268 5 is_stmt 1 view .LVU198
 269:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 629              		.loc 1 269 5 view .LVU199
 269:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 630              		.loc 1 269 9 is_stmt 0 view .LVU200
 631 004c 06A8     		add	r0, sp, #24
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 21


 632 004e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 633              	.LVL27:
 269:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 634              		.loc 1 269 8 view .LVU201
 635 0052 0028     		cmp	r0, #0
 636 0054 6BD1     		bne	.L22
 637              	.L19:
 275:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 638              		.loc 1 275 5 is_stmt 1 view .LVU202
 639              	.LBB13:
 275:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 640              		.loc 1 275 5 view .LVU203
 275:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 641              		.loc 1 275 5 view .LVU204
 642 0056 384B     		ldr	r3, .L23+4
 643 0058 D3F8E420 		ldr	r2, [r3, #228]
 644 005c 42F00802 		orr	r2, r2, #8
 645 0060 C3F8E420 		str	r2, [r3, #228]
 275:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 646              		.loc 1 275 5 view .LVU205
 647 0064 D3F8E420 		ldr	r2, [r3, #228]
 648 0068 02F00802 		and	r2, r2, #8
 649 006c 0192     		str	r2, [sp, #4]
 275:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 650              		.loc 1 275 5 view .LVU206
 651 006e 019A     		ldr	r2, [sp, #4]
 652              	.LBE13:
 275:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 653              		.loc 1 275 5 view .LVU207
 277:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 654              		.loc 1 277 5 view .LVU208
 655              	.LBB14:
 277:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 656              		.loc 1 277 5 view .LVU209
 277:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 657              		.loc 1 277 5 view .LVU210
 658 0070 D3F8E020 		ldr	r2, [r3, #224]
 659 0074 42F48062 		orr	r2, r2, #1024
 660 0078 C3F8E020 		str	r2, [r3, #224]
 277:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 661              		.loc 1 277 5 view .LVU211
 662 007c D3F8E020 		ldr	r2, [r3, #224]
 663 0080 02F48062 		and	r2, r2, #1024
 664 0084 0292     		str	r2, [sp, #8]
 277:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 665              		.loc 1 277 5 view .LVU212
 666 0086 029A     		ldr	r2, [sp, #8]
 667              	.LBE14:
 277:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 668              		.loc 1 277 5 view .LVU213
 278:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 669              		.loc 1 278 5 view .LVU214
 670              	.LBB15:
 278:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 671              		.loc 1 278 5 view .LVU215
 278:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 672              		.loc 1 278 5 view .LVU216
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 22


 673 0088 D3F8E020 		ldr	r2, [r3, #224]
 674 008c 42F48072 		orr	r2, r2, #256
 675 0090 C3F8E020 		str	r2, [r3, #224]
 278:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 676              		.loc 1 278 5 view .LVU217
 677 0094 D3F8E020 		ldr	r2, [r3, #224]
 678 0098 02F48072 		and	r2, r2, #256
 679 009c 0392     		str	r2, [sp, #12]
 278:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 680              		.loc 1 278 5 view .LVU218
 681 009e 039A     		ldr	r2, [sp, #12]
 682              	.LBE15:
 278:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 683              		.loc 1 278 5 view .LVU219
 279:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 684              		.loc 1 279 5 view .LVU220
 685              	.LBB16:
 279:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 686              		.loc 1 279 5 view .LVU221
 279:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 687              		.loc 1 279 5 view .LVU222
 688 00a0 D3F8E020 		ldr	r2, [r3, #224]
 689 00a4 42F40072 		orr	r2, r2, #512
 690 00a8 C3F8E020 		str	r2, [r3, #224]
 279:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 691              		.loc 1 279 5 view .LVU223
 692 00ac D3F8E020 		ldr	r2, [r3, #224]
 693 00b0 02F40072 		and	r2, r2, #512
 694 00b4 0492     		str	r2, [sp, #16]
 279:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 695              		.loc 1 279 5 view .LVU224
 696 00b6 049A     		ldr	r2, [sp, #16]
 697              	.LBE16:
 279:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 698              		.loc 1 279 5 view .LVU225
 280:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 699              		.loc 1 280 5 view .LVU226
 700              	.LBB17:
 280:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 701              		.loc 1 280 5 view .LVU227
 280:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 702              		.loc 1 280 5 view .LVU228
 703 00b8 D3F8E020 		ldr	r2, [r3, #224]
 704 00bc 42F08002 		orr	r2, r2, #128
 705 00c0 C3F8E020 		str	r2, [r3, #224]
 280:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 706              		.loc 1 280 5 view .LVU229
 707 00c4 D3F8E030 		ldr	r3, [r3, #224]
 708 00c8 03F08003 		and	r3, r3, #128
 709 00cc 0593     		str	r3, [sp, #20]
 280:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 710              		.loc 1 280 5 view .LVU230
 711 00ce 059B     		ldr	r3, [sp, #20]
 712              	.LBE17:
 280:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 713              		.loc 1 280 5 view .LVU231
 311:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_7|GPIO_PIN_2;
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 23


 714              		.loc 1 311 5 view .LVU232
 311:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_7|GPIO_PIN_2;
 715              		.loc 1 311 25 is_stmt 0 view .LVU233
 716 00d0 FC23     		movs	r3, #252
 717 00d2 3793     		str	r3, [sp, #220]
 313:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 718              		.loc 1 313 5 is_stmt 1 view .LVU234
 313:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 719              		.loc 1 313 26 is_stmt 0 view .LVU235
 720 00d4 0226     		movs	r6, #2
 721 00d6 3896     		str	r6, [sp, #224]
 314:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 722              		.loc 1 314 5 is_stmt 1 view .LVU236
 314:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 723              		.loc 1 314 26 is_stmt 0 view .LVU237
 724 00d8 0024     		movs	r4, #0
 725              	.LVL28:
 314:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 726              		.loc 1 314 26 view .LVU238
 727 00da 3994     		str	r4, [sp, #228]
 315:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 728              		.loc 1 315 5 is_stmt 1 view .LVU239
 315:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 729              		.loc 1 315 27 is_stmt 0 view .LVU240
 730 00dc 3A94     		str	r4, [sp, #232]
 316:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 731              		.loc 1 316 5 is_stmt 1 view .LVU241
 316:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 732              		.loc 1 316 31 is_stmt 0 view .LVU242
 733 00de 0E25     		movs	r5, #14
 734 00e0 3B95     		str	r5, [sp, #236]
 317:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 735              		.loc 1 317 5 is_stmt 1 view .LVU243
 736 00e2 37A9     		add	r1, sp, #220
 737 00e4 1548     		ldr	r0, .L23+8
 738 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 739              	.LVL29:
 319:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15;
 740              		.loc 1 319 5 view .LVU244
 319:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15;
 741              		.loc 1 319 25 is_stmt 0 view .LVU245
 742 00ea 4DF20323 		movw	r3, #53763
 743 00ee 3793     		str	r3, [sp, #220]
 321:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 744              		.loc 1 321 5 is_stmt 1 view .LVU246
 321:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 745              		.loc 1 321 26 is_stmt 0 view .LVU247
 746 00f0 3896     		str	r6, [sp, #224]
 322:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 747              		.loc 1 322 5 is_stmt 1 view .LVU248
 322:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 748              		.loc 1 322 26 is_stmt 0 view .LVU249
 749 00f2 3994     		str	r4, [sp, #228]
 323:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 750              		.loc 1 323 5 is_stmt 1 view .LVU250
 323:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 751              		.loc 1 323 27 is_stmt 0 view .LVU251
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 24


 752 00f4 3A94     		str	r4, [sp, #232]
 324:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 753              		.loc 1 324 5 is_stmt 1 view .LVU252
 324:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 754              		.loc 1 324 31 is_stmt 0 view .LVU253
 755 00f6 3B95     		str	r5, [sp, #236]
 325:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 756              		.loc 1 325 5 is_stmt 1 view .LVU254
 757 00f8 37A9     		add	r1, sp, #220
 758 00fa 1148     		ldr	r0, .L23+12
 759 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 760              	.LVL30:
 327:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_0
 761              		.loc 1 327 5 view .LVU255
 327:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_0
 762              		.loc 1 327 25 is_stmt 0 view .LVU256
 763 0100 4FF6FB73 		movw	r3, #65531
 764 0104 3793     		str	r3, [sp, #220]
 331:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 765              		.loc 1 331 5 is_stmt 1 view .LVU257
 331:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 766              		.loc 1 331 26 is_stmt 0 view .LVU258
 767 0106 3896     		str	r6, [sp, #224]
 332:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 768              		.loc 1 332 5 is_stmt 1 view .LVU259
 332:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 769              		.loc 1 332 26 is_stmt 0 view .LVU260
 770 0108 3994     		str	r4, [sp, #228]
 333:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 771              		.loc 1 333 5 is_stmt 1 view .LVU261
 333:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 772              		.loc 1 333 27 is_stmt 0 view .LVU262
 773 010a 3A94     		str	r4, [sp, #232]
 334:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 774              		.loc 1 334 5 is_stmt 1 view .LVU263
 334:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 775              		.loc 1 334 31 is_stmt 0 view .LVU264
 776 010c 3B95     		str	r5, [sp, #236]
 335:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 777              		.loc 1 335 5 is_stmt 1 view .LVU265
 778 010e 37A9     		add	r1, sp, #220
 779 0110 0C48     		ldr	r0, .L23+16
 780 0112 FFF7FEFF 		bl	HAL_GPIO_Init
 781              	.LVL31:
 337:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 782              		.loc 1 337 5 view .LVU266
 337:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 783              		.loc 1 337 25 is_stmt 0 view .LVU267
 784 0116 4FF40073 		mov	r3, #512
 785 011a 3793     		str	r3, [sp, #220]
 338:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 786              		.loc 1 338 5 is_stmt 1 view .LVU268
 338:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 787              		.loc 1 338 26 is_stmt 0 view .LVU269
 788 011c 3896     		str	r6, [sp, #224]
 339:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 789              		.loc 1 339 5 is_stmt 1 view .LVU270
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 25


 339:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 790              		.loc 1 339 26 is_stmt 0 view .LVU271
 791 011e 3994     		str	r4, [sp, #228]
 340:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 792              		.loc 1 340 5 is_stmt 1 view .LVU272
 340:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 793              		.loc 1 340 27 is_stmt 0 view .LVU273
 794 0120 3A94     		str	r4, [sp, #232]
 341:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 795              		.loc 1 341 5 is_stmt 1 view .LVU274
 341:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 796              		.loc 1 341 31 is_stmt 0 view .LVU275
 797 0122 3B95     		str	r5, [sp, #236]
 342:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 798              		.loc 1 342 5 is_stmt 1 view .LVU276
 799 0124 37A9     		add	r1, sp, #220
 800 0126 0848     		ldr	r0, .L23+20
 801 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 802              	.LVL32:
 803              		.loc 1 350 1 is_stmt 0 view .LVU277
 804 012c 79E7     		b	.L17
 805              	.LVL33:
 806              	.L22:
 271:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 807              		.loc 1 271 7 is_stmt 1 view .LVU278
 808 012e FFF7FEFF 		bl	Error_Handler
 809              	.LVL34:
 810 0132 90E7     		b	.L19
 811              	.L24:
 812              		.align	2
 813              	.L23:
 814 0134 00100050 		.word	1342181376
 815 0138 00440258 		.word	1476543488
 816 013c 00280258 		.word	1476536320
 817 0140 00200258 		.word	1476534272
 818 0144 00240258 		.word	1476535296
 819 0148 001C0258 		.word	1476533248
 820              		.cfi_endproc
 821              	.LFE135:
 823              		.section	.text.HAL_LTDC_MspDeInit,"ax",%progbits
 824              		.align	1
 825              		.global	HAL_LTDC_MspDeInit
 826              		.syntax unified
 827              		.thumb
 828              		.thumb_func
 830              	HAL_LTDC_MspDeInit:
 831              	.LVL35:
 832              	.LFB136:
 351:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 352:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 353:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief LTDC MSP De-Initialization
 354:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 355:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 356:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 357:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 358:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
 359:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 26


 833              		.loc 1 359 1 view -0
 834              		.cfi_startproc
 835              		@ args = 0, pretend = 0, frame = 0
 836              		@ frame_needed = 0, uses_anonymous_args = 0
 837              		.loc 1 359 1 is_stmt 0 view .LVU280
 838 0000 08B5     		push	{r3, lr}
 839              	.LCFI11:
 840              		.cfi_def_cfa_offset 8
 841              		.cfi_offset 3, -8
 842              		.cfi_offset 14, -4
 360:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 843              		.loc 1 360 3 is_stmt 1 view .LVU281
 844              		.loc 1 360 11 is_stmt 0 view .LVU282
 845 0002 0268     		ldr	r2, [r0]
 846              		.loc 1 360 5 view .LVU283
 847 0004 0F4B     		ldr	r3, .L29
 848 0006 9A42     		cmp	r2, r3
 849 0008 00D0     		beq	.L28
 850              	.LVL36:
 851              	.L25:
 361:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 362:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 0 */
 363:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 364:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 0 */
 365:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 366:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_DISABLE();
 367:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 368:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 369:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK5     ------> LTDC_B6
 370:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI1     ------> LTDC_G6
 371:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI0     ------> LTDC_G5
 372:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 373:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 374:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 375:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK3     ------> LTDC_B4
 376:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 377:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 378:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ12     ------> LTDC_B0
 379:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 380:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 381:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI12     ------> LTDC_HSYNC
 382:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 383:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 384:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 385:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 386:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
 387:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 388:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
 389:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
 390:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 391:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 392:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 393:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 394:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PH9     ------> LTDC_R3
 395:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 396:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 397:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 27


 398:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOK, GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_3
 399:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_7|GPIO_PIN_2);
 400:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 401:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_9|GPIO_PIN_12
 402:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15);
 403:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 404:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOJ, LCD_DISP_Pin|GPIO_PIN_14|GPIO_PIN_12|GPIO_PIN_13
 405:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_0
 406:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1
 407:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_4);
 408:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 409:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOH, GPIO_PIN_9);
 410:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 411:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 412:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 413:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 1 */
 414:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 415:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 416:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 852              		.loc 1 416 1 view .LVU284
 853 000a 08BD     		pop	{r3, pc}
 854              	.LVL37:
 855              	.L28:
 366:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 856              		.loc 1 366 5 is_stmt 1 view .LVU285
 857 000c 0E4A     		ldr	r2, .L29+4
 858 000e D2F8E430 		ldr	r3, [r2, #228]
 859 0012 23F00803 		bic	r3, r3, #8
 860 0016 C2F8E430 		str	r3, [r2, #228]
 398:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_7|GPIO_PIN_2);
 861              		.loc 1 398 5 view .LVU286
 862 001a FC21     		movs	r1, #252
 863 001c 0B48     		ldr	r0, .L29+8
 864              	.LVL38:
 398:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_7|GPIO_PIN_2);
 865              		.loc 1 398 5 is_stmt 0 view .LVU287
 866 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 867              	.LVL39:
 401:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15);
 868              		.loc 1 401 5 is_stmt 1 view .LVU288
 869 0022 4DF20321 		movw	r1, #53763
 870 0026 0A48     		ldr	r0, .L29+12
 871 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 872              	.LVL40:
 404:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_0
 873              		.loc 1 404 5 view .LVU289
 874 002c 4FF6FB71 		movw	r1, #65531
 875 0030 0848     		ldr	r0, .L29+16
 876 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 877              	.LVL41:
 409:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 878              		.loc 1 409 5 view .LVU290
 879 0036 4FF40071 		mov	r1, #512
 880 003a 0748     		ldr	r0, .L29+20
 881 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 882              	.LVL42:
 883              		.loc 1 416 1 is_stmt 0 view .LVU291
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 28


 884 0040 E3E7     		b	.L25
 885              	.L30:
 886 0042 00BF     		.align	2
 887              	.L29:
 888 0044 00100050 		.word	1342181376
 889 0048 00440258 		.word	1476543488
 890 004c 00280258 		.word	1476536320
 891 0050 00200258 		.word	1476534272
 892 0054 00240258 		.word	1476535296
 893 0058 001C0258 		.word	1476533248
 894              		.cfi_endproc
 895              	.LFE136:
 897              		.section	.text.HAL_MMC_MspInit,"ax",%progbits
 898              		.align	1
 899              		.global	HAL_MMC_MspInit
 900              		.syntax unified
 901              		.thumb
 902              		.thumb_func
 904              	HAL_MMC_MspInit:
 905              	.LVL43:
 906              	.LFB137:
 417:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 418:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 419:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief MMC MSP Initialization
 420:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 421:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param hmmc: MMC handle pointer
 422:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 423:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 424:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_MMC_MspInit(MMC_HandleTypeDef* hmmc)
 425:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 907              		.loc 1 425 1 is_stmt 1 view -0
 908              		.cfi_startproc
 909              		@ args = 0, pretend = 0, frame = 232
 910              		@ frame_needed = 0, uses_anonymous_args = 0
 911              		.loc 1 425 1 is_stmt 0 view .LVU293
 912 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 913              	.LCFI12:
 914              		.cfi_def_cfa_offset 20
 915              		.cfi_offset 4, -20
 916              		.cfi_offset 5, -16
 917              		.cfi_offset 6, -12
 918              		.cfi_offset 7, -8
 919              		.cfi_offset 14, -4
 920 0002 BBB0     		sub	sp, sp, #236
 921              	.LCFI13:
 922              		.cfi_def_cfa_offset 256
 923 0004 0446     		mov	r4, r0
 426:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 924              		.loc 1 426 3 is_stmt 1 view .LVU294
 925              		.loc 1 426 20 is_stmt 0 view .LVU295
 926 0006 0021     		movs	r1, #0
 927 0008 3591     		str	r1, [sp, #212]
 928 000a 3691     		str	r1, [sp, #216]
 929 000c 3791     		str	r1, [sp, #220]
 930 000e 3891     		str	r1, [sp, #224]
 931 0010 3991     		str	r1, [sp, #228]
 427:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 29


 932              		.loc 1 427 3 is_stmt 1 view .LVU296
 933              		.loc 1 427 28 is_stmt 0 view .LVU297
 934 0012 C022     		movs	r2, #192
 935 0014 04A8     		add	r0, sp, #16
 936              	.LVL44:
 937              		.loc 1 427 28 view .LVU298
 938 0016 FFF7FEFF 		bl	memset
 939              	.LVL45:
 428:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(hmmc->Instance==SDMMC1)
 940              		.loc 1 428 3 is_stmt 1 view .LVU299
 941              		.loc 1 428 10 is_stmt 0 view .LVU300
 942 001a 2268     		ldr	r2, [r4]
 943              		.loc 1 428 5 view .LVU301
 944 001c 334B     		ldr	r3, .L37
 945 001e 9A42     		cmp	r2, r3
 946 0020 01D0     		beq	.L35
 947              	.LVL46:
 948              	.L31:
 429:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 430:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 0 */
 431:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 432:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 0 */
 433:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 434:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 435:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
 436:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 437:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 438:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 439:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 440:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 441:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 442:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 443:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 444:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_ENABLE();
 445:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 446:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 447:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 448:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 449:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 450:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 451:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 452:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 453:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> SDMMC1_D5
 454:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> SDMMC1_D4
 455:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 456:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 457:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 458:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC7     ------> SDMMC1_D7
 459:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC6     ------> SDMMC1_D6
 460:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 461:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_D3_Pin|SDIO1_CK_Pin|SDIO1_D0_Pin
 462:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |SDIO1_D1_Pin|SDIO1_D7_Pin|SDIO1_D6_Pin;
 463:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 465:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 466:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 467:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 30


 468:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 469:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDIO1_D5_Pin|SDIO1_D4_Pin;
 470:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 471:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 472:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 473:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 474:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 475:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 476:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 477:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 478:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 479:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 480:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 481:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 482:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 483:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 1 */
 484:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 485:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 1 */
 486:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 487:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 488:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 489:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 949              		.loc 1 489 1 view .LVU302
 950 0022 3BB0     		add	sp, sp, #236
 951              	.LCFI14:
 952              		.cfi_remember_state
 953              		.cfi_def_cfa_offset 20
 954              		@ sp needed
 955 0024 F0BD     		pop	{r4, r5, r6, r7, pc}
 956              	.LVL47:
 957              	.L35:
 958              	.LCFI15:
 959              		.cfi_restore_state
 436:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 960              		.loc 1 436 5 is_stmt 1 view .LVU303
 436:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 961              		.loc 1 436 46 is_stmt 0 view .LVU304
 962 0026 4FF48032 		mov	r2, #65536
 963 002a 0023     		movs	r3, #0
 964 002c CDE90423 		strd	r2, [sp, #16]
 437:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 965              		.loc 1 437 5 is_stmt 1 view .LVU305
 438:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 966              		.loc 1 438 5 view .LVU306
 438:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 967              		.loc 1 438 9 is_stmt 0 view .LVU307
 968 0030 04A8     		add	r0, sp, #16
 969 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 970              	.LVL48:
 438:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 971              		.loc 1 438 8 view .LVU308
 972 0036 0028     		cmp	r0, #0
 973 0038 55D1     		bne	.L36
 974              	.L33:
 444:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 975              		.loc 1 444 5 is_stmt 1 view .LVU309
 976              	.LBB18:
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 31


 444:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 977              		.loc 1 444 5 view .LVU310
 444:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 978              		.loc 1 444 5 view .LVU311
 979 003a 2D4B     		ldr	r3, .L37+4
 980 003c D3F8D420 		ldr	r2, [r3, #212]
 981 0040 42F48032 		orr	r2, r2, #65536
 982 0044 C3F8D420 		str	r2, [r3, #212]
 444:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 983              		.loc 1 444 5 view .LVU312
 984 0048 D3F8D420 		ldr	r2, [r3, #212]
 985 004c 02F48032 		and	r2, r2, #65536
 986 0050 0092     		str	r2, [sp]
 444:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 987              		.loc 1 444 5 view .LVU313
 988 0052 009A     		ldr	r2, [sp]
 989              	.LBE18:
 444:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 990              		.loc 1 444 5 view .LVU314
 446:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 991              		.loc 1 446 5 view .LVU315
 992              	.LBB19:
 446:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 993              		.loc 1 446 5 view .LVU316
 446:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 994              		.loc 1 446 5 view .LVU317
 995 0054 D3F8E020 		ldr	r2, [r3, #224]
 996 0058 42F00402 		orr	r2, r2, #4
 997 005c C3F8E020 		str	r2, [r3, #224]
 446:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 998              		.loc 1 446 5 view .LVU318
 999 0060 D3F8E020 		ldr	r2, [r3, #224]
 1000 0064 02F00402 		and	r2, r2, #4
 1001 0068 0192     		str	r2, [sp, #4]
 446:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1002              		.loc 1 446 5 view .LVU319
 1003 006a 019A     		ldr	r2, [sp, #4]
 1004              	.LBE19:
 446:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1005              		.loc 1 446 5 view .LVU320
 447:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1006              		.loc 1 447 5 view .LVU321
 1007              	.LBB20:
 447:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1008              		.loc 1 447 5 view .LVU322
 447:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1009              		.loc 1 447 5 view .LVU323
 1010 006c D3F8E020 		ldr	r2, [r3, #224]
 1011 0070 42F00202 		orr	r2, r2, #2
 1012 0074 C3F8E020 		str	r2, [r3, #224]
 447:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1013              		.loc 1 447 5 view .LVU324
 1014 0078 D3F8E020 		ldr	r2, [r3, #224]
 1015 007c 02F00202 		and	r2, r2, #2
 1016 0080 0292     		str	r2, [sp, #8]
 447:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1017              		.loc 1 447 5 view .LVU325
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 32


 1018 0082 029A     		ldr	r2, [sp, #8]
 1019              	.LBE20:
 447:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1020              		.loc 1 447 5 view .LVU326
 448:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1021              		.loc 1 448 5 view .LVU327
 1022              	.LBB21:
 448:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1023              		.loc 1 448 5 view .LVU328
 448:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1024              		.loc 1 448 5 view .LVU329
 1025 0084 D3F8E020 		ldr	r2, [r3, #224]
 1026 0088 42F00802 		orr	r2, r2, #8
 1027 008c C3F8E020 		str	r2, [r3, #224]
 448:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1028              		.loc 1 448 5 view .LVU330
 1029 0090 D3F8E030 		ldr	r3, [r3, #224]
 1030 0094 03F00803 		and	r3, r3, #8
 1031 0098 0393     		str	r3, [sp, #12]
 448:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1032              		.loc 1 448 5 view .LVU331
 1033 009a 039B     		ldr	r3, [sp, #12]
 1034              	.LBE21:
 448:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1035              		.loc 1 448 5 view .LVU332
 461:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |SDIO1_D1_Pin|SDIO1_D7_Pin|SDIO1_D6_Pin;
 1036              		.loc 1 461 5 view .LVU333
 461:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |SDIO1_D1_Pin|SDIO1_D7_Pin|SDIO1_D6_Pin;
 1037              		.loc 1 461 25 is_stmt 0 view .LVU334
 1038 009c 4FF4FE53 		mov	r3, #8128
 1039 00a0 3593     		str	r3, [sp, #212]
 463:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1040              		.loc 1 463 5 is_stmt 1 view .LVU335
 463:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1041              		.loc 1 463 26 is_stmt 0 view .LVU336
 1042 00a2 0227     		movs	r7, #2
 1043 00a4 3697     		str	r7, [sp, #216]
 464:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1044              		.loc 1 464 5 is_stmt 1 view .LVU337
 464:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1045              		.loc 1 464 26 is_stmt 0 view .LVU338
 1046 00a6 0026     		movs	r6, #0
 1047 00a8 3796     		str	r6, [sp, #220]
 465:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 1048              		.loc 1 465 5 is_stmt 1 view .LVU339
 465:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 1049              		.loc 1 465 27 is_stmt 0 view .LVU340
 1050 00aa 0325     		movs	r5, #3
 1051 00ac 3895     		str	r5, [sp, #224]
 466:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1052              		.loc 1 466 5 is_stmt 1 view .LVU341
 466:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1053              		.loc 1 466 31 is_stmt 0 view .LVU342
 1054 00ae 0C24     		movs	r4, #12
 1055              	.LVL49:
 466:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1056              		.loc 1 466 31 view .LVU343
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 33


 1057 00b0 3994     		str	r4, [sp, #228]
 467:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1058              		.loc 1 467 5 is_stmt 1 view .LVU344
 1059 00b2 35A9     		add	r1, sp, #212
 1060 00b4 0F48     		ldr	r0, .L37+8
 1061 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 1062              	.LVL50:
 469:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1063              		.loc 1 469 5 view .LVU345
 469:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1064              		.loc 1 469 25 is_stmt 0 view .LVU346
 1065 00ba 4FF44073 		mov	r3, #768
 1066 00be 3593     		str	r3, [sp, #212]
 470:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1067              		.loc 1 470 5 is_stmt 1 view .LVU347
 470:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1068              		.loc 1 470 26 is_stmt 0 view .LVU348
 1069 00c0 3697     		str	r7, [sp, #216]
 471:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1070              		.loc 1 471 5 is_stmt 1 view .LVU349
 471:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1071              		.loc 1 471 26 is_stmt 0 view .LVU350
 1072 00c2 3796     		str	r6, [sp, #220]
 472:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 1073              		.loc 1 472 5 is_stmt 1 view .LVU351
 472:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 1074              		.loc 1 472 27 is_stmt 0 view .LVU352
 1075 00c4 3895     		str	r5, [sp, #224]
 473:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1076              		.loc 1 473 5 is_stmt 1 view .LVU353
 473:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1077              		.loc 1 473 31 is_stmt 0 view .LVU354
 1078 00c6 3994     		str	r4, [sp, #228]
 474:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1079              		.loc 1 474 5 is_stmt 1 view .LVU355
 1080 00c8 35A9     		add	r1, sp, #212
 1081 00ca 0B48     		ldr	r0, .L37+12
 1082 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 1083              	.LVL51:
 476:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1084              		.loc 1 476 5 view .LVU356
 476:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1085              		.loc 1 476 25 is_stmt 0 view .LVU357
 1086 00d0 0423     		movs	r3, #4
 1087 00d2 3593     		str	r3, [sp, #212]
 477:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1088              		.loc 1 477 5 is_stmt 1 view .LVU358
 477:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1089              		.loc 1 477 26 is_stmt 0 view .LVU359
 1090 00d4 3697     		str	r7, [sp, #216]
 478:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1091              		.loc 1 478 5 is_stmt 1 view .LVU360
 478:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1092              		.loc 1 478 26 is_stmt 0 view .LVU361
 1093 00d6 3796     		str	r6, [sp, #220]
 479:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 1094              		.loc 1 479 5 is_stmt 1 view .LVU362
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 34


 479:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 1095              		.loc 1 479 27 is_stmt 0 view .LVU363
 1096 00d8 3895     		str	r5, [sp, #224]
 480:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 1097              		.loc 1 480 5 is_stmt 1 view .LVU364
 480:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 1098              		.loc 1 480 31 is_stmt 0 view .LVU365
 1099 00da 3994     		str	r4, [sp, #228]
 481:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1100              		.loc 1 481 5 is_stmt 1 view .LVU366
 1101 00dc 35A9     		add	r1, sp, #212
 1102 00de 0748     		ldr	r0, .L37+16
 1103 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 1104              	.LVL52:
 1105              		.loc 1 489 1 is_stmt 0 view .LVU367
 1106 00e4 9DE7     		b	.L31
 1107              	.LVL53:
 1108              	.L36:
 440:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1109              		.loc 1 440 7 is_stmt 1 view .LVU368
 1110 00e6 FFF7FEFF 		bl	Error_Handler
 1111              	.LVL54:
 1112 00ea A6E7     		b	.L33
 1113              	.L38:
 1114              		.align	2
 1115              	.L37:
 1116 00ec 00700052 		.word	1375760384
 1117 00f0 00440258 		.word	1476543488
 1118 00f4 00080258 		.word	1476528128
 1119 00f8 00040258 		.word	1476527104
 1120 00fc 000C0258 		.word	1476529152
 1121              		.cfi_endproc
 1122              	.LFE137:
 1124              		.section	.text.HAL_MMC_MspDeInit,"ax",%progbits
 1125              		.align	1
 1126              		.global	HAL_MMC_MspDeInit
 1127              		.syntax unified
 1128              		.thumb
 1129              		.thumb_func
 1131              	HAL_MMC_MspDeInit:
 1132              	.LVL55:
 1133              	.LFB138:
 490:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 491:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 492:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief MMC MSP De-Initialization
 493:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 494:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param hmmc: MMC handle pointer
 495:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 496:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 497:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_MMC_MspDeInit(MMC_HandleTypeDef* hmmc)
 498:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 1134              		.loc 1 498 1 view -0
 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 0
 1137              		@ frame_needed = 0, uses_anonymous_args = 0
 1138              		.loc 1 498 1 is_stmt 0 view .LVU370
 1139 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 35


 1140              	.LCFI16:
 1141              		.cfi_def_cfa_offset 8
 1142              		.cfi_offset 3, -8
 1143              		.cfi_offset 14, -4
 499:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(hmmc->Instance==SDMMC1)
 1144              		.loc 1 499 3 is_stmt 1 view .LVU371
 1145              		.loc 1 499 10 is_stmt 0 view .LVU372
 1146 0002 0268     		ldr	r2, [r0]
 1147              		.loc 1 499 5 view .LVU373
 1148 0004 0C4B     		ldr	r3, .L43
 1149 0006 9A42     		cmp	r2, r3
 1150 0008 00D0     		beq	.L42
 1151              	.LVL56:
 1152              	.L39:
 500:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 501:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 0 */
 502:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 503:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 0 */
 504:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 505:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_DISABLE();
 506:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 507:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 508:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 509:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 510:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 511:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> SDMMC1_D5
 512:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> SDMMC1_D4
 513:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 514:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 515:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 516:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC7     ------> SDMMC1_D7
 517:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PC6     ------> SDMMC1_D6
 518:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 519:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, SDIO1_D2_Pin|SDIO1_D3_Pin|SDIO1_CK_Pin|SDIO1_D0_Pin
 520:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |SDIO1_D1_Pin|SDIO1_D7_Pin|SDIO1_D6_Pin);
 521:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 522:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, SDIO1_D5_Pin|SDIO1_D4_Pin);
 523:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 524:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(SDIO1_CMD_GPIO_Port, SDIO1_CMD_Pin);
 525:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 526:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 1 */
 527:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 528:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 1 */
 529:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 530:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 531:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 1153              		.loc 1 531 1 view .LVU374
 1154 000a 08BD     		pop	{r3, pc}
 1155              	.LVL57:
 1156              	.L42:
 505:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1157              		.loc 1 505 5 is_stmt 1 view .LVU375
 1158 000c 0B4A     		ldr	r2, .L43+4
 1159 000e D2F8D430 		ldr	r3, [r2, #212]
 1160 0012 23F48033 		bic	r3, r3, #65536
 1161 0016 C2F8D430 		str	r3, [r2, #212]
 519:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |SDIO1_D1_Pin|SDIO1_D7_Pin|SDIO1_D6_Pin);
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 36


 1162              		.loc 1 519 5 view .LVU376
 1163 001a 4FF4FE51 		mov	r1, #8128
 1164 001e 0848     		ldr	r0, .L43+8
 1165              	.LVL58:
 519:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****                           |SDIO1_D1_Pin|SDIO1_D7_Pin|SDIO1_D6_Pin);
 1166              		.loc 1 519 5 is_stmt 0 view .LVU377
 1167 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1168              	.LVL59:
 522:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1169              		.loc 1 522 5 is_stmt 1 view .LVU378
 1170 0024 4FF44071 		mov	r1, #768
 1171 0028 0648     		ldr	r0, .L43+12
 1172 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1173              	.LVL60:
 524:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1174              		.loc 1 524 5 view .LVU379
 1175 002e 0421     		movs	r1, #4
 1176 0030 0548     		ldr	r0, .L43+16
 1177 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1178              	.LVL61:
 1179              		.loc 1 531 1 is_stmt 0 view .LVU380
 1180 0036 E8E7     		b	.L39
 1181              	.L44:
 1182              		.align	2
 1183              	.L43:
 1184 0038 00700052 		.word	1375760384
 1185 003c 00440258 		.word	1476543488
 1186 0040 00080258 		.word	1476528128
 1187 0044 00040258 		.word	1476527104
 1188 0048 000C0258 		.word	1476529152
 1189              		.cfi_endproc
 1190              	.LFE138:
 1192              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 1193              		.align	1
 1194              		.global	HAL_PCD_MspInit
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1199              	HAL_PCD_MspInit:
 1200              	.LVL62:
 1201              	.LFB139:
 532:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 533:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 534:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP Initialization
 535:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 536:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 537:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 538:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 539:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 540:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 1202              		.loc 1 540 1 is_stmt 1 view -0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 224
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206              		.loc 1 540 1 is_stmt 0 view .LVU382
 1207 0000 70B5     		push	{r4, r5, r6, lr}
 1208              	.LCFI17:
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 37


 1209              		.cfi_def_cfa_offset 16
 1210              		.cfi_offset 4, -16
 1211              		.cfi_offset 5, -12
 1212              		.cfi_offset 6, -8
 1213              		.cfi_offset 14, -4
 1214 0002 B8B0     		sub	sp, sp, #224
 1215              	.LCFI18:
 1216              		.cfi_def_cfa_offset 240
 1217 0004 0446     		mov	r4, r0
 541:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1218              		.loc 1 541 3 is_stmt 1 view .LVU383
 1219              		.loc 1 541 20 is_stmt 0 view .LVU384
 1220 0006 0021     		movs	r1, #0
 1221 0008 3391     		str	r1, [sp, #204]
 1222 000a 3491     		str	r1, [sp, #208]
 1223 000c 3591     		str	r1, [sp, #212]
 1224 000e 3691     		str	r1, [sp, #216]
 1225 0010 3791     		str	r1, [sp, #220]
 542:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1226              		.loc 1 542 3 is_stmt 1 view .LVU385
 1227              		.loc 1 542 28 is_stmt 0 view .LVU386
 1228 0012 C022     		movs	r2, #192
 1229 0014 02A8     		add	r0, sp, #8
 1230              	.LVL63:
 1231              		.loc 1 542 28 view .LVU387
 1232 0016 FFF7FEFF 		bl	memset
 1233              	.LVL64:
 543:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1234              		.loc 1 543 3 is_stmt 1 view .LVU388
 1235              		.loc 1 543 10 is_stmt 0 view .LVU389
 1236 001a 2268     		ldr	r2, [r4]
 1237              		.loc 1 543 5 view .LVU390
 1238 001c 244B     		ldr	r3, .L51
 1239 001e 9A42     		cmp	r2, r3
 1240 0020 01D0     		beq	.L49
 1241              	.LVL65:
 1242              	.L45:
 544:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 545:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 546:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 547:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 548:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 549:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 550:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
 551:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 552:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 553:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 554:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 555:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 556:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 557:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 558:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /** Enable USB Voltage detector
 559:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
 560:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_PWREx_EnableUSBVoltageDetector();
 561:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 562:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 563:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 38


 564:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 565:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 566:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 567:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 568:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VBUS_FS2_Pin;
 569:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 570:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 571:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(VBUS_FS2_GPIO_Port, &GPIO_InitStruct);
 572:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 573:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_OTG_FS2_P_Pin|USB_OTG_FS2_N_Pin;
 574:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 575:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 576:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 577:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 578:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 579:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 580:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 581:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 582:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 583:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 584:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 585:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 586:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 587:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 588:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 1243              		.loc 1 588 1 view .LVU391
 1244 0022 38B0     		add	sp, sp, #224
 1245              	.LCFI19:
 1246              		.cfi_remember_state
 1247              		.cfi_def_cfa_offset 16
 1248              		@ sp needed
 1249 0024 70BD     		pop	{r4, r5, r6, pc}
 1250              	.LVL66:
 1251              	.L49:
 1252              	.LCFI20:
 1253              		.cfi_restore_state
 551:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 1254              		.loc 1 551 5 is_stmt 1 view .LVU392
 551:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 1255              		.loc 1 551 46 is_stmt 0 view .LVU393
 1256 0026 4FF48022 		mov	r2, #262144
 1257 002a 0023     		movs	r3, #0
 1258 002c CDE90223 		strd	r2, [sp, #8]
 552:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1259              		.loc 1 552 5 is_stmt 1 view .LVU394
 552:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1260              		.loc 1 552 43 is_stmt 0 view .LVU395
 1261 0030 4FF48013 		mov	r3, #1048576
 1262 0034 2493     		str	r3, [sp, #144]
 553:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1263              		.loc 1 553 5 is_stmt 1 view .LVU396
 553:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1264              		.loc 1 553 9 is_stmt 0 view .LVU397
 1265 0036 02A8     		add	r0, sp, #8
 1266 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1267              	.LVL67:
 553:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 39


 1268              		.loc 1 553 8 view .LVU398
 1269 003c 0028     		cmp	r0, #0
 1270 003e 33D1     		bne	.L50
 1271              	.L47:
 560:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1272              		.loc 1 560 5 is_stmt 1 view .LVU399
 1273 0040 FFF7FEFF 		bl	HAL_PWREx_EnableUSBVoltageDetector
 1274              	.LVL68:
 562:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1275              		.loc 1 562 5 view .LVU400
 1276              	.LBB22:
 562:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1277              		.loc 1 562 5 view .LVU401
 562:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1278              		.loc 1 562 5 view .LVU402
 1279 0044 1B4C     		ldr	r4, .L51+4
 1280              	.LVL69:
 562:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1281              		.loc 1 562 5 is_stmt 0 view .LVU403
 1282 0046 D4F8E030 		ldr	r3, [r4, #224]
 1283 004a 43F00103 		orr	r3, r3, #1
 1284 004e C4F8E030 		str	r3, [r4, #224]
 562:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1285              		.loc 1 562 5 is_stmt 1 view .LVU404
 1286 0052 D4F8E030 		ldr	r3, [r4, #224]
 1287 0056 03F00103 		and	r3, r3, #1
 1288 005a 0093     		str	r3, [sp]
 562:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1289              		.loc 1 562 5 view .LVU405
 1290 005c 009B     		ldr	r3, [sp]
 1291              	.LBE22:
 562:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1292              		.loc 1 562 5 view .LVU406
 568:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1293              		.loc 1 568 5 view .LVU407
 568:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1294              		.loc 1 568 25 is_stmt 0 view .LVU408
 1295 005e 4FF40073 		mov	r3, #512
 1296 0062 3393     		str	r3, [sp, #204]
 569:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1297              		.loc 1 569 5 is_stmt 1 view .LVU409
 569:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1298              		.loc 1 569 26 is_stmt 0 view .LVU410
 1299 0064 0025     		movs	r5, #0
 1300 0066 3495     		str	r5, [sp, #208]
 570:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(VBUS_FS2_GPIO_Port, &GPIO_InitStruct);
 1301              		.loc 1 570 5 is_stmt 1 view .LVU411
 570:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(VBUS_FS2_GPIO_Port, &GPIO_InitStruct);
 1302              		.loc 1 570 26 is_stmt 0 view .LVU412
 1303 0068 3595     		str	r5, [sp, #212]
 571:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1304              		.loc 1 571 5 is_stmt 1 view .LVU413
 1305 006a 134E     		ldr	r6, .L51+8
 1306 006c 33A9     		add	r1, sp, #204
 1307 006e 3046     		mov	r0, r6
 1308 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 1309              	.LVL70:
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 40


 573:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1310              		.loc 1 573 5 view .LVU414
 573:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1311              		.loc 1 573 25 is_stmt 0 view .LVU415
 1312 0074 4FF4C053 		mov	r3, #6144
 1313 0078 3393     		str	r3, [sp, #204]
 574:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1314              		.loc 1 574 5 is_stmt 1 view .LVU416
 574:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1315              		.loc 1 574 26 is_stmt 0 view .LVU417
 1316 007a 0223     		movs	r3, #2
 1317 007c 3493     		str	r3, [sp, #208]
 575:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1318              		.loc 1 575 5 is_stmt 1 view .LVU418
 575:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1319              		.loc 1 575 26 is_stmt 0 view .LVU419
 1320 007e 3595     		str	r5, [sp, #212]
 576:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 1321              		.loc 1 576 5 is_stmt 1 view .LVU420
 576:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 1322              		.loc 1 576 27 is_stmt 0 view .LVU421
 1323 0080 3695     		str	r5, [sp, #216]
 577:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1324              		.loc 1 577 5 is_stmt 1 view .LVU422
 577:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1325              		.loc 1 577 31 is_stmt 0 view .LVU423
 1326 0082 0A23     		movs	r3, #10
 1327 0084 3793     		str	r3, [sp, #220]
 578:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1328              		.loc 1 578 5 is_stmt 1 view .LVU424
 1329 0086 33A9     		add	r1, sp, #204
 1330 0088 3046     		mov	r0, r6
 1331 008a FFF7FEFF 		bl	HAL_GPIO_Init
 1332              	.LVL71:
 581:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1333              		.loc 1 581 5 view .LVU425
 1334              	.LBB23:
 581:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1335              		.loc 1 581 5 view .LVU426
 581:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1336              		.loc 1 581 5 view .LVU427
 1337 008e D4F8D830 		ldr	r3, [r4, #216]
 1338 0092 43F00063 		orr	r3, r3, #134217728
 1339 0096 C4F8D830 		str	r3, [r4, #216]
 581:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1340              		.loc 1 581 5 view .LVU428
 1341 009a D4F8D830 		ldr	r3, [r4, #216]
 1342 009e 03F00063 		and	r3, r3, #134217728
 1343 00a2 0193     		str	r3, [sp, #4]
 581:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1344              		.loc 1 581 5 view .LVU429
 1345 00a4 019B     		ldr	r3, [sp, #4]
 1346              	.LBE23:
 581:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1347              		.loc 1 581 5 view .LVU430
 1348              		.loc 1 588 1 is_stmt 0 view .LVU431
 1349 00a6 BCE7     		b	.L45
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 41


 1350              	.LVL72:
 1351              	.L50:
 555:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1352              		.loc 1 555 7 is_stmt 1 view .LVU432
 1353 00a8 FFF7FEFF 		bl	Error_Handler
 1354              	.LVL73:
 1355 00ac C8E7     		b	.L47
 1356              	.L52:
 1357 00ae 00BF     		.align	2
 1358              	.L51:
 1359 00b0 00000840 		.word	1074266112
 1360 00b4 00440258 		.word	1476543488
 1361 00b8 00000258 		.word	1476526080
 1362              		.cfi_endproc
 1363              	.LFE139:
 1365              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1366              		.align	1
 1367              		.global	HAL_PCD_MspDeInit
 1368              		.syntax unified
 1369              		.thumb
 1370              		.thumb_func
 1372              	HAL_PCD_MspDeInit:
 1373              	.LVL74:
 1374              	.LFB140:
 589:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 590:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 591:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 592:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 593:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 594:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 595:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 596:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 597:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 1375              		.loc 1 597 1 view -0
 1376              		.cfi_startproc
 1377              		@ args = 0, pretend = 0, frame = 0
 1378              		@ frame_needed = 0, uses_anonymous_args = 0
 1379              		.loc 1 597 1 is_stmt 0 view .LVU434
 1380 0000 08B5     		push	{r3, lr}
 1381              	.LCFI21:
 1382              		.cfi_def_cfa_offset 8
 1383              		.cfi_offset 3, -8
 1384              		.cfi_offset 14, -4
 598:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1385              		.loc 1 598 3 is_stmt 1 view .LVU435
 1386              		.loc 1 598 10 is_stmt 0 view .LVU436
 1387 0002 0268     		ldr	r2, [r0]
 1388              		.loc 1 598 5 view .LVU437
 1389 0004 084B     		ldr	r3, .L57
 1390 0006 9A42     		cmp	r2, r3
 1391 0008 00D0     		beq	.L56
 1392              	.LVL75:
 1393              	.L53:
 599:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 600:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 601:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 602:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 42


 603:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 604:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 605:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 606:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 607:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 608:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 609:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 610:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 611:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, VBUS_FS2_Pin|USB_OTG_FS2_P_Pin|USB_OTG_FS2_N_Pin);
 612:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 613:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 614:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 615:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 616:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 617:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 618:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 1394              		.loc 1 618 1 view .LVU438
 1395 000a 08BD     		pop	{r3, pc}
 1396              	.LVL76:
 1397              	.L56:
 604:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1398              		.loc 1 604 5 is_stmt 1 view .LVU439
 1399 000c 074A     		ldr	r2, .L57+4
 1400 000e D2F8D830 		ldr	r3, [r2, #216]
 1401 0012 23F00063 		bic	r3, r3, #134217728
 1402 0016 C2F8D830 		str	r3, [r2, #216]
 611:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1403              		.loc 1 611 5 view .LVU440
 1404 001a 4FF4D051 		mov	r1, #6656
 1405 001e 0448     		ldr	r0, .L57+8
 1406              	.LVL77:
 611:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1407              		.loc 1 611 5 is_stmt 0 view .LVU441
 1408 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1409              	.LVL78:
 1410              		.loc 1 618 1 view .LVU442
 1411 0024 F1E7     		b	.L53
 1412              	.L58:
 1413 0026 00BF     		.align	2
 1414              	.L57:
 1415 0028 00000840 		.word	1074266112
 1416 002c 00440258 		.word	1476543488
 1417 0030 00000258 		.word	1476526080
 1418              		.cfi_endproc
 1419              	.LFE140:
 1421              		.section	.text.HAL_SAI_MspInit,"ax",%progbits
 1422              		.align	1
 1423              		.global	HAL_SAI_MspInit
 1424              		.syntax unified
 1425              		.thumb
 1426              		.thumb_func
 1428              	HAL_SAI_MspInit:
 1429              	.LVL79:
 1430              	.LFB141:
 619:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 620:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** static uint32_t SAI2_client =0;
 621:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 43


 622:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
 623:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 1431              		.loc 1 623 1 is_stmt 1 view -0
 1432              		.cfi_startproc
 1433              		@ args = 0, pretend = 0, frame = 224
 1434              		@ frame_needed = 0, uses_anonymous_args = 0
 1435              		.loc 1 623 1 is_stmt 0 view .LVU444
 1436 0000 10B5     		push	{r4, lr}
 1437              	.LCFI22:
 1438              		.cfi_def_cfa_offset 8
 1439              		.cfi_offset 4, -8
 1440              		.cfi_offset 14, -4
 1441 0002 B8B0     		sub	sp, sp, #224
 1442              	.LCFI23:
 1443              		.cfi_def_cfa_offset 232
 1444 0004 0446     		mov	r4, r0
 624:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 625:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1445              		.loc 1 625 3 is_stmt 1 view .LVU445
 626:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1446              		.loc 1 626 3 view .LVU446
 1447              		.loc 1 626 28 is_stmt 0 view .LVU447
 1448 0006 C022     		movs	r2, #192
 1449 0008 0021     		movs	r1, #0
 1450 000a 02A8     		add	r0, sp, #8
 1451              	.LVL80:
 1452              		.loc 1 626 28 view .LVU448
 1453 000c FFF7FEFF 		bl	memset
 1454              	.LVL81:
 627:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* SAI2 */
 628:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_A)
 1455              		.loc 1 628 5 is_stmt 1 view .LVU449
 1456              		.loc 1 628 12 is_stmt 0 view .LVU450
 1457 0010 2268     		ldr	r2, [r4]
 1458              		.loc 1 628 7 view .LVU451
 1459 0012 334B     		ldr	r3, .L71
 1460 0014 9A42     		cmp	r2, r3
 1461 0016 05D0     		beq	.L67
 1462              	.L60:
 629:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 630:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 631:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 632:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 633:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
 634:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 635:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 636:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 637:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 638:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 639:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 640:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 641:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (SAI2_client == 0)
 642:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 643:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_ENABLE();
 644:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 645:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     SAI2_client ++;
 646:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 44


 647:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SAI2_A_Block_A GPIO Configuration
 648:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI6     ------> SAI2_SD_A
 649:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI5     ------> SAI2_SCK_A
 650:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI4     ------> SAI2_MCLK_A
 651:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI7     ------> SAI2_FS_A
 652:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 653:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_7;
 654:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 656:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 657:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 658:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 659:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 660:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 661:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_B)
 1463              		.loc 1 661 5 is_stmt 1 view .LVU452
 1464              		.loc 1 661 12 is_stmt 0 view .LVU453
 1465 0018 2268     		ldr	r2, [r4]
 1466              		.loc 1 661 7 view .LVU454
 1467 001a 324B     		ldr	r3, .L71+4
 1468 001c 9A42     		cmp	r2, r3
 1469 001e 2ED0     		beq	.L68
 1470              	.L59:
 662:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 663:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       /* Peripheral clock enable */
 664:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 665:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 666:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
 667:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 668:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 669:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 670:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 671:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 672:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 673:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 674:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       if (SAI2_client == 0)
 675:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 676:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_ENABLE();
 677:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 678:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     SAI2_client ++;
 679:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 680:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SAI2_B_Block_B GPIO Configuration
 681:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PG10     ------> SAI2_SD_B
 682:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 683:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 684:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 685:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 686:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 687:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 688:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 689:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 690:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 691:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 1471              		.loc 1 691 1 view .LVU455
 1472 0020 38B0     		add	sp, sp, #224
 1473              	.LCFI24:
 1474              		.cfi_remember_state
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 45


 1475              		.cfi_def_cfa_offset 8
 1476              		@ sp needed
 1477 0022 10BD     		pop	{r4, pc}
 1478              	.LVL82:
 1479              	.L67:
 1480              	.LCFI25:
 1481              		.cfi_restore_state
 634:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 1482              		.loc 1 634 5 is_stmt 1 view .LVU456
 634:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 1483              		.loc 1 634 46 is_stmt 0 view .LVU457
 1484 0024 4FF40072 		mov	r2, #512
 1485 0028 0023     		movs	r3, #0
 1486 002a CDE90223 		strd	r2, [sp, #8]
 635:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1487              		.loc 1 635 5 is_stmt 1 view .LVU458
 636:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1488              		.loc 1 636 5 view .LVU459
 636:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1489              		.loc 1 636 9 is_stmt 0 view .LVU460
 1490 002e 02A8     		add	r0, sp, #8
 1491 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1492              	.LVL83:
 636:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1493              		.loc 1 636 8 view .LVU461
 1494 0034 00BB     		cbnz	r0, .L69
 1495              	.L61:
 641:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1496              		.loc 1 641 5 is_stmt 1 view .LVU462
 641:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1497              		.loc 1 641 21 is_stmt 0 view .LVU463
 1498 0036 2C4B     		ldr	r3, .L71+8
 1499 0038 1B68     		ldr	r3, [r3]
 641:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1500              		.loc 1 641 8 view .LVU464
 1501 003a 63B9     		cbnz	r3, .L62
 643:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1502              		.loc 1 643 8 is_stmt 1 view .LVU465
 1503              	.LBB24:
 643:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1504              		.loc 1 643 8 view .LVU466
 643:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1505              		.loc 1 643 8 view .LVU467
 1506 003c 2B4A     		ldr	r2, .L71+12
 1507 003e D2F8F010 		ldr	r1, [r2, #240]
 1508 0042 41F40001 		orr	r1, r1, #8388608
 1509 0046 C2F8F010 		str	r1, [r2, #240]
 643:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1510              		.loc 1 643 8 view .LVU468
 1511 004a D2F8F020 		ldr	r2, [r2, #240]
 1512 004e 02F40002 		and	r2, r2, #8388608
 1513 0052 0092     		str	r2, [sp]
 643:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1514              		.loc 1 643 8 view .LVU469
 1515 0054 009A     		ldr	r2, [sp]
 1516              	.L62:
 1517              	.LBE24:
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 46


 643:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1518              		.loc 1 643 8 discriminator 1 view .LVU470
 645:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1519              		.loc 1 645 5 discriminator 1 view .LVU471
 645:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1520              		.loc 1 645 17 is_stmt 0 discriminator 1 view .LVU472
 1521 0056 0133     		adds	r3, r3, #1
 1522 0058 234A     		ldr	r2, .L71+8
 1523 005a 1360     		str	r3, [r2]
 653:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1524              		.loc 1 653 5 is_stmt 1 discriminator 1 view .LVU473
 653:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1525              		.loc 1 653 25 is_stmt 0 discriminator 1 view .LVU474
 1526 005c F023     		movs	r3, #240
 1527 005e 3393     		str	r3, [sp, #204]
 654:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1528              		.loc 1 654 5 is_stmt 1 discriminator 1 view .LVU475
 654:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1529              		.loc 1 654 26 is_stmt 0 discriminator 1 view .LVU476
 1530 0060 0223     		movs	r3, #2
 1531 0062 3493     		str	r3, [sp, #208]
 655:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1532              		.loc 1 655 5 is_stmt 1 discriminator 1 view .LVU477
 655:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1533              		.loc 1 655 26 is_stmt 0 discriminator 1 view .LVU478
 1534 0064 0023     		movs	r3, #0
 1535 0066 3593     		str	r3, [sp, #212]
 656:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 1536              		.loc 1 656 5 is_stmt 1 discriminator 1 view .LVU479
 656:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 1537              		.loc 1 656 27 is_stmt 0 discriminator 1 view .LVU480
 1538 0068 3693     		str	r3, [sp, #216]
 657:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1539              		.loc 1 657 5 is_stmt 1 discriminator 1 view .LVU481
 657:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1540              		.loc 1 657 31 is_stmt 0 discriminator 1 view .LVU482
 1541 006a 0A23     		movs	r3, #10
 1542 006c 3793     		str	r3, [sp, #220]
 658:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1543              		.loc 1 658 5 is_stmt 1 discriminator 1 view .LVU483
 1544 006e 33A9     		add	r1, sp, #204
 1545 0070 1F48     		ldr	r0, .L71+16
 1546 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 1547              	.LVL84:
 1548 0076 CFE7     		b	.L60
 1549              	.L69:
 638:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1550              		.loc 1 638 7 view .LVU484
 1551 0078 FFF7FEFF 		bl	Error_Handler
 1552              	.LVL85:
 1553 007c DBE7     		b	.L61
 1554              	.L68:
 667:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 1555              		.loc 1 667 5 view .LVU485
 667:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 1556              		.loc 1 667 46 is_stmt 0 view .LVU486
 1557 007e 4FF40072 		mov	r2, #512
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 47


 1558 0082 0023     		movs	r3, #0
 1559 0084 CDE90223 		strd	r2, [sp, #8]
 668:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1560              		.loc 1 668 5 is_stmt 1 view .LVU487
 668:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1561              		.loc 1 668 45 is_stmt 0 view .LVU488
 1562 0088 0023     		movs	r3, #0
 1563 008a 1993     		str	r3, [sp, #100]
 669:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1564              		.loc 1 669 5 is_stmt 1 view .LVU489
 669:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1565              		.loc 1 669 9 is_stmt 0 view .LVU490
 1566 008c 02A8     		add	r0, sp, #8
 1567 008e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1568              	.LVL86:
 669:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 1569              		.loc 1 669 8 view .LVU491
 1570 0092 08BB     		cbnz	r0, .L70
 1571              	.L64:
 674:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 1572              		.loc 1 674 7 is_stmt 1 view .LVU492
 674:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 1573              		.loc 1 674 23 is_stmt 0 view .LVU493
 1574 0094 144B     		ldr	r3, .L71+8
 1575 0096 1B68     		ldr	r3, [r3]
 674:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 1576              		.loc 1 674 10 view .LVU494
 1577 0098 63B9     		cbnz	r3, .L65
 676:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 1578              		.loc 1 676 8 is_stmt 1 view .LVU495
 1579              	.LBB25:
 676:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 1580              		.loc 1 676 8 view .LVU496
 676:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 1581              		.loc 1 676 8 view .LVU497
 1582 009a 144A     		ldr	r2, .L71+12
 1583 009c D2F8F010 		ldr	r1, [r2, #240]
 1584 00a0 41F40001 		orr	r1, r1, #8388608
 1585 00a4 C2F8F010 		str	r1, [r2, #240]
 676:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 1586              		.loc 1 676 8 view .LVU498
 1587 00a8 D2F8F020 		ldr	r2, [r2, #240]
 1588 00ac 02F40002 		and	r2, r2, #8388608
 1589 00b0 0192     		str	r2, [sp, #4]
 676:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 1590              		.loc 1 676 8 view .LVU499
 1591 00b2 019A     		ldr	r2, [sp, #4]
 1592              	.L65:
 1593              	.LBE25:
 676:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 1594              		.loc 1 676 8 discriminator 1 view .LVU500
 678:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1595              		.loc 1 678 5 discriminator 1 view .LVU501
 678:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1596              		.loc 1 678 17 is_stmt 0 discriminator 1 view .LVU502
 1597 00b4 0133     		adds	r3, r3, #1
 1598 00b6 0C4A     		ldr	r2, .L71+8
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 48


 1599 00b8 1360     		str	r3, [r2]
 683:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1600              		.loc 1 683 5 is_stmt 1 discriminator 1 view .LVU503
 683:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1601              		.loc 1 683 25 is_stmt 0 discriminator 1 view .LVU504
 1602 00ba 4FF48063 		mov	r3, #1024
 1603 00be 3393     		str	r3, [sp, #204]
 684:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1604              		.loc 1 684 5 is_stmt 1 discriminator 1 view .LVU505
 684:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1605              		.loc 1 684 26 is_stmt 0 discriminator 1 view .LVU506
 1606 00c0 0223     		movs	r3, #2
 1607 00c2 3493     		str	r3, [sp, #208]
 685:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1608              		.loc 1 685 5 is_stmt 1 discriminator 1 view .LVU507
 685:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1609              		.loc 1 685 26 is_stmt 0 discriminator 1 view .LVU508
 1610 00c4 0023     		movs	r3, #0
 1611 00c6 3593     		str	r3, [sp, #212]
 686:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 1612              		.loc 1 686 5 is_stmt 1 discriminator 1 view .LVU509
 686:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 1613              		.loc 1 686 27 is_stmt 0 discriminator 1 view .LVU510
 1614 00c8 3693     		str	r3, [sp, #216]
 687:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1615              		.loc 1 687 5 is_stmt 1 discriminator 1 view .LVU511
 687:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1616              		.loc 1 687 31 is_stmt 0 discriminator 1 view .LVU512
 1617 00ca 0A23     		movs	r3, #10
 1618 00cc 3793     		str	r3, [sp, #220]
 688:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1619              		.loc 1 688 5 is_stmt 1 discriminator 1 view .LVU513
 1620 00ce 33A9     		add	r1, sp, #204
 1621 00d0 0848     		ldr	r0, .L71+20
 1622 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 1623              	.LVL87:
 1624              		.loc 1 691 1 is_stmt 0 discriminator 1 view .LVU514
 1625 00d6 A3E7     		b	.L59
 1626              	.L70:
 671:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 1627              		.loc 1 671 7 is_stmt 1 view .LVU515
 1628 00d8 FFF7FEFF 		bl	Error_Handler
 1629              	.LVL88:
 1630 00dc DAE7     		b	.L64
 1631              	.L72:
 1632 00de 00BF     		.align	2
 1633              	.L71:
 1634 00e0 045C0140 		.word	1073830916
 1635 00e4 245C0140 		.word	1073830948
 1636 00e8 00000000 		.word	.LANCHOR0
 1637 00ec 00440258 		.word	1476543488
 1638 00f0 00200258 		.word	1476534272
 1639 00f4 00180258 		.word	1476532224
 1640              		.cfi_endproc
 1641              	.LFE141:
 1643              		.section	.text.HAL_SAI_MspDeInit,"ax",%progbits
 1644              		.align	1
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 49


 1645              		.global	HAL_SAI_MspDeInit
 1646              		.syntax unified
 1647              		.thumb
 1648              		.thumb_func
 1650              	HAL_SAI_MspDeInit:
 1651              	.LVL89:
 1652              	.LFB142:
 692:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 693:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
 694:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 1653              		.loc 1 694 1 view -0
 1654              		.cfi_startproc
 1655              		@ args = 0, pretend = 0, frame = 0
 1656              		@ frame_needed = 0, uses_anonymous_args = 0
 1657              		.loc 1 694 1 is_stmt 0 view .LVU517
 1658 0000 10B5     		push	{r4, lr}
 1659              	.LCFI26:
 1660              		.cfi_def_cfa_offset 8
 1661              		.cfi_offset 4, -8
 1662              		.cfi_offset 14, -4
 1663 0002 0446     		mov	r4, r0
 695:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* SAI2 */
 696:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_A)
 1664              		.loc 1 696 5 is_stmt 1 view .LVU518
 1665              		.loc 1 696 12 is_stmt 0 view .LVU519
 1666 0004 0268     		ldr	r2, [r0]
 1667              		.loc 1 696 7 view .LVU520
 1668 0006 154B     		ldr	r3, .L81
 1669 0008 9A42     		cmp	r2, r3
 1670 000a 04D0     		beq	.L79
 1671              	.LVL90:
 1672              	.L74:
 697:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 698:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     SAI2_client --;
 699:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (SAI2_client == 0)
 700:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 701:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       /* Peripheral clock disable */
 702:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_DISABLE();
 703:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 704:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 705:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SAI2_A_Block_A GPIO Configuration
 706:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI6     ------> SAI2_SD_A
 707:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI5     ------> SAI2_SCK_A
 708:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI4     ------> SAI2_MCLK_A
 709:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PI7     ------> SAI2_FS_A
 710:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 711:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_7);
 712:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 713:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 714:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_B)
 1673              		.loc 1 714 5 is_stmt 1 view .LVU521
 1674              		.loc 1 714 12 is_stmt 0 view .LVU522
 1675 000c 2268     		ldr	r2, [r4]
 1676              		.loc 1 714 7 view .LVU523
 1677 000e 144B     		ldr	r3, .L81+4
 1678 0010 9A42     		cmp	r2, r3
 1679 0012 11D0     		beq	.L80
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 50


 1680              	.L73:
 715:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 716:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     SAI2_client --;
 717:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       if (SAI2_client == 0)
 718:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 719:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       /* Peripheral clock disable */
 720:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_SAI2_CLK_DISABLE();
 721:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 722:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 723:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /**SAI2_B_Block_B GPIO Configuration
 724:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PG10     ------> SAI2_SD_B
 725:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     */
 726:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_10);
 727:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 728:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 729:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 1681              		.loc 1 729 1 view .LVU524
 1682 0014 10BD     		pop	{r4, pc}
 1683              	.LVL91:
 1684              	.L79:
 698:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (SAI2_client == 0)
 1685              		.loc 1 698 5 is_stmt 1 view .LVU525
 698:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (SAI2_client == 0)
 1686              		.loc 1 698 17 is_stmt 0 view .LVU526
 1687 0016 134A     		ldr	r2, .L81+8
 1688 0018 1368     		ldr	r3, [r2]
 1689 001a 013B     		subs	r3, r3, #1
 1690 001c 1360     		str	r3, [r2]
 699:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 1691              		.loc 1 699 5 is_stmt 1 view .LVU527
 699:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 1692              		.loc 1 699 8 is_stmt 0 view .LVU528
 1693 001e 33B9     		cbnz	r3, .L75
 702:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 1694              		.loc 1 702 8 is_stmt 1 view .LVU529
 1695 0020 114A     		ldr	r2, .L81+12
 1696 0022 D2F8F030 		ldr	r3, [r2, #240]
 1697 0026 23F40003 		bic	r3, r3, #8388608
 1698 002a C2F8F030 		str	r3, [r2, #240]
 1699              	.L75:
 711:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1700              		.loc 1 711 5 view .LVU530
 1701 002e F021     		movs	r1, #240
 1702 0030 0E48     		ldr	r0, .L81+16
 1703              	.LVL92:
 711:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1704              		.loc 1 711 5 is_stmt 0 view .LVU531
 1705 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1706              	.LVL93:
 1707 0036 E9E7     		b	.L74
 1708              	.L80:
 716:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       if (SAI2_client == 0)
 1709              		.loc 1 716 5 is_stmt 1 view .LVU532
 716:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       if (SAI2_client == 0)
 1710              		.loc 1 716 17 is_stmt 0 view .LVU533
 1711 0038 0A4A     		ldr	r2, .L81+8
 1712 003a 1368     		ldr	r3, [r2]
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 51


 1713 003c 013B     		subs	r3, r3, #1
 1714 003e 1360     		str	r3, [r2]
 717:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 1715              		.loc 1 717 7 is_stmt 1 view .LVU534
 717:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       {
 1716              		.loc 1 717 10 is_stmt 0 view .LVU535
 1717 0040 33B9     		cbnz	r3, .L77
 720:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       }
 1718              		.loc 1 720 7 is_stmt 1 view .LVU536
 1719 0042 094A     		ldr	r2, .L81+12
 1720 0044 D2F8F030 		ldr	r3, [r2, #240]
 1721 0048 23F40003 		bic	r3, r3, #8388608
 1722 004c C2F8F030 		str	r3, [r2, #240]
 1723              	.L77:
 726:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 1724              		.loc 1 726 5 view .LVU537
 1725 0050 4FF48061 		mov	r1, #1024
 1726 0054 0648     		ldr	r0, .L81+20
 1727 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1728              	.LVL94:
 1729              		.loc 1 729 1 is_stmt 0 view .LVU538
 1730 005a DBE7     		b	.L73
 1731              	.L82:
 1732              		.align	2
 1733              	.L81:
 1734 005c 045C0140 		.word	1073830916
 1735 0060 245C0140 		.word	1073830948
 1736 0064 00000000 		.word	.LANCHOR0
 1737 0068 00440258 		.word	1476543488
 1738 006c 00200258 		.word	1476534272
 1739 0070 00180258 		.word	1476532224
 1740              		.cfi_endproc
 1741              	.LFE142:
 1743              		.section	.bss.SAI2_client,"aw",%nobits
 1744              		.align	2
 1745              		.set	.LANCHOR0,. + 0
 1748              	SAI2_client:
 1749 0000 00000000 		.space	4
 1750              		.text
 1751              	.Letext0:
 1752              		.file 2 "c:\\projects\\rtos_projects\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\includ
 1753              		.file 3 "c:\\projects\\rtos_projects\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\includ
 1754              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h745xx.h"
 1755              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1756              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1757              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 1758              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1759              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1760              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 1761              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_sdmmc.h"
 1762              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mmc.h"
 1763              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h"
 1764              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sai.h"
 1765              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 1766              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 1767              		.file 17 "../../CM4/Core/Inc/main.h"
 1768              		.file 18 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 52


 1769              		.file 19 "<built-in>"
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s 			page 53


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:62     .text.HAL_MspInit:00000020 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:67     .text.HAL_ETH_MspInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:73     .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:423    .text.HAL_ETH_MspInit:000001a4 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:436    .text.HAL_ETH_MspDeInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:442    .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:523    .text.HAL_ETH_MspDeInit:00000070 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:536    .text.HAL_LTDC_MspInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:542    .text.HAL_LTDC_MspInit:00000000 HAL_LTDC_MspInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:814    .text.HAL_LTDC_MspInit:00000134 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:824    .text.HAL_LTDC_MspDeInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:830    .text.HAL_LTDC_MspDeInit:00000000 HAL_LTDC_MspDeInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:888    .text.HAL_LTDC_MspDeInit:00000044 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:898    .text.HAL_MMC_MspInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:904    .text.HAL_MMC_MspInit:00000000 HAL_MMC_MspInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1116   .text.HAL_MMC_MspInit:000000ec $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1125   .text.HAL_MMC_MspDeInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1131   .text.HAL_MMC_MspDeInit:00000000 HAL_MMC_MspDeInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1184   .text.HAL_MMC_MspDeInit:00000038 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1193   .text.HAL_PCD_MspInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1199   .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1359   .text.HAL_PCD_MspInit:000000b0 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1366   .text.HAL_PCD_MspDeInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1372   .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1415   .text.HAL_PCD_MspDeInit:00000028 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1422   .text.HAL_SAI_MspInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1428   .text.HAL_SAI_MspInit:00000000 HAL_SAI_MspInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1634   .text.HAL_SAI_MspInit:000000e0 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1644   .text.HAL_SAI_MspDeInit:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1650   .text.HAL_SAI_MspDeInit:00000000 HAL_SAI_MspDeInit
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1734   .text.HAL_SAI_MspDeInit:0000005c $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1744   .bss.SAI2_client:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccPOrPeK.s:1748   .bss.SAI2_client:00000000 SAI2_client

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_PWREx_EnableUSBVoltageDetector
