###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       787257   # Number of WRITE/WRITEP commands
num_reads_done                 =      1278905   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1012042   # Number of read row buffer hits
num_read_cmds                  =      1278899   # Number of READ/READP commands
num_writes_done                =       787284   # Number of read requests issued
num_write_row_hits             =       646242   # Number of write row buffer hits
num_act_cmds                   =       411680   # Number of ACT commands
num_pre_cmds                   =       411653   # Number of PRE commands
num_ondemand_pres              =       384553   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645324   # Cyles of rank active rank.0
rank_active_cycles.1           =      9610607   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354676   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       389393   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1996612   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        32312   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5245   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3174   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2606   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1946   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1488   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1378   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1129   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1013   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19361   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          360   # Write cmd latency (cycles)
write_latency[20-39]           =         3779   # Write cmd latency (cycles)
write_latency[40-59]           =         4839   # Write cmd latency (cycles)
write_latency[60-79]           =         7586   # Write cmd latency (cycles)
write_latency[80-99]           =         9960   # Write cmd latency (cycles)
write_latency[100-119]         =        12696   # Write cmd latency (cycles)
write_latency[120-139]         =        15682   # Write cmd latency (cycles)
write_latency[140-159]         =        18809   # Write cmd latency (cycles)
write_latency[160-179]         =        22533   # Write cmd latency (cycles)
write_latency[180-199]         =        26157   # Write cmd latency (cycles)
write_latency[200-]            =       664856   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       208950   # Read request latency (cycles)
read_latency[40-59]            =       102026   # Read request latency (cycles)
read_latency[60-79]            =       110376   # Read request latency (cycles)
read_latency[80-99]            =        75394   # Read request latency (cycles)
read_latency[100-119]          =        62819   # Read request latency (cycles)
read_latency[120-139]          =        54514   # Read request latency (cycles)
read_latency[140-159]          =        45668   # Read request latency (cycles)
read_latency[160-179]          =        39729   # Read request latency (cycles)
read_latency[180-199]          =        34718   # Read request latency (cycles)
read_latency[200-]             =       544700   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.92999e+09   # Write energy
read_energy                    =  5.15652e+09   # Read energy
act_energy                     =  1.12636e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70244e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.86909e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01868e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99702e+09   # Active standby energy rank.1
average_read_latency           =      310.852   # Average read request latency (cycles)
average_interarrival           =      4.83965   # Average request interarrival latency (cycles)
total_energy                   =  2.32904e+10   # Total energy (pJ)
average_power                  =      2329.04   # Average power (mW)
average_bandwidth              =      17.6315   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       834214   # Number of WRITE/WRITEP commands
num_reads_done                 =      1330451   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1053269   # Number of read row buffer hits
num_read_cmds                  =      1330449   # Number of READ/READP commands
num_writes_done                =       834252   # Number of read requests issued
num_write_row_hits             =       688288   # Number of write row buffer hits
num_act_cmds                   =       427621   # Number of ACT commands
num_pre_cmds                   =       427597   # Number of PRE commands
num_ondemand_pres              =       400459   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9642152   # Cyles of rank active rank.0
rank_active_cycles.1           =      9634217   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       357848   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       365783   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2099292   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29489   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4621   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2982   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2464   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1909   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1505   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1269   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1106   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1005   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19096   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          259   # Write cmd latency (cycles)
write_latency[20-39]           =         3362   # Write cmd latency (cycles)
write_latency[40-59]           =         4810   # Write cmd latency (cycles)
write_latency[60-79]           =         7809   # Write cmd latency (cycles)
write_latency[80-99]           =        10102   # Write cmd latency (cycles)
write_latency[100-119]         =        12742   # Write cmd latency (cycles)
write_latency[120-139]         =        15611   # Write cmd latency (cycles)
write_latency[140-159]         =        18304   # Write cmd latency (cycles)
write_latency[160-179]         =        21458   # Write cmd latency (cycles)
write_latency[180-199]         =        24829   # Write cmd latency (cycles)
write_latency[200-]            =       714928   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       169671   # Read request latency (cycles)
read_latency[40-59]            =        85631   # Read request latency (cycles)
read_latency[60-79]            =        98010   # Read request latency (cycles)
read_latency[80-99]            =        70072   # Read request latency (cycles)
read_latency[100-119]          =        60430   # Read request latency (cycles)
read_latency[120-139]          =        54008   # Read request latency (cycles)
read_latency[140-159]          =        47068   # Read request latency (cycles)
read_latency[160-179]          =        42149   # Read request latency (cycles)
read_latency[180-199]          =        37748   # Read request latency (cycles)
read_latency[200-]             =       665656   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.1644e+09   # Write energy
read_energy                    =  5.36437e+09   # Read energy
act_energy                     =  1.16997e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71767e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75576e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0167e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01175e+09   # Active standby energy rank.1
average_read_latency           =       377.34   # Average read request latency (cycles)
average_interarrival           =       4.6195   # Average request interarrival latency (cycles)
total_energy                   =  2.37792e+10   # Total energy (pJ)
average_power                  =      2377.92   # Average power (mW)
average_bandwidth              =      18.4721   # Average bandwidth
