

================================================================
== Vitis HLS Report for 'sw_compute_Pipeline_VITIS_LOOP_89_5'
================================================================
* Date:           Sat Jul 30 21:26:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        iris_hls_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.180 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      135|      135|  1.350 us|  1.350 us|  135|  135|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_5  |      133|      133|         8|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    134|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     87|    -|
|Register         |        -|    -|     194|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     359|    303|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_10ns_32_2_1_U8  |mul_32s_10ns_32_2_1  |        0|   1|  165|  50|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   1|  165|  50|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln89_fu_97_p2      |         +|   0|  0|  14|           7|           1|
    |sub_ln93_1_fu_149_p2   |         -|   0|  0|  24|           1|          17|
    |sub_ln93_fu_130_p2     |         -|   0|  0|  39|           1|          32|
    |icmp_ln89_fu_78_p2     |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln95_fu_175_p2    |      icmp|   0|  0|  11|          10|           1|
    |select_ln93_fu_158_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln95_fu_181_p3  |    select|   0|  0|  17|           1|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 134|          29|          84|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_address0             |  14|          3|    7|         21|
    |acc_address1             |  14|          3|    7|         21|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_48                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         19|   32|         79|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_addr_1_reg_208                |   7|   0|    7|          0|
    |acc_load_1_reg_217                |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_2_reg_199                       |   7|   0|    7|          0|
    |i_fu_48                           |   7|   0|    7|          0|
    |icmp_ln89_reg_204                 |   1|   0|    1|          0|
    |icmp_ln95_reg_242                 |   1|   0|    1|          0|
    |mul_ln93_reg_222                  |  32|   0|   32|          0|
    |select_ln93_reg_237               |  17|   0|   17|          0|
    |tmp_1_reg_227                     |   1|   0|    1|          0|
    |trunc_ln93_2_reg_232              |  16|   0|   16|          0|
    |acc_addr_1_reg_208                |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 194|  32|  137|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|acc_address0  |  out|    7|   ap_memory|                                  acc|         array|
|acc_ce0       |  out|    1|   ap_memory|                                  acc|         array|
|acc_we0       |  out|    1|   ap_memory|                                  acc|         array|
|acc_d0        |  out|   32|   ap_memory|                                  acc|         array|
|acc_q0        |   in|   32|   ap_memory|                                  acc|         array|
|acc_address1  |  out|    7|   ap_memory|                                  acc|         array|
|acc_ce1       |  out|    1|   ap_memory|                                  acc|         array|
|acc_we1       |  out|    1|   ap_memory|                                  acc|         array|
|acc_d1        |  out|   32|   ap_memory|                                  acc|         array|
|acc_q1        |   in|   32|   ap_memory|                                  acc|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 32, i7 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body44"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [main.cpp:89]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln89 = icmp_eq  i7 %i_2, i7 96" [main.cpp:89]   --->   Operation 16 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.body44.split, void %VITIS_LOOP_101_8.preheader.exitStub" [main.cpp:89]   --->   Operation 18 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_2" [main.cpp:89]   --->   Operation 19 'zext' 'i_2_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr i32 %acc, i64 0, i64 %i_2_cast" [main.cpp:91]   --->   Operation 20 'getelementptr' 'acc_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%acc_load = load i7 %acc_addr_1" [main.cpp:91]   --->   Operation 21 'load' 'acc_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [main.cpp:89]   --->   Operation 22 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%acc_load = load i7 %acc_addr_1" [main.cpp:91]   --->   Operation 23 'load' 'acc_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %acc_load, i32 31" [main.cpp:91]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %tmp, void %if.end, void %if.then" [main.cpp:91]   --->   Operation 25 'br' 'br_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln91 = store i32 0, i7 %acc_addr_1" [main.cpp:91]   --->   Operation 26 'store' 'store_ln91' <Predicate = (!icmp_ln89 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln91 = br void %if.end" [main.cpp:91]   --->   Operation 27 'br' 'br_ln91' <Predicate = (!icmp_ln89 & tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln89 = add i7 %i_2, i7 1" [main.cpp:89]   --->   Operation 28 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln89 = store i7 %add_ln89, i7 %i" [main.cpp:89]   --->   Operation 29 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%acc_load_1 = load i7 %acc_addr_1" [main.cpp:93]   --->   Operation 30 'load' 'acc_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 31 [1/2] (3.25ns)   --->   "%acc_load_1 = load i7 %acc_addr_1" [main.cpp:93]   --->   Operation 31 'load' 'acc_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 32 [2/2] (6.91ns)   --->   "%mul_ln93 = mul i32 %acc_load_1, i32 402" [main.cpp:93]   --->   Operation 32 'mul' 'mul_ln93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 33 [1/2] (6.91ns)   --->   "%mul_ln93 = mul i32 %acc_load_1, i32 402" [main.cpp:93]   --->   Operation 33 'mul' 'mul_ln93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln93, i32 31" [main.cpp:93]   --->   Operation 34 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln93, i32 16, i32 31" [main.cpp:93]   --->   Operation 35 'partselect' 'trunc_ln93_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.18>
ST_7 : Operation 36 [1/1] (2.55ns)   --->   "%sub_ln93 = sub i32 0, i32 %mul_ln93" [main.cpp:93]   --->   Operation 36 'sub' 'sub_ln93' <Predicate = (tmp_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln93, i32 16, i32 31" [main.cpp:93]   --->   Operation 37 'partselect' 'trunc_ln93_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i16 %trunc_ln93_1" [main.cpp:93]   --->   Operation 38 'zext' 'zext_ln93' <Predicate = (tmp_1)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (2.07ns)   --->   "%sub_ln93_1 = sub i17 0, i17 %zext_ln93" [main.cpp:93]   --->   Operation 39 'sub' 'sub_ln93_1' <Predicate = (tmp_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i16 %trunc_ln93_2" [main.cpp:93]   --->   Operation 40 'zext' 'zext_ln93_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.78ns)   --->   "%select_ln93 = select i1 %tmp_1, i17 %sub_ln93_1, i17 %zext_ln93_1" [main.cpp:93]   --->   Operation 41 'select' 'select_ln93' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %select_ln93, i32 7, i32 16" [main.cpp:95]   --->   Operation 42 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (1.77ns)   --->   "%icmp_ln95 = icmp_sgt  i10 %tmp_2, i10 0" [main.cpp:95]   --->   Operation 43 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.03>
ST_8 : Operation 44 [1/1] (0.78ns)   --->   "%select_ln95 = select i1 %icmp_ln95, i17 127, i17 %select_ln93" [main.cpp:95]   --->   Operation 44 'select' 'select_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%select_ln95_cast = sext i17 %select_ln95" [main.cpp:95]   --->   Operation 45 'sext' 'select_ln95_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %select_ln95_cast, i7 %acc_addr_1" [main.cpp:95]   --->   Operation 46 'store' 'store_ln95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body44" [main.cpp:89]   --->   Operation 47 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 011000000]
store_ln0         (store            ) [ 000000000]
br_ln0            (br               ) [ 000000000]
i_2               (load             ) [ 001000000]
specpipeline_ln0  (specpipeline     ) [ 000000000]
icmp_ln89         (icmp             ) [ 011111100]
empty             (speclooptripcount) [ 000000000]
br_ln89           (br               ) [ 000000000]
i_2_cast          (zext             ) [ 000000000]
acc_addr_1        (getelementptr    ) [ 011111111]
specloopname_ln89 (specloopname     ) [ 000000000]
acc_load          (load             ) [ 000000000]
tmp               (bitselect        ) [ 001000000]
br_ln91           (br               ) [ 000000000]
store_ln91        (store            ) [ 000000000]
br_ln91           (br               ) [ 000000000]
add_ln89          (add              ) [ 000000000]
store_ln89        (store            ) [ 000000000]
acc_load_1        (load             ) [ 011001100]
mul_ln93          (mul              ) [ 010000010]
tmp_1             (bitselect        ) [ 010000010]
trunc_ln93_2      (partselect       ) [ 010000010]
sub_ln93          (sub              ) [ 000000000]
trunc_ln93_1      (partselect       ) [ 000000000]
zext_ln93         (zext             ) [ 000000000]
sub_ln93_1        (sub              ) [ 000000000]
zext_ln93_1       (zext             ) [ 000000000]
select_ln93       (select           ) [ 001000001]
tmp_2             (partselect       ) [ 000000000]
icmp_ln95         (icmp             ) [ 001000001]
select_ln95       (select           ) [ 000000000]
select_ln95_cast  (sext             ) [ 000000000]
store_ln95        (store            ) [ 000000000]
br_ln89           (br               ) [ 000000000]
ret_ln0           (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="acc_addr_1_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_1/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="7" slack="2"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="7" slack="0"/>
<pin id="65" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
<pin id="67" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load/1 store_ln91/2 acc_load_1/3 store_ln95/8 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln0_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_2_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="0"/>
<pin id="77" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln89_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_2_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln89_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="1"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln89_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="1"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="10" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln93_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_2/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sub_ln93_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln93/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln93_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="0" index="3" bw="6" slack="0"/>
<pin id="140" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_1/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln93_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sub_ln93_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln93_1/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln93_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="1"/>
<pin id="157" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln93_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="17" slack="0"/>
<pin id="161" dir="0" index="2" bw="17" slack="0"/>
<pin id="162" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="17" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="6" slack="0"/>
<pin id="170" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln95_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln95_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="17" slack="0"/>
<pin id="184" dir="0" index="2" bw="17" slack="1"/>
<pin id="185" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln95_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="17" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln95_cast/8 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_2_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln89_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="208" class="1005" name="acc_addr_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="acc_load_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_load_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="mul_ln93_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln93 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="trunc_ln93_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln93_2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="select_ln93_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="1"/>
<pin id="239" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="select_ln93 "/>
</bind>
</comp>

<comp id="242" class="1005" name="icmp_ln95_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln95 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="52" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="59" pin=4"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="59" pin="7"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="97" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="107" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="107" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="130" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="148"><net_src comp="135" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="163"><net_src comp="149" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="158" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="179"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="195"><net_src comp="48" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="202"><net_src comp="75" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="207"><net_src comp="78" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="52" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="220"><net_src comp="59" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="225"><net_src comp="107" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="230"><net_src comp="112" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="235"><net_src comp="120" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="240"><net_src comp="158" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="245"><net_src comp="175" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="181" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc | {2 8 }
 - Input state : 
	Port: sw_compute_Pipeline_VITIS_LOOP_89_5 : acc | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln89 : 2
		br_ln89 : 3
		i_2_cast : 2
		acc_addr_1 : 3
		acc_load : 4
	State 2
		tmp : 1
		br_ln91 : 2
		store_ln89 : 1
	State 3
	State 4
	State 5
	State 6
		tmp_1 : 1
		trunc_ln93_2 : 1
	State 7
		trunc_ln93_1 : 1
		zext_ln93 : 2
		sub_ln93_1 : 3
		select_ln93 : 4
		tmp_2 : 5
		icmp_ln95 : 6
	State 8
		select_ln95_cast : 1
		store_ln95 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_107       |    1    |   165   |    50   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln93_fu_130     |    0    |    0    |    39   |
|          |    sub_ln93_1_fu_149    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln93_fu_158   |    0    |    0    |    17   |
|          |    select_ln95_fu_181   |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln89_fu_78     |    0    |    0    |    10   |
|          |     icmp_ln95_fu_175    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    add   |      add_ln89_fu_97     |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|          |      i_2_cast_fu_84     |    0    |    0    |    0    |
|   zext   |     zext_ln93_fu_145    |    0    |    0    |    0    |
|          |    zext_ln93_1_fu_155   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|        tmp_fu_89        |    0    |    0    |    0    |
|          |       tmp_1_fu_112      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   trunc_ln93_2_fu_120   |    0    |    0    |    0    |
|partselect|   trunc_ln93_1_fu_135   |    0    |    0    |    0    |
|          |       tmp_2_fu_165      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   | select_ln95_cast_fu_187 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |   165   |   181   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| acc_addr_1_reg_208 |    7   |
| acc_load_1_reg_217 |   32   |
|     i_2_reg_199    |    7   |
|      i_reg_192     |    7   |
|  icmp_ln89_reg_204 |    1   |
|  icmp_ln95_reg_242 |    1   |
|  mul_ln93_reg_222  |   32   |
| select_ln93_reg_237|   17   |
|    tmp_1_reg_227   |    1   |
|trunc_ln93_2_reg_232|   16   |
+--------------------+--------+
|        Total       |   121  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   165  |   181  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   121  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   286  |   190  |
+-----------+--------+--------+--------+--------+
