<stg><name>backoff_vi</name>


<trans_list>

<trans id="106" from="1" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i3* %current_txop_holder) nounwind, !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @backoff_vi_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10">
<![CDATA[
:2  %vi_backoff_counter_l = load i10* @vi_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="vi_backoff_counter_l"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %icmp_ln219 = icmp eq i10 %vi_backoff_counter_l, 0

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln219, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln228 = add i10 %vi_backoff_counter_l, -1

]]></Node>
<StgValue><ssdm name="add_ln228"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="10">
<![CDATA[
:1  store i10 %add_ln228, i10* @vi_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %current_txop_holder_s = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %current_txop_holder) nounwind

]]></Node>
<StgValue><ssdm name="current_txop_holder_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln220 = icmp ult i3 %current_txop_holder_s, 3

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln220, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10">
<![CDATA[
:0  %CW_vi_load = load i10* @CW_vi, align 2

]]></Node>
<StgValue><ssdm name="CW_vi_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln283 = icmp eq i10 %CW_vi_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln283"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln283, label %hls_label_0, label %4

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %shl_ln284 = shl i10 %CW_vi_load, 1

]]></Node>
<StgValue><ssdm name="shl_ln284"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %or_ln284 = or i10 %shl_ln284, 1

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2  store i10 %or_ln284, i10* @CW_vi, align 2

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:3  %rand_state_load = load i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="rand_state_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="32">
<![CDATA[
hls_label_0:4  %low = trunc i32 %rand_state_load to i15

]]></Node>
<StgValue><ssdm name="low"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:5  %zext_ln5 = zext i15 %low to i32

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:7  %low_1 = mul i32 %zext_ln5, 48271

]]></Node>
<StgValue><ssdm name="low_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:10  %high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="high"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="17">
<![CDATA[
hls_label_0:11  %high_1 = zext i17 %high to i32

]]></Node>
<StgValue><ssdm name="high_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %high_2 = mul i32 48271, %high_1

]]></Node>
<StgValue><ssdm name="high_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:15  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 3) nounwind

]]></Node>
<StgValue><ssdm name="write_ln221"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
hls_label_0:0  %empty = phi i10 [ %or_ln284, %4 ], [ %CW_vi_load, %3 ]

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_0:8  call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str2, [4 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln7"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:13  %trunc_ln9 = trunc i32 %high_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:14  %zext_ln10 = zext i16 %trunc_ln9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:16  %add_ln10 = add i16 15, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:17  %zext_ln10_1 = zext i16 %add_ln10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:18  %x = shl i32 %zext_ln10, %zext_ln10_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:19  %x_1 = add i32 %x, %low_1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:20  %trunc_ln11 = trunc i32 %x_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
hls_label_0:21  %zext_ln12 = zext i31 %trunc_ln11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:22  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1">
<![CDATA[
hls_label_0:23  %zext_ln12_1 = zext i1 %tmp to i32

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:24  %x_2 = add i32 %zext_ln12, %zext_ln12_1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:25  store i32 %x_2, i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:26  %tmp_i_i = uitofp i32 %x_2 to float

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:26  %tmp_i_i = uitofp i32 %x_2 to float

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:26  %tmp_i_i = uitofp i32 %x_2 to float

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:26  %tmp_i_i = uitofp i32 %x_2 to float

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:1  %zext_ln287 = zext i10 %empty to i32

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:2  %tmp_i = sitofp i32 %zext_ln287 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:26  %tmp_i_i = uitofp i32 %x_2 to float

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:2  %tmp_i = sitofp i32 %zext_ln287 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:26  %tmp_i_i = uitofp i32 %x_2 to float

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:2  %tmp_i = sitofp i32 %zext_ln287 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:2  %tmp_i = sitofp i32 %zext_ln287 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:2  %tmp_i = sitofp i32 %zext_ln287 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:2  %tmp_i = sitofp i32 %zext_ln287 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="77" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:28  %x_assign = fmul float %tmp_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="78" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:28  %x_assign = fmul float %tmp_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="79" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:28  %x_assign = fmul float %tmp_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="80" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:28  %x_assign = fmul float %tmp_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:29  %p_Val2_s = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="82" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:30  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="32">
<![CDATA[
hls_label_0:31  %tmp_V_1 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:34  %zext_ln339 = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:35  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
hls_label_0:36  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:37  %sub_ln1311 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="88" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:6  %tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="89" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1_i_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
hls_label_0:32  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="63" op_0_bw="25">
<![CDATA[
hls_label_0:33  %zext_ln682 = zext i25 %mantissa_V to i63

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:38  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0:39  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:40  %sext_ln1311_1 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="95" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="25" op_0_bw="9">
<![CDATA[
hls_label_0:41  %sext_ln1311_2 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="96" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="63" op_0_bw="32">
<![CDATA[
hls_label_0:42  %zext_ln1287 = zext i32 %sext_ln1311_1 to i63

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_0:43  %r_V = lshr i25 %mantissa_V, %sext_ln1311_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_0:44  %r_V_1 = shl i63 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
hls_label_0:45  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="1">
<![CDATA[
hls_label_0:46  %zext_ln662 = zext i1 %tmp_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:47  %tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i63.i32.i32(i63 %r_V_1, i32 24, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_0:48  %select_ln1312 = select i1 %isNeg, i10 %zext_ln662, i10 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln1312"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_0:49  store i10 %select_ln1312, i10* @vi_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:50  br label %6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln232"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
