

================================================================
== Vitis HLS Report for 'AddRoundKey'
================================================================
* Date:           Sun Feb 23 16:10:28 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES_AntonioMateo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.179 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    135|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     130|    135|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |or_ln224_fu_394_p2     |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln224_1_fu_432_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln224_2_fu_452_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln224_3_fu_472_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln224_fu_412_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln225_1_fu_437_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln225_2_fu_457_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln225_3_fu_477_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln225_fu_417_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln226_1_fu_442_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln226_2_fu_462_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln226_3_fu_482_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln226_fu_422_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln227_1_fu_447_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln227_2_fu_467_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln227_3_fu_487_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln227_fu_427_p2    |       xor|   0|  0|   8|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 135|         134|         131|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |data_in_0_read_2_reg_663     |  8|   0|    8|          0|
    |data_in_10_read_2_reg_613    |  8|   0|    8|          0|
    |data_in_11_read_2_reg_608    |  8|   0|    8|          0|
    |data_in_1213_read_2_reg_603  |  8|   0|    8|          0|
    |data_in_13_read_2_reg_598    |  8|   0|    8|          0|
    |data_in_14_read_2_reg_593    |  8|   0|    8|          0|
    |data_in_15_read_2_reg_588    |  8|   0|    8|          0|
    |data_in_1_read_2_reg_658     |  8|   0|    8|          0|
    |data_in_2_read_2_reg_653     |  8|   0|    8|          0|
    |data_in_3_read_2_reg_648     |  8|   0|    8|          0|
    |data_in_4_read_2_reg_643     |  8|   0|    8|          0|
    |data_in_5_read_2_reg_638     |  8|   0|    8|          0|
    |data_in_6_read_2_reg_633     |  8|   0|    8|          0|
    |data_in_7_read_2_reg_628     |  8|   0|    8|          0|
    |data_in_8_read_2_reg_623     |  8|   0|    8|          0|
    |data_in_9_read11_reg_618     |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |130|   0|  130|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_ce                |   in|    1|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_0          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_1          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_2          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_3          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_4          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_5          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_6          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_7          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_8          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_9          |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_10         |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_11         |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_12         |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_13         |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_14         |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|ap_return_15         |  out|    8|  ap_ctrl_hs|        AddRoundKey|  return value|
|round                |   in|    4|     ap_none|              round|        scalar|
|data_in_0_read       |   in|    8|     ap_none|     data_in_0_read|        scalar|
|data_in_1_read       |   in|    8|     ap_none|     data_in_1_read|        scalar|
|data_in_2_read       |   in|    8|     ap_none|     data_in_2_read|        scalar|
|data_in_3_read       |   in|    8|     ap_none|     data_in_3_read|        scalar|
|data_in_4_read       |   in|    8|     ap_none|     data_in_4_read|        scalar|
|data_in_5_read       |   in|    8|     ap_none|     data_in_5_read|        scalar|
|data_in_6_read       |   in|    8|     ap_none|     data_in_6_read|        scalar|
|data_in_7_read       |   in|    8|     ap_none|     data_in_7_read|        scalar|
|data_in_8_read       |   in|    8|     ap_none|     data_in_8_read|        scalar|
|data_in_9_read       |   in|    8|     ap_none|     data_in_9_read|        scalar|
|data_in_10_read      |   in|    8|     ap_none|    data_in_10_read|        scalar|
|data_in_11_read      |   in|    8|     ap_none|    data_in_11_read|        scalar|
|data_in_1213_read    |   in|    8|     ap_none|  data_in_1213_read|        scalar|
|data_in_13_read      |   in|    8|     ap_none|    data_in_13_read|        scalar|
|data_in_14_read      |   in|    8|     ap_none|    data_in_14_read|        scalar|
|data_in_15_read      |   in|    8|     ap_none|    data_in_15_read|        scalar|
|RoundKey_0_address0  |  out|    5|   ap_memory|         RoundKey_0|         array|
|RoundKey_0_ce0       |  out|    1|   ap_memory|         RoundKey_0|         array|
|RoundKey_0_q0        |   in|    8|   ap_memory|         RoundKey_0|         array|
|RoundKey_0_address1  |  out|    5|   ap_memory|         RoundKey_0|         array|
|RoundKey_0_ce1       |  out|    1|   ap_memory|         RoundKey_0|         array|
|RoundKey_0_q1        |   in|    8|   ap_memory|         RoundKey_0|         array|
|RoundKey_1_address0  |  out|    5|   ap_memory|         RoundKey_1|         array|
|RoundKey_1_ce0       |  out|    1|   ap_memory|         RoundKey_1|         array|
|RoundKey_1_q0        |   in|    8|   ap_memory|         RoundKey_1|         array|
|RoundKey_1_address1  |  out|    5|   ap_memory|         RoundKey_1|         array|
|RoundKey_1_ce1       |  out|    1|   ap_memory|         RoundKey_1|         array|
|RoundKey_1_q1        |   in|    8|   ap_memory|         RoundKey_1|         array|
|RoundKey_2_address0  |  out|    5|   ap_memory|         RoundKey_2|         array|
|RoundKey_2_ce0       |  out|    1|   ap_memory|         RoundKey_2|         array|
|RoundKey_2_q0        |   in|    8|   ap_memory|         RoundKey_2|         array|
|RoundKey_2_address1  |  out|    5|   ap_memory|         RoundKey_2|         array|
|RoundKey_2_ce1       |  out|    1|   ap_memory|         RoundKey_2|         array|
|RoundKey_2_q1        |   in|    8|   ap_memory|         RoundKey_2|         array|
|RoundKey_3_address0  |  out|    5|   ap_memory|         RoundKey_3|         array|
|RoundKey_3_ce0       |  out|    1|   ap_memory|         RoundKey_3|         array|
|RoundKey_3_q0        |   in|    8|   ap_memory|         RoundKey_3|         array|
|RoundKey_3_address1  |  out|    5|   ap_memory|         RoundKey_3|         array|
|RoundKey_3_ce1       |  out|    1|   ap_memory|         RoundKey_3|         array|
|RoundKey_3_q1        |   in|    8|   ap_memory|         RoundKey_3|         array|
|RoundKey_4_address0  |  out|    5|   ap_memory|         RoundKey_4|         array|
|RoundKey_4_ce0       |  out|    1|   ap_memory|         RoundKey_4|         array|
|RoundKey_4_q0        |   in|    8|   ap_memory|         RoundKey_4|         array|
|RoundKey_4_address1  |  out|    5|   ap_memory|         RoundKey_4|         array|
|RoundKey_4_ce1       |  out|    1|   ap_memory|         RoundKey_4|         array|
|RoundKey_4_q1        |   in|    8|   ap_memory|         RoundKey_4|         array|
|RoundKey_5_address0  |  out|    5|   ap_memory|         RoundKey_5|         array|
|RoundKey_5_ce0       |  out|    1|   ap_memory|         RoundKey_5|         array|
|RoundKey_5_q0        |   in|    8|   ap_memory|         RoundKey_5|         array|
|RoundKey_5_address1  |  out|    5|   ap_memory|         RoundKey_5|         array|
|RoundKey_5_ce1       |  out|    1|   ap_memory|         RoundKey_5|         array|
|RoundKey_5_q1        |   in|    8|   ap_memory|         RoundKey_5|         array|
|RoundKey_6_address0  |  out|    5|   ap_memory|         RoundKey_6|         array|
|RoundKey_6_ce0       |  out|    1|   ap_memory|         RoundKey_6|         array|
|RoundKey_6_q0        |   in|    8|   ap_memory|         RoundKey_6|         array|
|RoundKey_6_address1  |  out|    5|   ap_memory|         RoundKey_6|         array|
|RoundKey_6_ce1       |  out|    1|   ap_memory|         RoundKey_6|         array|
|RoundKey_6_q1        |   in|    8|   ap_memory|         RoundKey_6|         array|
|RoundKey_7_address0  |  out|    5|   ap_memory|         RoundKey_7|         array|
|RoundKey_7_ce0       |  out|    1|   ap_memory|         RoundKey_7|         array|
|RoundKey_7_q0        |   in|    8|   ap_memory|         RoundKey_7|         array|
|RoundKey_7_address1  |  out|    5|   ap_memory|         RoundKey_7|         array|
|RoundKey_7_ce1       |  out|    1|   ap_memory|         RoundKey_7|         array|
|RoundKey_7_q1        |   in|    8|   ap_memory|         RoundKey_7|         array|
+---------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_in_15_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_15_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 3 'read' 'data_in_15_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_in_14_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_14_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 4 'read' 'data_in_14_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_in_13_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_13_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 5 'read' 'data_in_13_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_in_1213_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_1213_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 6 'read' 'data_in_1213_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_in_11_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_11_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 7 'read' 'data_in_11_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_in_10_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_10_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 8 'read' 'data_in_10_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_in_9_read11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_9_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 9 'read' 'data_in_9_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_in_8_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_8_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 10 'read' 'data_in_8_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_in_7_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_7_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 11 'read' 'data_in_7_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_in_6_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_6_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 12 'read' 'data_in_6_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_in_5_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_5_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 13 'read' 'data_in_5_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_in_4_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_4_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 14 'read' 'data_in_4_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_in_3_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_3_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 15 'read' 'data_in_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_in_2_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_2_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 16 'read' 'data_in_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_in_1_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_1_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 17 'read' 'data_in_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_in_0_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_0_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 18 'read' 'data_in_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%round_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %round" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 19 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %round_read, i1 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i5 %shl_ln" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 21 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr i8 %RoundKey_0, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 22 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.79ns)   --->   "%RoundKey_0_load = load i5 %RoundKey_0_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 23 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr i8 %RoundKey_1, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 24 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.79ns)   --->   "%RoundKey_1_load = load i5 %RoundKey_1_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 25 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr i8 %RoundKey_2, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 26 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.79ns)   --->   "%RoundKey_2_load = load i5 %RoundKey_2_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 27 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr i8 %RoundKey_3, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 28 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.79ns)   --->   "%RoundKey_3_load = load i5 %RoundKey_3_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 29 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr i8 %RoundKey_4, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 30 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.79ns)   --->   "%RoundKey_4_load = load i5 %RoundKey_4_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 31 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr i8 %RoundKey_5, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 32 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.79ns)   --->   "%RoundKey_5_load = load i5 %RoundKey_5_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 33 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr i8 %RoundKey_6, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 34 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.79ns)   --->   "%RoundKey_6_load = load i5 %RoundKey_6_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 35 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr i8 %RoundKey_7, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 36 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.79ns)   --->   "%RoundKey_7_load = load i5 %RoundKey_7_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 37 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln224 = or i5 %shl_ln, i5 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 38 'or' 'or_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i5 %or_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 39 'zext' 'zext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_22 = getelementptr i8 %RoundKey_0, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 40 'getelementptr' 'RoundKey_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.79ns)   --->   "%RoundKey_0_load_1 = load i5 %RoundKey_0_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 41 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_22 = getelementptr i8 %RoundKey_1, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 42 'getelementptr' 'RoundKey_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.79ns)   --->   "%RoundKey_1_load_1 = load i5 %RoundKey_1_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 43 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_22 = getelementptr i8 %RoundKey_2, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 44 'getelementptr' 'RoundKey_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.79ns)   --->   "%RoundKey_2_load_1 = load i5 %RoundKey_2_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 45 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_22 = getelementptr i8 %RoundKey_3, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 46 'getelementptr' 'RoundKey_3_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.79ns)   --->   "%RoundKey_3_load_1 = load i5 %RoundKey_3_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 47 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_22 = getelementptr i8 %RoundKey_4, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 48 'getelementptr' 'RoundKey_4_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.79ns)   --->   "%RoundKey_4_load_1 = load i5 %RoundKey_4_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 49 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_22 = getelementptr i8 %RoundKey_5, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 50 'getelementptr' 'RoundKey_5_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.79ns)   --->   "%RoundKey_5_load_1 = load i5 %RoundKey_5_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 51 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_22 = getelementptr i8 %RoundKey_6, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 52 'getelementptr' 'RoundKey_6_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.79ns)   --->   "%RoundKey_6_load_1 = load i5 %RoundKey_6_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 53 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_22 = getelementptr i8 %RoundKey_7, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 54 'getelementptr' 'RoundKey_7_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.79ns)   --->   "%RoundKey_7_load_1 = load i5 %RoundKey_7_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 55 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln219 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:219]   --->   Operation 56 'specpipeline' 'specpipeline_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.79ns)   --->   "%RoundKey_0_load = load i5 %RoundKey_0_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 57 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%xor_ln224 = xor i8 %RoundKey_0_load, i8 %data_in_0_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 58 'xor' 'xor_ln224' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (0.79ns)   --->   "%RoundKey_1_load = load i5 %RoundKey_1_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 59 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%xor_ln225 = xor i8 %RoundKey_1_load, i8 %data_in_1_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 60 'xor' 'xor_ln225' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/2] (0.79ns)   --->   "%RoundKey_2_load = load i5 %RoundKey_2_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 61 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%xor_ln226 = xor i8 %RoundKey_2_load, i8 %data_in_2_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 62 'xor' 'xor_ln226' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (0.79ns)   --->   "%RoundKey_3_load = load i5 %RoundKey_3_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 63 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%xor_ln227 = xor i8 %RoundKey_3_load, i8 %data_in_3_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 64 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/2] (0.79ns)   --->   "%RoundKey_4_load = load i5 %RoundKey_4_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 65 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%xor_ln224_1 = xor i8 %RoundKey_4_load, i8 %data_in_4_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 66 'xor' 'xor_ln224_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/2] (0.79ns)   --->   "%RoundKey_5_load = load i5 %RoundKey_5_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 67 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%xor_ln225_1 = xor i8 %RoundKey_5_load, i8 %data_in_5_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 68 'xor' 'xor_ln225_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/2] (0.79ns)   --->   "%RoundKey_6_load = load i5 %RoundKey_6_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 69 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%xor_ln226_1 = xor i8 %RoundKey_6_load, i8 %data_in_6_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 70 'xor' 'xor_ln226_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (0.79ns)   --->   "%RoundKey_7_load = load i5 %RoundKey_7_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 71 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%xor_ln227_1 = xor i8 %RoundKey_7_load, i8 %data_in_7_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 72 'xor' 'xor_ln227_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (0.79ns)   --->   "%RoundKey_0_load_1 = load i5 %RoundKey_0_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 73 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%xor_ln224_2 = xor i8 %RoundKey_0_load_1, i8 %data_in_8_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 74 'xor' 'xor_ln224_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (0.79ns)   --->   "%RoundKey_1_load_1 = load i5 %RoundKey_1_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 75 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%xor_ln225_2 = xor i8 %RoundKey_1_load_1, i8 %data_in_9_read11" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 76 'xor' 'xor_ln225_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/2] (0.79ns)   --->   "%RoundKey_2_load_1 = load i5 %RoundKey_2_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 77 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%xor_ln226_2 = xor i8 %RoundKey_2_load_1, i8 %data_in_10_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 78 'xor' 'xor_ln226_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (0.79ns)   --->   "%RoundKey_3_load_1 = load i5 %RoundKey_3_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 79 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%xor_ln227_2 = xor i8 %RoundKey_3_load_1, i8 %data_in_11_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 80 'xor' 'xor_ln227_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] (0.79ns)   --->   "%RoundKey_4_load_1 = load i5 %RoundKey_4_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 81 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 82 [1/1] (0.38ns)   --->   "%xor_ln224_3 = xor i8 %RoundKey_4_load_1, i8 %data_in_1213_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 82 'xor' 'xor_ln224_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] (0.79ns)   --->   "%RoundKey_5_load_1 = load i5 %RoundKey_5_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 83 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 84 [1/1] (0.38ns)   --->   "%xor_ln225_3 = xor i8 %RoundKey_5_load_1, i8 %data_in_13_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 84 'xor' 'xor_ln225_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/2] (0.79ns)   --->   "%RoundKey_6_load_1 = load i5 %RoundKey_6_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 85 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 86 [1/1] (0.38ns)   --->   "%xor_ln226_3 = xor i8 %RoundKey_6_load_1, i8 %data_in_14_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 86 'xor' 'xor_ln226_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/2] (0.79ns)   --->   "%RoundKey_7_load_1 = load i5 %RoundKey_7_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 87 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 88 [1/1] (0.38ns)   --->   "%xor_ln227_3 = xor i8 %RoundKey_7_load_1, i8 %data_in_15_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 88 'xor' 'xor_ln227_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i8 %xor_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 89 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %xor_ln225" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 90 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %xor_ln226" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 91 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %xor_ln227" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 92 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %xor_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 93 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %xor_ln225_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 94 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %xor_ln226_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 95 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %xor_ln227_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 96 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %xor_ln224_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 97 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %xor_ln225_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 98 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_9, i8 %xor_ln226_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 99 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %xor_ln227_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 100 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %xor_ln224_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 101 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %xor_ln225_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 102 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %xor_ln226_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 103 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_14, i8 %xor_ln227_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 104 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln229 = ret i128 %mrv_s" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 105 'ret' 'ret_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ round]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_1213_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RoundKey_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ RoundKey_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ RoundKey_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ RoundKey_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ RoundKey_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ RoundKey_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ RoundKey_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ RoundKey_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_in_15_read_2   (read          ) [ 011]
data_in_14_read_2   (read          ) [ 011]
data_in_13_read_2   (read          ) [ 011]
data_in_1213_read_2 (read          ) [ 011]
data_in_11_read_2   (read          ) [ 011]
data_in_10_read_2   (read          ) [ 011]
data_in_9_read11    (read          ) [ 011]
data_in_8_read_2    (read          ) [ 011]
data_in_7_read_2    (read          ) [ 011]
data_in_6_read_2    (read          ) [ 011]
data_in_5_read_2    (read          ) [ 011]
data_in_4_read_2    (read          ) [ 011]
data_in_3_read_2    (read          ) [ 011]
data_in_2_read_2    (read          ) [ 011]
data_in_1_read_2    (read          ) [ 011]
data_in_0_read_2    (read          ) [ 011]
round_read          (read          ) [ 000]
shl_ln              (bitconcatenate) [ 000]
zext_ln224          (zext          ) [ 000]
RoundKey_0_addr     (getelementptr ) [ 011]
RoundKey_1_addr     (getelementptr ) [ 011]
RoundKey_2_addr     (getelementptr ) [ 011]
RoundKey_3_addr     (getelementptr ) [ 011]
RoundKey_4_addr     (getelementptr ) [ 011]
RoundKey_5_addr     (getelementptr ) [ 011]
RoundKey_6_addr     (getelementptr ) [ 011]
RoundKey_7_addr     (getelementptr ) [ 011]
or_ln224            (or            ) [ 000]
zext_ln224_1        (zext          ) [ 000]
RoundKey_0_addr_22  (getelementptr ) [ 011]
RoundKey_1_addr_22  (getelementptr ) [ 011]
RoundKey_2_addr_22  (getelementptr ) [ 011]
RoundKey_3_addr_22  (getelementptr ) [ 011]
RoundKey_4_addr_22  (getelementptr ) [ 011]
RoundKey_5_addr_22  (getelementptr ) [ 011]
RoundKey_6_addr_22  (getelementptr ) [ 011]
RoundKey_7_addr_22  (getelementptr ) [ 011]
specpipeline_ln219  (specpipeline  ) [ 000]
RoundKey_0_load     (load          ) [ 000]
xor_ln224           (xor           ) [ 000]
RoundKey_1_load     (load          ) [ 000]
xor_ln225           (xor           ) [ 000]
RoundKey_2_load     (load          ) [ 000]
xor_ln226           (xor           ) [ 000]
RoundKey_3_load     (load          ) [ 000]
xor_ln227           (xor           ) [ 000]
RoundKey_4_load     (load          ) [ 000]
xor_ln224_1         (xor           ) [ 000]
RoundKey_5_load     (load          ) [ 000]
xor_ln225_1         (xor           ) [ 000]
RoundKey_6_load     (load          ) [ 000]
xor_ln226_1         (xor           ) [ 000]
RoundKey_7_load     (load          ) [ 000]
xor_ln227_1         (xor           ) [ 000]
RoundKey_0_load_1   (load          ) [ 000]
xor_ln224_2         (xor           ) [ 000]
RoundKey_1_load_1   (load          ) [ 000]
xor_ln225_2         (xor           ) [ 000]
RoundKey_2_load_1   (load          ) [ 000]
xor_ln226_2         (xor           ) [ 000]
RoundKey_3_load_1   (load          ) [ 000]
xor_ln227_2         (xor           ) [ 000]
RoundKey_4_load_1   (load          ) [ 000]
xor_ln224_3         (xor           ) [ 000]
RoundKey_5_load_1   (load          ) [ 000]
xor_ln225_3         (xor           ) [ 000]
RoundKey_6_load_1   (load          ) [ 000]
xor_ln226_3         (xor           ) [ 000]
RoundKey_7_load_1   (load          ) [ 000]
xor_ln227_3         (xor           ) [ 000]
mrv                 (insertvalue   ) [ 000]
mrv_1               (insertvalue   ) [ 000]
mrv_2               (insertvalue   ) [ 000]
mrv_3               (insertvalue   ) [ 000]
mrv_4               (insertvalue   ) [ 000]
mrv_5               (insertvalue   ) [ 000]
mrv_6               (insertvalue   ) [ 000]
mrv_7               (insertvalue   ) [ 000]
mrv_8               (insertvalue   ) [ 000]
mrv_9               (insertvalue   ) [ 000]
mrv_10              (insertvalue   ) [ 000]
mrv_11              (insertvalue   ) [ 000]
mrv_12              (insertvalue   ) [ 000]
mrv_13              (insertvalue   ) [ 000]
mrv_14              (insertvalue   ) [ 000]
mrv_s               (insertvalue   ) [ 000]
ret_ln229           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="round">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_0_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_0_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_in_3_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_3_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_in_4_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_4_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_in_5_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_5_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_in_6_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_6_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_in_7_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_7_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_in_8_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_8_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_in_9_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_9_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_in_10_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_10_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_in_11_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_11_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_in_1213_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_1213_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_in_13_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_13_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_in_14_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_14_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_in_15_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_15_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="RoundKey_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="RoundKey_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="RoundKey_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="RoundKey_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="RoundKey_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="RoundKey_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="RoundKey_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="RoundKey_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="data_in_15_read_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_15_read_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_in_14_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_14_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_in_13_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_13_read_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_in_1213_read_2_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_1213_read_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_in_11_read_2_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_11_read_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_in_10_read_2_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_10_read_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_in_9_read11_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_9_read11/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_in_8_read_2_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_8_read_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_in_7_read_2_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_7_read_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_in_6_read_2_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_6_read_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_in_5_read_2_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_5_read_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_in_4_read_2_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_4_read_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_in_3_read_2_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_3_read_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_in_2_read_2_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_2_read_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_in_1_read_2_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_1_read_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_in_0_read_2_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_0_read_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="round_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="RoundKey_0_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_0_addr/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="0"/>
<pin id="186" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="187" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
<pin id="189" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_0_load/1 RoundKey_0_load_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="RoundKey_1_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_1_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="0"/>
<pin id="203" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
<pin id="206" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_1_load/1 RoundKey_1_load_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="RoundKey_2_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_2_addr/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="0"/>
<pin id="220" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="221" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
<pin id="223" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_2_load/1 RoundKey_2_load_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="RoundKey_3_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_3_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="237" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="238" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
<pin id="240" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_3_load/1 RoundKey_3_load_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="RoundKey_4_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_4_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="0"/>
<pin id="254" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="255" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
<pin id="257" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_4_load/1 RoundKey_4_load_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="RoundKey_5_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_5_addr/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="0"/>
<pin id="271" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="272" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
<pin id="274" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_5_load/1 RoundKey_5_load_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="RoundKey_6_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_6_addr/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="0"/>
<pin id="288" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="289" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
<pin id="291" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_6_load/1 RoundKey_6_load_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="RoundKey_7_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_7_addr/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="0"/>
<pin id="305" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="306" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
<pin id="308" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_7_load/1 RoundKey_7_load_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="RoundKey_0_addr_22_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_0_addr_22/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="RoundKey_1_addr_22_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_1_addr_22/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="RoundKey_2_addr_22_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_2_addr_22/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="RoundKey_3_addr_22_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_3_addr_22/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="RoundKey_4_addr_22_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_4_addr_22/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="RoundKey_5_addr_22_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_5_addr_22/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="RoundKey_6_addr_22_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_6_addr_22/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="RoundKey_7_addr_22_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_7_addr_22/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln224_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln224_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln224/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln224_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224_1/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="xor_ln224_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="1"/>
<pin id="415" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="xor_ln225_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="1"/>
<pin id="420" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln225/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="xor_ln226_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="1"/>
<pin id="425" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="xor_ln227_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="1"/>
<pin id="430" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln227/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln224_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="1"/>
<pin id="435" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln225_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="1"/>
<pin id="440" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln225_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="xor_ln226_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="1"/>
<pin id="445" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln227_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="1"/>
<pin id="450" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln227_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="xor_ln224_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="1"/>
<pin id="455" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224_2/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln225_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="1"/>
<pin id="460" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln225_2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln226_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="1"/>
<pin id="465" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_2/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="xor_ln227_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="1"/>
<pin id="470" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln227_2/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln224_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="1"/>
<pin id="475" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224_3/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="xor_ln225_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="1"/>
<pin id="480" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln225_3/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="xor_ln226_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="1"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_3/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="xor_ln227_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="1"/>
<pin id="490" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln227_3/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="mrv_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="128" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="mrv_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="128" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="mrv_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="128" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="mrv_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="128" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="mrv_4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="128" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="mrv_5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="128" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="mrv_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="128" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="mrv_7_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="128" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="mrv_8_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="128" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="mrv_9_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="128" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="mrv_10_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="128" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="mrv_11_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="128" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="mrv_12_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="128" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="0"/>
<pin id="567" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="mrv_13_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="128" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="mrv_14_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="128" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="mrv_s_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="128" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="data_in_15_read_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_15_read_2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="data_in_14_read_2_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="1"/>
<pin id="595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_14_read_2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="data_in_13_read_2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_13_read_2 "/>
</bind>
</comp>

<comp id="603" class="1005" name="data_in_1213_read_2_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="1"/>
<pin id="605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_1213_read_2 "/>
</bind>
</comp>

<comp id="608" class="1005" name="data_in_11_read_2_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_11_read_2 "/>
</bind>
</comp>

<comp id="613" class="1005" name="data_in_10_read_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_10_read_2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="data_in_9_read11_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_9_read11 "/>
</bind>
</comp>

<comp id="623" class="1005" name="data_in_8_read_2_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_8_read_2 "/>
</bind>
</comp>

<comp id="628" class="1005" name="data_in_7_read_2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_7_read_2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="data_in_6_read_2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_6_read_2 "/>
</bind>
</comp>

<comp id="638" class="1005" name="data_in_5_read_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_5_read_2 "/>
</bind>
</comp>

<comp id="643" class="1005" name="data_in_4_read_2_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_4_read_2 "/>
</bind>
</comp>

<comp id="648" class="1005" name="data_in_3_read_2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_3_read_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="data_in_2_read_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_2_read_2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="data_in_1_read_2_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_1_read_2 "/>
</bind>
</comp>

<comp id="663" class="1005" name="data_in_0_read_2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_0_read_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="RoundKey_0_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="1"/>
<pin id="670" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_0_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="RoundKey_1_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="1"/>
<pin id="675" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_1_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="RoundKey_2_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="1"/>
<pin id="680" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_2_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="RoundKey_3_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="1"/>
<pin id="685" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_3_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="RoundKey_4_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="1"/>
<pin id="690" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_4_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="RoundKey_5_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="1"/>
<pin id="695" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_5_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="RoundKey_6_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="1"/>
<pin id="700" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_6_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="RoundKey_7_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="1"/>
<pin id="705" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_7_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="RoundKey_0_addr_22_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="1"/>
<pin id="710" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_0_addr_22 "/>
</bind>
</comp>

<comp id="713" class="1005" name="RoundKey_1_addr_22_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="1"/>
<pin id="715" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_1_addr_22 "/>
</bind>
</comp>

<comp id="718" class="1005" name="RoundKey_2_addr_22_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="1"/>
<pin id="720" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_2_addr_22 "/>
</bind>
</comp>

<comp id="723" class="1005" name="RoundKey_3_addr_22_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="1"/>
<pin id="725" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_3_addr_22 "/>
</bind>
</comp>

<comp id="728" class="1005" name="RoundKey_4_addr_22_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="1"/>
<pin id="730" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_4_addr_22 "/>
</bind>
</comp>

<comp id="733" class="1005" name="RoundKey_5_addr_22_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="1"/>
<pin id="735" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_5_addr_22 "/>
</bind>
</comp>

<comp id="738" class="1005" name="RoundKey_6_addr_22_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="1"/>
<pin id="740" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_6_addr_22 "/>
</bind>
</comp>

<comp id="743" class="1005" name="RoundKey_7_addr_22_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="1"/>
<pin id="745" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_7_addr_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="190"><net_src comp="174" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="207"><net_src comp="191" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="224"><net_src comp="208" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="241"><net_src comp="225" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="258"><net_src comp="242" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="275"><net_src comp="259" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="292"><net_src comp="276" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="309"><net_src comp="293" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="310" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="168" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="393"><net_src comp="382" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="398"><net_src comp="374" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="60" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="411"><net_src comp="400" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="416"><net_src comp="181" pin="7"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="198" pin="7"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="215" pin="7"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="232" pin="7"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="249" pin="7"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="266" pin="7"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="283" pin="7"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="300" pin="7"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="181" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="198" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="215" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="232" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="249" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="266" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="283" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="300" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="412" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="417" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="422" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="427" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="432" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="437" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="442" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="447" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="452" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="457" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="462" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="467" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="472" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="477" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="482" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="487" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="72" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="596"><net_src comp="78" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="601"><net_src comp="84" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="606"><net_src comp="90" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="611"><net_src comp="96" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="616"><net_src comp="102" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="621"><net_src comp="108" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="626"><net_src comp="114" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="631"><net_src comp="120" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="636"><net_src comp="126" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="641"><net_src comp="132" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="646"><net_src comp="138" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="651"><net_src comp="144" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="656"><net_src comp="150" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="661"><net_src comp="156" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="666"><net_src comp="162" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="671"><net_src comp="174" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="676"><net_src comp="191" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="681"><net_src comp="208" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="686"><net_src comp="225" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="691"><net_src comp="242" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="696"><net_src comp="259" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="701"><net_src comp="276" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="706"><net_src comp="293" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="711"><net_src comp="310" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="716"><net_src comp="318" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="721"><net_src comp="326" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="726"><net_src comp="334" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="731"><net_src comp="342" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="736"><net_src comp="350" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="741"><net_src comp="358" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="746"><net_src comp="366" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_in_0_read | {}
	Port: data_in_1_read | {}
	Port: data_in_2_read | {}
	Port: data_in_3_read | {}
	Port: data_in_4_read | {}
	Port: data_in_5_read | {}
	Port: data_in_6_read | {}
	Port: data_in_7_read | {}
	Port: data_in_8_read | {}
	Port: data_in_9_read | {}
	Port: data_in_10_read | {}
	Port: data_in_11_read | {}
	Port: data_in_1213_read | {}
	Port: data_in_13_read | {}
	Port: data_in_14_read | {}
	Port: data_in_15_read | {}
 - Input state : 
	Port: AddRoundKey : round | {1 }
	Port: AddRoundKey : data_in_0_read | {1 }
	Port: AddRoundKey : data_in_1_read | {1 }
	Port: AddRoundKey : data_in_2_read | {1 }
	Port: AddRoundKey : data_in_3_read | {1 }
	Port: AddRoundKey : data_in_4_read | {1 }
	Port: AddRoundKey : data_in_5_read | {1 }
	Port: AddRoundKey : data_in_6_read | {1 }
	Port: AddRoundKey : data_in_7_read | {1 }
	Port: AddRoundKey : data_in_8_read | {1 }
	Port: AddRoundKey : data_in_9_read | {1 }
	Port: AddRoundKey : data_in_10_read | {1 }
	Port: AddRoundKey : data_in_11_read | {1 }
	Port: AddRoundKey : data_in_1213_read | {1 }
	Port: AddRoundKey : data_in_13_read | {1 }
	Port: AddRoundKey : data_in_14_read | {1 }
	Port: AddRoundKey : data_in_15_read | {1 }
	Port: AddRoundKey : RoundKey_0 | {1 2 }
	Port: AddRoundKey : RoundKey_1 | {1 2 }
	Port: AddRoundKey : RoundKey_2 | {1 2 }
	Port: AddRoundKey : RoundKey_3 | {1 2 }
	Port: AddRoundKey : RoundKey_4 | {1 2 }
	Port: AddRoundKey : RoundKey_5 | {1 2 }
	Port: AddRoundKey : RoundKey_6 | {1 2 }
	Port: AddRoundKey : RoundKey_7 | {1 2 }
  - Chain level:
	State 1
		zext_ln224 : 1
		RoundKey_0_addr : 2
		RoundKey_0_load : 3
		RoundKey_1_addr : 2
		RoundKey_1_load : 3
		RoundKey_2_addr : 2
		RoundKey_2_load : 3
		RoundKey_3_addr : 2
		RoundKey_3_load : 3
		RoundKey_4_addr : 2
		RoundKey_4_load : 3
		RoundKey_5_addr : 2
		RoundKey_5_load : 3
		RoundKey_6_addr : 2
		RoundKey_6_load : 3
		RoundKey_7_addr : 2
		RoundKey_7_load : 3
		or_ln224 : 1
		zext_ln224_1 : 1
		RoundKey_0_addr_22 : 2
		RoundKey_0_load_1 : 3
		RoundKey_1_addr_22 : 2
		RoundKey_1_load_1 : 3
		RoundKey_2_addr_22 : 2
		RoundKey_2_load_1 : 3
		RoundKey_3_addr_22 : 2
		RoundKey_3_load_1 : 3
		RoundKey_4_addr_22 : 2
		RoundKey_4_load_1 : 3
		RoundKey_5_addr_22 : 2
		RoundKey_5_load_1 : 3
		RoundKey_6_addr_22 : 2
		RoundKey_6_load_1 : 3
		RoundKey_7_addr_22 : 2
		RoundKey_7_load_1 : 3
	State 2
		xor_ln224 : 1
		xor_ln225 : 1
		xor_ln226 : 1
		xor_ln227 : 1
		xor_ln224_1 : 1
		xor_ln225_1 : 1
		xor_ln226_1 : 1
		xor_ln227_1 : 1
		xor_ln224_2 : 1
		xor_ln225_2 : 1
		xor_ln226_2 : 1
		xor_ln227_2 : 1
		xor_ln224_3 : 1
		xor_ln225_3 : 1
		xor_ln226_3 : 1
		xor_ln227_3 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		mrv_14 : 15
		mrv_s : 16
		ret_ln229 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        xor_ln224_fu_412        |    0    |    8    |
|          |        xor_ln225_fu_417        |    0    |    8    |
|          |        xor_ln226_fu_422        |    0    |    8    |
|          |        xor_ln227_fu_427        |    0    |    8    |
|          |       xor_ln224_1_fu_432       |    0    |    8    |
|          |       xor_ln225_1_fu_437       |    0    |    8    |
|          |       xor_ln226_1_fu_442       |    0    |    8    |
|    xor   |       xor_ln227_1_fu_447       |    0    |    8    |
|          |       xor_ln224_2_fu_452       |    0    |    8    |
|          |       xor_ln225_2_fu_457       |    0    |    8    |
|          |       xor_ln226_2_fu_462       |    0    |    8    |
|          |       xor_ln227_2_fu_467       |    0    |    8    |
|          |       xor_ln224_3_fu_472       |    0    |    8    |
|          |       xor_ln225_3_fu_477       |    0    |    8    |
|          |       xor_ln226_3_fu_482       |    0    |    8    |
|          |       xor_ln227_3_fu_487       |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |  data_in_15_read_2_read_fu_72  |    0    |    0    |
|          |  data_in_14_read_2_read_fu_78  |    0    |    0    |
|          |  data_in_13_read_2_read_fu_84  |    0    |    0    |
|          | data_in_1213_read_2_read_fu_90 |    0    |    0    |
|          |  data_in_11_read_2_read_fu_96  |    0    |    0    |
|          |  data_in_10_read_2_read_fu_102 |    0    |    0    |
|          |  data_in_9_read11_read_fu_108  |    0    |    0    |
|          |  data_in_8_read_2_read_fu_114  |    0    |    0    |
|   read   |  data_in_7_read_2_read_fu_120  |    0    |    0    |
|          |  data_in_6_read_2_read_fu_126  |    0    |    0    |
|          |  data_in_5_read_2_read_fu_132  |    0    |    0    |
|          |  data_in_4_read_2_read_fu_138  |    0    |    0    |
|          |  data_in_3_read_2_read_fu_144  |    0    |    0    |
|          |  data_in_2_read_2_read_fu_150  |    0    |    0    |
|          |  data_in_1_read_2_read_fu_156  |    0    |    0    |
|          |  data_in_0_read_2_read_fu_162  |    0    |    0    |
|          |     round_read_read_fu_168     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_374         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln224_fu_382       |    0    |    0    |
|          |       zext_ln224_1_fu_400      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln224_fu_394        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           mrv_fu_492           |    0    |    0    |
|          |          mrv_1_fu_498          |    0    |    0    |
|          |          mrv_2_fu_504          |    0    |    0    |
|          |          mrv_3_fu_510          |    0    |    0    |
|          |          mrv_4_fu_516          |    0    |    0    |
|          |          mrv_5_fu_522          |    0    |    0    |
|          |          mrv_6_fu_528          |    0    |    0    |
|insertvalue|          mrv_7_fu_534          |    0    |    0    |
|          |          mrv_8_fu_540          |    0    |    0    |
|          |          mrv_9_fu_546          |    0    |    0    |
|          |          mrv_10_fu_552         |    0    |    0    |
|          |          mrv_11_fu_558         |    0    |    0    |
|          |          mrv_12_fu_564         |    0    |    0    |
|          |          mrv_13_fu_570         |    0    |    0    |
|          |          mrv_14_fu_576         |    0    |    0    |
|          |          mrv_s_fu_582          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   128   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| RoundKey_0_addr_22_reg_708|    5   |
|  RoundKey_0_addr_reg_668  |    5   |
| RoundKey_1_addr_22_reg_713|    5   |
|  RoundKey_1_addr_reg_673  |    5   |
| RoundKey_2_addr_22_reg_718|    5   |
|  RoundKey_2_addr_reg_678  |    5   |
| RoundKey_3_addr_22_reg_723|    5   |
|  RoundKey_3_addr_reg_683  |    5   |
| RoundKey_4_addr_22_reg_728|    5   |
|  RoundKey_4_addr_reg_688  |    5   |
| RoundKey_5_addr_22_reg_733|    5   |
|  RoundKey_5_addr_reg_693  |    5   |
| RoundKey_6_addr_22_reg_738|    5   |
|  RoundKey_6_addr_reg_698  |    5   |
| RoundKey_7_addr_22_reg_743|    5   |
|  RoundKey_7_addr_reg_703  |    5   |
|  data_in_0_read_2_reg_663 |    8   |
| data_in_10_read_2_reg_613 |    8   |
| data_in_11_read_2_reg_608 |    8   |
|data_in_1213_read_2_reg_603|    8   |
| data_in_13_read_2_reg_598 |    8   |
| data_in_14_read_2_reg_593 |    8   |
| data_in_15_read_2_reg_588 |    8   |
|  data_in_1_read_2_reg_658 |    8   |
|  data_in_2_read_2_reg_653 |    8   |
|  data_in_3_read_2_reg_648 |    8   |
|  data_in_4_read_2_reg_643 |    8   |
|  data_in_5_read_2_reg_638 |    8   |
|  data_in_6_read_2_reg_633 |    8   |
|  data_in_7_read_2_reg_628 |    8   |
|  data_in_8_read_2_reg_623 |    8   |
|  data_in_9_read11_reg_618 |    8   |
+---------------------------+--------+
|           Total           |   208  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_181 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_181 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_198 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_215 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_215 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_232 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_249 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_249 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_266 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_266 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_283 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_283 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_300 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_300 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  7.824  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   144  |
|  Register |    -   |   208  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   208  |   272  |
+-----------+--------+--------+--------+
