# vsim -vopt work.hvl_top work.hdl_top -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=apb_base_test" -l apb_base_test/apb_base_test.log -c -do "log -r /*; add wave -r /*; run -all;" -wlf apb_base_test/waveform.wlf 
# Start time: 07:01:57 on Nov 03,2021
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.apb_virtual_seq_pkg(fast)
# Loading work.apb_slave_seq_pkg(fast)
# Loading work.apb_master_seq_pkg(fast)
# Loading work.apb_slave_driver_bfm(fast)
# Loading work.apb_slave_monitor_bfm(fast)
# Loading work.apb_slave_pkg(fast)
# Loading work.apb_master_driver_bfm(fast)
# Loading work.apb_global_pkg(fast)
# Loading work.apb_master_pkg(fast)
# Loading work.apb_env_pkg(fast)
# Loading work.apb_base_test_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.apb_if(fast)
# Loading work.apb_master_agent_bfm(fast)
# Loading work.apb_master_driver_bfm(fast)
# Loading work.apb_master_monitor_bfm(fast)
# Loading work.apb_slave_agent_bfm(fast)
# Loading work.apb_slave_driver_bfm(fast)
# Loading work.apb_slave_monitor_bfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_master_monitor_bfm(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_base_test...
# UVM_INFO ../../src/hdl_top/hdl_top.sv(22) @ 0: reporter [UVM_INFO] HDL_TOP
# HDL TOP
# APB Master Agent BFM
# APB Master Driver BFM
# apb master Monitor BFM
# SLAVE AGENT BFM
# Slave Driver BFM
# APB SLAVE MONITOR BFM
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------------
# Name                              Type                        Size  Value
# -------------------------------------------------------------------------
# uvm_test_top                      apb_base_test               -     @473 
#   apb_env                         apb_env                     -     @511 
#     apb_master_agent              apb_master_agent            -     @519 
#       apb_master_drv_proxy_h      apb_master_driver_proxy     -     @643 
#         rsp_port                  uvm_analysis_port           -     @658 
#         seq_item_port             uvm_seq_item_pull_port      -     @650 
#       apb_master_mon_proxy_h      apb_master_monitor_proxy    -     @775 
#         apb_master_analysis_port  uvm_analysis_port           -     @784 
#       apb_master_seqr_h           apb_master_sequencer        -     @666 
#         rsp_export                uvm_analysis_export         -     @673 
#         seq_item_export           uvm_seq_item_pull_imp       -     @767 
#         arbitration_queue         array                       0     -    
#         lock_queue                array                       0     -    
#         num_last_reqs             integral                    32    'd1  
#         num_last_rsps             integral                    32    'd1  
#     apb_scoreboard_h              apb_scoreboard              -     @540 
#       apb_master_analysis_fifo    uvm_tlm_analysis_fifo #(T)  -     @547 
#         analysis_export           uvm_analysis_imp            -     @586 
#         get_ap                    uvm_analysis_port           -     @578 
#         get_peek_export           uvm_get_peek_imp            -     @562 
#         put_ap                    uvm_analysis_port           -     @570 
#         put_export                uvm_put_imp                 -     @554 
#       apb_slave_analysis_fifo     uvm_tlm_analysis_fifo #(T)  -     @594 
#         analysis_export           uvm_analysis_imp            -     @633 
#         get_ap                    uvm_analysis_port           -     @625 
#         get_peek_export           uvm_get_peek_imp            -     @609 
#         put_ap                    uvm_analysis_port           -     @617 
#         put_export                uvm_put_imp                 -     @601 
#     apb_slave_agent_h[0]          apb_slave_agent             -     @526 
#       apb_slave_drv_proxy_h       apb_slave_driver_proxy      -     @799 
#         rsp_port                  uvm_analysis_port           -     @814 
#         seq_item_port             uvm_seq_item_pull_port      -     @806 
#       apb_slave_mon_proxy_h       apb_slave_monitor_proxy     -     @931 
#         apb_slave_analysis_port   uvm_analysis_port           -     @938 
#       apb_slave_seqr_h            apb_slave_sequencer         -     @822 
#         rsp_export                uvm_analysis_export         -     @829 
#         seq_item_export           uvm_seq_item_pull_imp       -     @923 
#         arbitration_queue         array                       0     -    
#         lock_queue                array                       0     -    
#         num_last_reqs             integral                    32    'd1  
#         num_last_rsps             integral                    32    'd1  
#     apb_virtual_seqr_h            apb_virtual_sequencer       -     @533 
#       apb_master_vseqr_h          apb_master_vsequencer       -     @953 
#         rsp_export                uvm_analysis_export         -     @960 
#         seq_item_export           uvm_seq_item_pull_imp       -     @1054
#         arbitration_queue         array                       0     -    
#         lock_queue                array                       0     -    
#         num_last_reqs             integral                    32    'd1  
#         num_last_rsps             integral                    32    'd1  
#       apb_slave_vseqr_h           apb_slave_vsequencer        -     @1062
#         rsp_export                uvm_analysis_export         -     @1069
#         seq_item_export           uvm_seq_item_pull_imp       -     @1163
#         arbitration_queue         array                       0     -    
#         lock_queue                array                       0     -    
#         num_last_reqs             integral                    32    'd1  
#         num_last_rsps             integral                    32    'd1  
# -------------------------------------------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [UVM_INFO]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 219  Instance: /hvl_top
# End time: 07:02:02 on Nov 03,2021, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
