Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\g2boe\i2s-quest\platform.qsys --block-symbol-file --output-directory=C:\Users\g2boe\i2s-quest\platform --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading i2s-quest/platform.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\g2boe\i2s-quest\platform.qsys --synthesis=VERILOG --output-directory=C:\Users\g2boe\i2s-quest\platform\synthesis --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading i2s-quest/platform.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform: Generating platform "platform" for QUARTUS_SYNTH
Info: platform: Done "platform" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
