/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire [36:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_1z & in_data[99]);
  assign celloutsig_0_5z = _00_ | ~(celloutsig_0_4z);
  assign celloutsig_0_3z = in_data[50] ^ celloutsig_0_2z[33];
  reg [5:0] _05_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 6'h00;
    else _05_ <= in_data[81:76];
  assign { _00_, _01_[4:0] } = _05_;
  assign celloutsig_1_9z = celloutsig_1_6z[5:0] & { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[54:42] >= in_data[63:51];
  assign celloutsig_1_2z = { in_data[172:162], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >= { in_data[163:151], celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[185:180] <= { in_data[165:163], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[25:12] && in_data[60:47];
  assign celloutsig_1_18z = celloutsig_1_6z[4:1] && { celloutsig_1_3z[2:0], celloutsig_1_8z };
  assign celloutsig_1_7z = { celloutsig_1_3z[6:0], celloutsig_1_5z } || celloutsig_1_6z[7:0];
  assign celloutsig_0_7z = { in_data[45:39], celloutsig_0_6z, celloutsig_0_0z } * celloutsig_0_2z[28:20];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_3z } * in_data[170:162];
  assign celloutsig_0_8z = ~ { celloutsig_0_2z[14], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_3z = ~ { in_data[121:117], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = | { in_data[163:158], celloutsig_1_2z };
  assign celloutsig_0_4z = | { _01_[3:0], celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[123:114];
  assign celloutsig_1_19z = ^ { celloutsig_1_9z[2:1], celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[28:1], celloutsig_0_0z, _00_, _01_[4:0], celloutsig_0_0z, celloutsig_0_0z } <<< in_data[41:5];
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
