/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:03:33 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_fmm_op_ctrl.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:48p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_OP_CTRL_H__
#define BCHP_AUD_FMM_OP_CTRL_H__

/***************************************************************************
 *AUD_FMM_OP_CTRL - FMM-OP Control
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS       0x0061a000 /* Enable Status Register */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET          0x0061a004 /* Enable Set Register */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR        0x0061a008 /* Enable Clear Register */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE        0x0061a00c /* Stream routing */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0         0x0061a03c /* SPDIF 0 formatter configuration */
#define BCHP_AUD_FMM_OP_CTRL_MAI_MULTI_GROUPING  0x0061a048 /* Multi-channel MAI group */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG           0x0061a050 /* Stereo I2S 0 formatter configuration */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR      0x0061a054 /* Stereo I2S 0 crossbar control */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG           0x0061a060 /* Stereo I2S 1 formatter configuration */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR      0x0061a064 /* Stereo I2S 1 crossbar control */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG             0x0061a070 /* MAI formatter configuration */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT          0x0061a074 /* MAI format */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR        0x0061a078 /* MAI crossbar control */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0     0x0061a100 /* SPDIF 0 MCLK configuration */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI  0x0061a120 /* MAIM MCLK configuration */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0 0x0061a128 /* I2SS0 MCLK configuration */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1 0x0061a130 /* I2SS1 MCLK configuration */
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG            0x0061a1fc /* Diagnostic output configuration */

/***************************************************************************
 *ENABLE_STATUS - Enable Status Register
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: reserved0 [31:10] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_reserved0_MASK          0xfffffc00
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_reserved0_SHIFT         10

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM9_ENA [09:09] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM9_ENA_MASK        0x00000200
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM9_ENA_SHIFT       9

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM8_ENA [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM8_ENA_MASK        0x00000100
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM8_ENA_SHIFT       8

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM7_ENA [07:07] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM7_ENA_MASK        0x00000080
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM7_ENA_SHIFT       7

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM6_ENA [06:06] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM6_ENA_MASK        0x00000040
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM6_ENA_SHIFT       6

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM5_ENA [05:05] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM5_ENA_MASK        0x00000020
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM5_ENA_SHIFT       5

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM4_ENA [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM4_ENA_MASK        0x00000010
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM4_ENA_SHIFT       4

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM3_ENA [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM3_ENA_MASK        0x00000008
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM3_ENA_SHIFT       3

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM2_ENA [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM2_ENA_MASK        0x00000004
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM2_ENA_SHIFT       2

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM1_ENA_MASK        0x00000002
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM1_ENA_SHIFT       1

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM0_ENA_MASK        0x00000001
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM0_ENA_SHIFT       0

/***************************************************************************
 *ENABLE_SET - Enable Set Register
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: ENABLE_SET :: reserved0 [31:10] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_reserved0_MASK             0xfffffc00
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_reserved0_SHIFT            10

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM9_ENA [09:09] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM9_ENA_MASK           0x00000200
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM9_ENA_SHIFT          9

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM8_ENA [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM8_ENA_MASK           0x00000100
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM8_ENA_SHIFT          8

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM7_ENA [07:07] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM7_ENA_MASK           0x00000080
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM7_ENA_SHIFT          7

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM6_ENA [06:06] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM6_ENA_MASK           0x00000040
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM6_ENA_SHIFT          6

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM5_ENA [05:05] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM5_ENA_MASK           0x00000020
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM5_ENA_SHIFT          5

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM4_ENA [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM4_ENA_MASK           0x00000010
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM4_ENA_SHIFT          4

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM3_ENA [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM3_ENA_MASK           0x00000008
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM3_ENA_SHIFT          3

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM2_ENA [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM2_ENA_MASK           0x00000004
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM2_ENA_SHIFT          2

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM1_ENA_MASK           0x00000002
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM1_ENA_SHIFT          1

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM0_ENA_MASK           0x00000001
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM0_ENA_SHIFT          0

/***************************************************************************
 *ENABLE_CLEAR - Enable Clear Register
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: reserved0 [31:10] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_reserved0_MASK           0xfffffc00
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_reserved0_SHIFT          10

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM9_ENA [09:09] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM9_ENA_MASK         0x00000200
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM9_ENA_SHIFT        9

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM8_ENA [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM8_ENA_MASK         0x00000100
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM8_ENA_SHIFT        8

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM7_ENA [07:07] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM7_ENA_MASK         0x00000080
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM7_ENA_SHIFT        7

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM6_ENA [06:06] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM6_ENA_MASK         0x00000040
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM6_ENA_SHIFT        6

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM5_ENA [05:05] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM5_ENA_MASK         0x00000020
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM5_ENA_SHIFT        5

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM4_ENA [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM4_ENA_MASK         0x00000010
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM4_ENA_SHIFT        4

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM3_ENA [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM3_ENA_MASK         0x00000008
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM3_ENA_SHIFT        3

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM2_ENA [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM2_ENA_MASK         0x00000004
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM2_ENA_SHIFT        2

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM1_ENA_MASK         0x00000002
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM1_ENA_SHIFT        1

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM0_ENA_MASK         0x00000001
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM0_ENA_SHIFT        0

/***************************************************************************
 *STREAM_ROUTE - Stream routing
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: STREAM_ROUTE :: reserved0 [31:14] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_reserved0_MASK           0xffffc000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_reserved0_SHIFT          14

/* AUD_FMM_OP_CTRL :: STREAM_ROUTE :: HBR_HW_CH_STATUS_EN [13:13] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_HBR_HW_CH_STATUS_EN_MASK 0x00002000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_HBR_HW_CH_STATUS_EN_SHIFT 13
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_HBR_HW_CH_STATUS_EN_Enable 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_HBR_HW_CH_STATUS_EN_Disable 0

/* AUD_FMM_OP_CTRL :: STREAM_ROUTE :: HBR_ENABLE [12:12] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_HBR_ENABLE_MASK          0x00001000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_HBR_ENABLE_SHIFT         12
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_HBR_ENABLE_Enable        1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_HBR_ENABLE_Disable       0

/* AUD_FMM_OP_CTRL :: STREAM_ROUTE :: reserved1 [11:09] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_reserved1_MASK           0x00000e00
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_reserved1_SHIFT          9

/* AUD_FMM_OP_CTRL :: STREAM_ROUTE :: MAI_CSTAT_SEL [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_MAI_CSTAT_SEL_MASK       0x00000100
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_MAI_CSTAT_SEL_SHIFT      8
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_MAI_CSTAT_SEL_STRM0      0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_MAI_CSTAT_SEL_STRM1      1

/* AUD_FMM_OP_CTRL :: STREAM_ROUTE :: reserved2 [07:06] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_reserved2_MASK           0x000000c0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_reserved2_SHIFT          6

/* AUD_FMM_OP_CTRL :: STREAM_ROUTE :: MAI_PAYLOAD_SEL [05:04] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_MAI_PAYLOAD_SEL_MASK     0x00000030
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_MAI_PAYLOAD_SEL_SHIFT    4
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_MAI_PAYLOAD_SEL_HBR_channel 2
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_MAI_PAYLOAD_SEL_MAI_Multi 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_MAI_PAYLOAD_SEL_Stereo   0

/* AUD_FMM_OP_CTRL :: STREAM_ROUTE :: STRM1_TMG_SRC_SEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_MASK   0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_SHIFT  0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_SPDIF0 0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_Hifidac0 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_MAI_Multi 2
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_I2S_Stereo0 3
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_I2S_Stereo1 4
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_FS0    5
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_FS1    6
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_FS2    7
#define BCHP_AUD_FMM_OP_CTRL_STREAM_ROUTE_STRM1_TMG_SRC_SEL_FS3    8

/***************************************************************************
 *STREAM_CFG%i - Stream 0..9 configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_ARRAY_BASE                0x0061a010
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_ARRAY_START               0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_ARRAY_END                 9
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *STREAM_CFG%i - Stream 0..9 configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: STREAM_CFGi :: reserved0 [31:02] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_reserved0_MASK            0xfffffffc
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_reserved0_SHIFT           2

/* AUD_FMM_OP_CTRL :: STREAM_CFGi :: WAIT_FOR_VALID [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_WAIT_FOR_VALID_MASK       0x00000002
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_WAIT_FOR_VALID_SHIFT      1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_WAIT_FOR_VALID_Holdoff_request 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_WAIT_FOR_VALID_Keep_requesting 0

/* AUD_FMM_OP_CTRL :: STREAM_CFGi :: IGNORE_FIRST_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_IGNORE_FIRST_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_IGNORE_FIRST_UNDERFLOW_SHIFT 0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_IGNORE_FIRST_UNDERFLOW_Ignore 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFGi_IGNORE_FIRST_UNDERFLOW_Dont_ignore 0


/***************************************************************************
 *SPDIF_CFG_0 - SPDIF 0 formatter configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: reserved0 [31:26] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved0_MASK            0xfc000000
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved0_SHIFT           26

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: LR_SELECT [25:24] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_MASK            0x03000000
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_SHIFT           24
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_Normal          0
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_Both_Get_Left   1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_Both_Get_Right  2
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_Swap            3

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: reserved1 [23:09] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved1_MASK            0x00fffe00
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved1_SHIFT           9

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: LIMIT_TO_16_BITS [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LIMIT_TO_16_BITS_MASK     0x00000100
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LIMIT_TO_16_BITS_SHIFT    8
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LIMIT_TO_16_BITS_Enable_limit 1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LIMIT_TO_16_BITS_Disable_limit 0

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: reserved2 [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved2_MASK            0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved2_SHIFT           4

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: PREAM_POL [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_PREAM_POL_MASK            0x00000008
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_PREAM_POL_SHIFT           3
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_PREAM_POL_High            1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_PREAM_POL_Transition      0

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: SOFT_PARITY [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_SOFT_PARITY_MASK          0x00000004
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_SOFT_PARITY_SHIFT         2
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_SOFT_PARITY_Soft          1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_SOFT_PARITY_Hard          0

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: DATA_ENABLE [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_DATA_ENABLE_MASK          0x00000002
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_DATA_ENABLE_SHIFT         1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_DATA_ENABLE_Enable        1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_DATA_ENABLE_Disable       0

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: CLOCK_ENABLE [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_CLOCK_ENABLE_MASK         0x00000001
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_CLOCK_ENABLE_SHIFT        0
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_CLOCK_ENABLE_Enable       1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_CLOCK_ENABLE_Disable      0

/***************************************************************************
 *MAI_MULTI_GROUPING - Multi-channel MAI group
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MAI_MULTI_GROUPING :: reserved0 [31:04] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_MULTI_GROUPING_reserved0_MASK     0xfffffff0
#define BCHP_AUD_FMM_OP_CTRL_MAI_MULTI_GROUPING_reserved0_SHIFT    4

/* AUD_FMM_OP_CTRL :: MAI_MULTI_GROUPING :: GROUP [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_MULTI_GROUPING_GROUP_MASK         0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MAI_MULTI_GROUPING_GROUP_SHIFT        0

/***************************************************************************
 *I2SS0_CFG - Stereo I2S 0 formatter configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: reserved0 [31:24] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_reserved0_MASK              0xff000000
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_reserved0_SHIFT             24

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: DATA_JUSTIFICATION [23:23] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_JUSTIFICATION_MASK     0x00800000
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_JUSTIFICATION_SHIFT    23
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_JUSTIFICATION_LSB      1
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_JUSTIFICATION_MSB      0

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: DATA_ALIGNMENT [22:22] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_ALIGNMENT_MASK         0x00400000
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_ALIGNMENT_SHIFT        22
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_ALIGNMENT_Delayed      1
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_ALIGNMENT_Aligned      0

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: SCLK_POLARITY [21:21] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_SCLK_POLARITY_MASK          0x00200000
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_SCLK_POLARITY_SHIFT         21
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_SCLK_POLARITY_Rising_aligned_with_sdata 1
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_SCLK_POLARITY_Falling_aligned_with_sdata 0

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: LRCK_POLARITY [20:20] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_LRCK_POLARITY_MASK          0x00100000
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_LRCK_POLARITY_SHIFT         20
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_LRCK_POLARITY_High_for_left 1
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_LRCK_POLARITY_Low_for_left  0

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: SCLKS_PER_1FS_DIV32 [19:16] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_SCLKS_PER_1FS_DIV32_MASK    0x000f0000
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_SCLKS_PER_1FS_DIV32_SHIFT   16

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: reserved1 [15:13] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_reserved1_MASK              0x0000e000
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_reserved1_SHIFT             13

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: BITS_PER_SAMPLE [12:08] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_BITS_PER_SAMPLE_MASK        0x00001f00
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_BITS_PER_SAMPLE_SHIFT       8
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_BITS_PER_SAMPLE_Bitwidth32  0
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_BITS_PER_SAMPLE_Bitwidth24  24
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_BITS_PER_SAMPLE_Bitwidth20  20
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_BITS_PER_SAMPLE_Bitwidth18  18
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_BITS_PER_SAMPLE_Bitwidth16  16

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: reserved2 [07:02] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_reserved2_MASK              0x000000fc
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_reserved2_SHIFT             2

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: DATA_ENABLE [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_ENABLE_MASK            0x00000002
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_ENABLE_SHIFT           1
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_ENABLE_Enable          1
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_DATA_ENABLE_Disable         0

/* AUD_FMM_OP_CTRL :: I2SS0_CFG :: CLOCK_ENABLE [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_CLOCK_ENABLE_MASK           0x00000001
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_CLOCK_ENABLE_SHIFT          0
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_CLOCK_ENABLE_Enable         1
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CFG_CLOCK_ENABLE_Disable        0

/***************************************************************************
 *I2SS0_CROSSBAR - Stereo I2S 0 crossbar control
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: I2SS0_CROSSBAR :: reserved0 [31:05] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_reserved0_MASK         0xffffffe0
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_reserved0_SHIFT        5

/* AUD_FMM_OP_CTRL :: I2SS0_CROSSBAR :: OUT_R [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_OUT_R_MASK             0x00000010
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_OUT_R_SHIFT            4
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_OUT_R_In_l             0
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_OUT_R_In_r             1

/* AUD_FMM_OP_CTRL :: I2SS0_CROSSBAR :: reserved1 [03:01] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_reserved1_MASK         0x0000000e
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_reserved1_SHIFT        1

/* AUD_FMM_OP_CTRL :: I2SS0_CROSSBAR :: OUT_L [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_OUT_L_MASK             0x00000001
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_OUT_L_SHIFT            0
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_OUT_L_In_l             0
#define BCHP_AUD_FMM_OP_CTRL_I2SS0_CROSSBAR_OUT_L_In_r             1

/***************************************************************************
 *I2SS1_CFG - Stereo I2S 1 formatter configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: reserved0 [31:24] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_reserved0_MASK              0xff000000
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_reserved0_SHIFT             24

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: DATA_JUSTIFICATION [23:23] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_JUSTIFICATION_MASK     0x00800000
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_JUSTIFICATION_SHIFT    23
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_JUSTIFICATION_LSB      1
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_JUSTIFICATION_MSB      0

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: DATA_ALIGNMENT [22:22] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_ALIGNMENT_MASK         0x00400000
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_ALIGNMENT_SHIFT        22
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_ALIGNMENT_Delayed      1
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_ALIGNMENT_Aligned      0

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: SCLK_POLARITY [21:21] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_SCLK_POLARITY_MASK          0x00200000
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_SCLK_POLARITY_SHIFT         21
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_SCLK_POLARITY_Rising_aligned_with_sdata 1
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_SCLK_POLARITY_Falling_aligned_with_sdata 0

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: LRCK_POLARITY [20:20] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_LRCK_POLARITY_MASK          0x00100000
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_LRCK_POLARITY_SHIFT         20
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_LRCK_POLARITY_High_for_left 1
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_LRCK_POLARITY_Low_for_left  0

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: SCLKS_PER_1FS_DIV32 [19:16] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_SCLKS_PER_1FS_DIV32_MASK    0x000f0000
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_SCLKS_PER_1FS_DIV32_SHIFT   16

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: reserved1 [15:13] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_reserved1_MASK              0x0000e000
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_reserved1_SHIFT             13

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: BITS_PER_SAMPLE [12:08] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_BITS_PER_SAMPLE_MASK        0x00001f00
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_BITS_PER_SAMPLE_SHIFT       8
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_BITS_PER_SAMPLE_Bitwidth32  0
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_BITS_PER_SAMPLE_Bitwidth24  24
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_BITS_PER_SAMPLE_Bitwidth20  20
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_BITS_PER_SAMPLE_Bitwidth18  18
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_BITS_PER_SAMPLE_Bitwidth16  16

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: reserved2 [07:02] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_reserved2_MASK              0x000000fc
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_reserved2_SHIFT             2

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: DATA_ENABLE [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_ENABLE_MASK            0x00000002
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_ENABLE_SHIFT           1
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_ENABLE_Enable          1
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_DATA_ENABLE_Disable         0

/* AUD_FMM_OP_CTRL :: I2SS1_CFG :: CLOCK_ENABLE [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_CLOCK_ENABLE_MASK           0x00000001
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_CLOCK_ENABLE_SHIFT          0
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_CLOCK_ENABLE_Enable         1
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CFG_CLOCK_ENABLE_Disable        0

/***************************************************************************
 *I2SS1_CROSSBAR - Stereo I2S 1 crossbar control
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: I2SS1_CROSSBAR :: reserved0 [31:05] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_reserved0_MASK         0xffffffe0
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_reserved0_SHIFT        5

/* AUD_FMM_OP_CTRL :: I2SS1_CROSSBAR :: OUT_R [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_OUT_R_MASK             0x00000010
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_OUT_R_SHIFT            4
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_OUT_R_In_l             0
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_OUT_R_In_r             1

/* AUD_FMM_OP_CTRL :: I2SS1_CROSSBAR :: reserved1 [03:01] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_reserved1_MASK         0x0000000e
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_reserved1_SHIFT        1

/* AUD_FMM_OP_CTRL :: I2SS1_CROSSBAR :: OUT_L [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_OUT_L_MASK             0x00000001
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_OUT_L_SHIFT            0
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_OUT_L_In_l             0
#define BCHP_AUD_FMM_OP_CTRL_I2SS1_CROSSBAR_OUT_L_In_r             1

/***************************************************************************
 *MAI_CFG - MAI formatter configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MAI_CFG :: reserved0 [31:02] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved0_MASK                0xfffffffc
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved0_SHIFT               2

/* AUD_FMM_OP_CTRL :: MAI_CFG :: SPDIF_MODE [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_SPDIF_MODE_MASK               0x00000002
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_SPDIF_MODE_SHIFT              1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_SPDIF_MODE_SPDIF_Format       1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_SPDIF_MODE_PCM_Format         0

/* AUD_FMM_OP_CTRL :: MAI_CFG :: ENABLE_MAI [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_ENABLE_MAI_MASK               0x00000001
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_ENABLE_MAI_SHIFT              0
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_ENABLE_MAI_Enable             1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_ENABLE_MAI_Disable            0

/***************************************************************************
 *MAI_FORMAT - MAI format
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: RESERVED [31:30] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_RESERVED_MASK              0xc0000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_RESERVED_SHIFT             30

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: MUTE [29:29] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_MUTE_MASK                  0x20000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_MUTE_SHIFT                 29

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: SAMPLE_WIDTH [28:24] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_MASK          0x1f000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_SHIFT         24
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth32    0
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth24    24
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth20    20
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth16    16

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: AUDIO_FORMAT [23:16] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_MASK          0x00ff0000
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SHIFT         16
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_Idle          0
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_PCM_2_Channel 130
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_PCM_6_Channel 134
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_PCM_8_Channel 136
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_Comp_2_Channel 194
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_Comp_8_Channel 200

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: SAMPLE_RATE [15:08] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_MASK           0x0000ff00
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_SHIFT          8
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Not_Indicated  0
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_32000Hz   7
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_44100Hz   8
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_48000Hz   9
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_96000Hz   12
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_128000Hz  13
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_176400Hz  14
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_192000Hz  15

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: STREAM_ID [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_STREAM_ID_MASK             0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_STREAM_ID_SHIFT            4

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: MAI_VERSION [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_MAI_VERSION_MASK           0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_MAI_VERSION_SHIFT          0

/***************************************************************************
 *MAI_CROSSBAR - MAI crossbar control
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: reserved0 [31:31] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved0_MASK           0x80000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved0_SHIFT          31

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: OUT7 [30:28] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_MASK                0x70000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_SHIFT               28
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_In3_r               7
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_In3_l               6
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_In2_r               5
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_In2_l               4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_In1_r               3
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_In1_l               2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_In0_r               1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT7_In0_l               0

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: reserved1 [27:27] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved1_MASK           0x08000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved1_SHIFT          27

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: OUT6 [26:24] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_MASK                0x07000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_SHIFT               24
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_In3_r               7
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_In3_l               6
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_In2_r               5
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_In2_l               4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_In1_r               3
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_In1_l               2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_In0_r               1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT6_In0_l               0

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: reserved2 [23:23] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved2_MASK           0x00800000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved2_SHIFT          23

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: OUT5 [22:20] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_MASK                0x00700000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_SHIFT               20
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_In3_r               7
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_In3_l               6
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_In2_r               5
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_In2_l               4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_In1_r               3
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_In1_l               2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_In0_r               1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT5_In0_l               0

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: reserved3 [19:19] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved3_MASK           0x00080000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved3_SHIFT          19

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: OUT4 [18:16] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_MASK                0x00070000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_SHIFT               16
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_In3_r               7
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_In3_l               6
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_In2_r               5
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_In2_l               4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_In1_r               3
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_In1_l               2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_In0_r               1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT4_In0_l               0

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: reserved4 [15:15] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved4_MASK           0x00008000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved4_SHIFT          15

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: OUT3 [14:12] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_MASK                0x00007000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_SHIFT               12
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_In3_r               7
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_In3_l               6
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_In2_r               5
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_In2_l               4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_In1_r               3
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_In1_l               2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_In0_r               1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT3_In0_l               0

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: reserved5 [11:11] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved5_MASK           0x00000800
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved5_SHIFT          11

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: OUT2 [10:08] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_MASK                0x00000700
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_SHIFT               8
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_In3_r               7
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_In3_l               6
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_In2_r               5
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_In2_l               4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_In1_r               3
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_In1_l               2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_In0_r               1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT2_In0_l               0

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: reserved6 [07:07] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved6_MASK           0x00000080
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved6_SHIFT          7

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: OUT1 [06:04] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_MASK                0x00000070
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_SHIFT               4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_In3_r               7
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_In3_l               6
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_In2_r               5
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_In2_l               4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_In1_r               3
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_In1_l               2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_In0_r               1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT1_In0_l               0

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: reserved7 [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved7_MASK           0x00000008
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_reserved7_SHIFT          3

/* AUD_FMM_OP_CTRL :: MAI_CROSSBAR :: OUT0 [02:00] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_MASK                0x00000007
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_SHIFT               0
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_In3_r               7
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_In3_l               6
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_In2_r               5
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_In2_l               4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_In1_r               3
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_In1_l               2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_In0_r               1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CROSSBAR_OUT0_In0_l               0

/***************************************************************************
 *MCLK_CFG_SPDIF0 - SPDIF 0 MCLK configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_SPDIF0 :: reserved0 [31:08] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_reserved0_MASK        0xffffff00
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_reserved0_SHIFT       8

/* AUD_FMM_OP_CTRL :: MCLK_CFG_SPDIF0 :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MASK        0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_SHIFT       4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_512fs 4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_384fs 3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_256fs 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_128fs 1

/* AUD_FMM_OP_CTRL :: MCLK_CFG_SPDIF0 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_MASK        0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_SHIFT       0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL0_ch1    0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL0_ch2    1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL0_ch3    2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_Hifidac0    6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_clk_Hifidac0 11
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_clk_I2S_In0 13

/***************************************************************************
 *MCLK_CFG_MAI_MULTI - MAIM MCLK configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_MAI_MULTI :: reserved0 [31:08] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_reserved0_MASK     0xffffff00
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_reserved0_SHIFT    8

/* AUD_FMM_OP_CTRL :: MCLK_CFG_MAI_MULTI :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_MCLK_RATE_MASK     0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_MCLK_RATE_SHIFT    4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_OP_CTRL :: MCLK_CFG_MAI_MULTI :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_PLLCLKSEL_MASK     0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_PLLCLKSEL_SHIFT    0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_PLLCLKSEL_PLL0_ch1 0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_PLLCLKSEL_PLL0_ch2 1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_PLLCLKSEL_PLL0_ch3 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_PLLCLKSEL_Hifidac0 6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_PLLCLKSEL_clk_Hifidac0 11
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_MAI_MULTI_PLLCLKSEL_clk_I2S_In0 13

/***************************************************************************
 *MCLK_CFG_I2S_STEREO0 - I2SS0 MCLK configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_I2S_STEREO0 :: reserved0 [31:08] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_reserved0_MASK   0xffffff00
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_reserved0_SHIFT  8

/* AUD_FMM_OP_CTRL :: MCLK_CFG_I2S_STEREO0 :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_MCLK_RATE_MASK   0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_MCLK_RATE_SHIFT  4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_OP_CTRL :: MCLK_CFG_I2S_STEREO0 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_PLLCLKSEL_MASK   0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_PLLCLKSEL_SHIFT  0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_PLLCLKSEL_PLL0_ch1 0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_PLLCLKSEL_PLL0_ch2 1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_PLLCLKSEL_PLL0_ch3 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_PLLCLKSEL_Hifidac0 6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_PLLCLKSEL_clk_Hifidac0 11
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO0_PLLCLKSEL_clk_I2S_In0 13

/***************************************************************************
 *MCLK_CFG_I2S_STEREO1 - I2SS1 MCLK configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_I2S_STEREO1 :: reserved0 [31:08] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_reserved0_MASK   0xffffff00
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_reserved0_SHIFT  8

/* AUD_FMM_OP_CTRL :: MCLK_CFG_I2S_STEREO1 :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_MCLK_RATE_MASK   0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_MCLK_RATE_SHIFT  4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_OP_CTRL :: MCLK_CFG_I2S_STEREO1 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_PLLCLKSEL_MASK   0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_PLLCLKSEL_SHIFT  0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_PLLCLKSEL_PLL0_ch1 0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_PLLCLKSEL_PLL0_ch2 1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_PLLCLKSEL_PLL0_ch3 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_PLLCLKSEL_Hifidac0 6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_PLLCLKSEL_clk_Hifidac0 11
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2S_STEREO1_PLLCLKSEL_clk_I2S_In0 13

/***************************************************************************
 *MCLK_CFG_EXT%i - External MCLK 0..1 configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_ARRAY_BASE              0x0061a140
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_ARRAY_START             0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_ARRAY_END               1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *MCLK_CFG_EXT%i - External MCLK 0..1 configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_EXTi :: reserved0 [31:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_reserved0_MASK          0xfffffff0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_reserved0_SHIFT         4

/* AUD_FMM_OP_CTRL :: MCLK_CFG_EXTi :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_MASK          0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_SHIFT         0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL0_ch1      0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL0_ch2      1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL0_ch3      2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_Hifidac0      6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_clk_Hifidac0  11
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_clk_I2S_In0   13


/***************************************************************************
 *MCLK_CFG_FS%i - Fs_0..3 MCLK configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_ARRAY_BASE               0x0061a150
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_ARRAY_START              0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_ARRAY_END                3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *MCLK_CFG_FS%i - Fs_0..3 MCLK configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_FSi :: reserved0 [31:08] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_reserved0_MASK           0xffffff00
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_reserved0_SHIFT          8

/* AUD_FMM_OP_CTRL :: MCLK_CFG_FSi :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MASK           0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_SHIFT          4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MCLK_is_512fs  4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MCLK_is_384fs  3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MCLK_is_256fs  2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MCLK_is_128fs  1

/* AUD_FMM_OP_CTRL :: MCLK_CFG_FSi :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_MASK           0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_SHIFT          0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL0_ch1       0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL0_ch2       1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL0_ch3       2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_Hifidac0       6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_clk_Hifidac0   11
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_clk_I2S_In0    13


/***************************************************************************
 *CRC_CFG%i - CRC_0..9 configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_ARRAY_BASE                   0x0061a170
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_ARRAY_START                  0
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_ARRAY_END                    9
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *CRC_CFG%i - CRC_0..9 configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: CRC_CFGi :: reserved0 [31:04] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_reserved0_MASK               0xfffffff0
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_reserved0_SHIFT              4

/* AUD_FMM_OP_CTRL :: CRC_CFGi :: CRC_DAT_WIDTH [03:02] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_MASK           0x0000000c
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_SHIFT          2
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_spdif_status   3
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_sample_24_bit  2
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_sample_20_bit  1
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_sample_16_bit  0

/* AUD_FMM_OP_CTRL :: CRC_CFGi :: CRC_INIT_POL [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_INIT_POL_MASK            0x00000002
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_INIT_POL_SHIFT           1
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_INIT_POL_all_ones        1
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_INIT_POL_all_zeroes      0

/* AUD_FMM_OP_CTRL :: CRC_CFGi :: CRC_ENA [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_ENA_MASK                 0x00000001
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_ENA_SHIFT                0


/***************************************************************************
 *CRC_PERIOD%i - CRC_0..9 period
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_ARRAY_BASE                0x0061a1a0
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_ARRAY_START               0
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_ARRAY_END                 9
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CRC_PERIOD%i - CRC_0..9 period
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: CRC_PERIODi :: SMPL_PERIOD [31:00] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_SMPL_PERIOD_MASK          0xffffffff
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_SMPL_PERIOD_SHIFT         0


/***************************************************************************
 *CRC_STATUS%i - CRC_0..9 status
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_ARRAY_BASE                0x0061a1d0
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_ARRAY_START               0
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_ARRAY_END                 9
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CRC_STATUS%i - CRC_0..9 status
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: CRC_STATUSi :: CRC_CNTR [31:16] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_CRC_CNTR_MASK             0xffff0000
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_CRC_CNTR_SHIFT            16

/* AUD_FMM_OP_CTRL :: CRC_STATUSi :: CRC_VALUE [15:00] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_CRC_VALUE_MASK            0x0000ffff
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_CRC_VALUE_SHIFT           0


/***************************************************************************
 *DIAG_CFG - Diagnostic output configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: DIAG_CFG :: reserved0 [31:03] */
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_reserved0_MASK               0xfffffff8
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_reserved0_SHIFT              3

/* AUD_FMM_OP_CTRL :: DIAG_CFG :: SEL [02:00] */
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_MASK                     0x00000007
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_SHIFT                    0
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Quiet                    0
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Rsrv                     1
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_I2SS0                    2
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_I2SS1                    3
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Hifidac0                 4
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Rsrv1                    5
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Rsrv2                    6
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Fmm_op                   7

#endif /* #ifndef BCHP_AUD_FMM_OP_CTRL_H__ */

/* End of File */
