PPA Report for gated_clock_sync_pipeline.v (Module: gated_clock_sync_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 7
IO Count: 5
Cell Count: 24

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 265.43 MHz
Reg-to-Reg Critical Path Delay: 1.829 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
