--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml AU_7_seg.twx AU_7_seg.ncd -o AU_7_seg.twr AU_7_seg.pcf -ucf
PinAssignment.ucf

Design file:              AU_7_seg.ncd
Physical constraint file: AU_7_seg.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
X0          |   -0.159(R)|    1.653(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   -0.183(R)|    1.724(R)|XLXI_1/XLXI_2/CLK |   0.000|
X1          |    0.450(R)|    1.165(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |    0.126(R)|    1.477(R)|XLXI_1/XLXI_2/CLK |   0.000|
X2          |   -0.686(R)|    2.438(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   -1.005(R)|    2.710(R)|XLXI_1/XLXI_2/CLK |   0.000|
X3          |   -0.497(R)|    2.286(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   -0.555(R)|    2.350(R)|XLXI_1/XLXI_2/CLK |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock RegSel
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
X0          |   -0.173(R)|    1.671(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   -0.145(R)|    1.677(R)|XLXI_1/XLXI_2/CLK |   0.000|
X1          |    0.436(R)|    1.183(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |    0.164(R)|    1.430(R)|XLXI_1/XLXI_2/CLK |   0.000|
X2          |   -0.700(R)|    2.456(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   -0.967(R)|    2.663(R)|XLXI_1/XLXI_2/CLK |   0.000|
X3          |   -0.511(R)|    2.304(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   -0.517(R)|    2.303(R)|XLXI_1/XLXI_2/CLK |   0.000|
------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |   14.293(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.315(R)|XLXI_1/XLXI_2/CLK |   0.000|
B           |   14.880(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.881(R)|XLXI_1/XLXI_2/CLK |   0.000|
C           |   15.393(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.984(R)|XLXI_1/XLXI_2/CLK |   0.000|
C_out       |   13.944(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   13.535(R)|XLXI_1/XLXI_2/CLK |   0.000|
D           |   14.657(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.248(R)|XLXI_1/XLXI_2/CLK |   0.000|
E           |   14.819(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.642(R)|XLXI_1/XLXI_2/CLK |   0.000|
F           |   15.018(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.878(R)|XLXI_1/XLXI_2/CLK |   0.000|
G           |   14.261(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.283(R)|XLXI_1/XLXI_2/CLK |   0.000|
Z           |   15.929(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   15.520(R)|XLXI_1/XLXI_2/CLK |   0.000|
------------+------------+------------------+--------+

Clock RegSel to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |   14.311(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.268(R)|XLXI_1/XLXI_2/CLK |   0.000|
B           |   14.898(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.834(R)|XLXI_1/XLXI_2/CLK |   0.000|
C           |   15.411(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.937(R)|XLXI_1/XLXI_2/CLK |   0.000|
C_out       |   13.962(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   13.488(R)|XLXI_1/XLXI_2/CLK |   0.000|
D           |   14.675(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.201(R)|XLXI_1/XLXI_2/CLK |   0.000|
E           |   14.837(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.595(R)|XLXI_1/XLXI_2/CLK |   0.000|
F           |   15.036(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.831(R)|XLXI_1/XLXI_2/CLK |   0.000|
G           |   14.279(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   14.236(R)|XLXI_1/XLXI_2/CLK |   0.000|
Z           |   15.947(R)|XLXI_1/XLXI_1/CLK |   0.000|
            |   15.473(R)|XLXI_1/XLXI_2/CLK |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu Nov 17 16:23:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 89 MB



