
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -f cpu.include +v2k -R +lint=all -sverilog -full64 -debug_pp -timescale=1ns/10ps \
-l cpu.log
                         Chronologic VCS (TM)
       Version S-2021.09-SP1_Full64 -- Thu May  5 22:19:40 2022

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'mux3x4_4.sv'
Parsing design file 'mux3x16_16.sv'
Parsing design file 'mux4x16_16.sv'
Parsing design file 'mux4x4_4.sv'
Parsing design file 'mux5x16_16.sv'
Parsing design file 'full_adder.sv'
Parsing design file 'shifter.sv'
Parsing design file 'adder.sv'
Parsing design file 'fullAdder.sv'
Parsing design file 'alu.sv'
Parsing design file 'cpuControl.sv'
Parsing design file 'pipelineReg.sv'
Parsing design file 'register.sv'
Parsing design file 'register_2.sv'
Parsing design file 'register_3.sv'
Parsing design file 'register_4.sv'
Parsing design file 'register_5.sv'
Parsing design file 'regfile.sv'
Parsing design file 'datamem.sv'

Lint-[NS] Null statement
datamem.sv, 27
  Null statement is used in following verilog source.
  Source info: 	initial assert((`DATA_MEM_SIZE & (`DATA_MEM_SIZE-1)) ==
  0 && `DATA_MEM_SIZE > 8);

Parsing design file 'instructmem.sv'

Lint-[NS] Null statement
instructmem.sv, 33
  Null statement is used in following verilog source.
  Source info: 	initial assert((`INSTRUCT_MEM_SIZE & 
  (`INSTRUCT_MEM_SIZE-1)) == 0 && `INSTRUCT_MEM_SIZE > 4);


Lint-[NS] Null statement
instructmem.sv, 38
  Null statement is used in following verilog source.
  Source info: 			assert(address[1:0] == 0);	// 
  Makes sure address is aligned.


Lint-[NS] Null statement
instructmem.sv, 39
  Null statement is used in following verilog source.
  Source info: 			assert(address + 3 < 
  `INSTRUCT_MEM_SIZE);	// Make sure address in bounds.

Parsing design file 'rippleCarryAdder.sv'
Parsing design file 'forwardingUnit.sv'
Parsing design file 'D_FF.sv'
Parsing design file 'cpu.sv'

Warning-[IPDW] Identifier previously declared
cpu.sv, 23
  Second declaration for identifier 'imm3' ignored
  Identifier 'imm3' previously declared as logic. [cpu.sv, 18]


Warning-[IPDW] Identifier previously declared
cpu.sv, 23
  Second declaration for identifier 'imm5' ignored
  Identifier 'imm5' previously declared as logic. [cpu.sv, 18]


Warning-[IPDW] Identifier previously declared
cpu.sv, 23
  Second declaration for identifier 'imm7' ignored
  Identifier 'imm7' previously declared as logic. [cpu.sv, 18]


Warning-[IPDW] Identifier previously declared
cpu.sv, 23
  Second declaration for identifier 'imm8' ignored
  Identifier 'imm8' previously declared as logic. [cpu.sv, 18]


Lint-[IWU] Implicit wire is used
cpu.sv, 73
  No type is specified for wire 'regWriteAdderE'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file 'cpuStim.sv'

Lint-[NS] Null statement
cpuStim.sv, 21
  Null statement is used in following verilog source.
  Source info: 		reset <= 1; @(posedge clk);


Lint-[NS] Null statement
cpuStim.sv, 24
  Null statement is used in following verilog source.
  Source info: 			@(posedge clk); // Fill Pipeline


Lint-[NS] Null statement
cpuStim.sv, 34
  Null statement is used in following verilog source.
  Source info:                 if (testCpu.dataMemory.mem[i] != 16'd0) begin;


Lint-[NS] Null statement
cpuStim.sv, 38
  Null statement is used in following verilog source.
  Source info: 			@(posedge clk);


Lint-[NS] Null statement
cpuStim.sv, 54
  Null statement is used in following verilog source.
  Source info:             if (testCpu.dataMemory.mem[i] != 16'd0) begin;

Top Level Modules:
       mux3x16_16
       register_2
       register_3
       register_5
       cpuStim
TimeScale is 1 ps / 1 ps

Lint-[TFIPC-L] Too few instance port connections
cpu.sv, 87
cpu, "cpuControl controlUnit( .PC (PC),  .instr (instr),  .FlagsReg (FlagsReg),  .clk (clk),  .reset (reset),  .RegWrite (RegWrite),  .MemWrite (MemWrite),  .MemRead (MemRead),  .ShiftDir (ShiftDir),  .keepFlags (keepFlags),  .Reg1Loc (Reg1Loc),  .Reg2Loc (Reg2Loc),  .Reg3Loc (Reg3Loc),  .selOpB (selOpB),  .selOpA (selOpA),  .ALUOp (ALUOp),  .brSel (brSel),  .brEx (brEx),  .selWrData (selWrData));"
  The above instance has fewer port connections than the module definition,
  There are 20 port(s) in module "cpuControl" definition, but only 19 port 
  connect(s) in the instance.
  output port 'noop' is not connected.


Lint-[ULCO] Unequal length in comparison operator
alu.sv, 27
ALU, "(Result == 32'b0)"
  A left 16-bit expression is compared to a right 32-bit expression.
  Comparing 'Result' of type logic [(SIZE - 1):0]
  with '32'b0' of type bit [31:0].


Lint-[UI] Unused input
cpuControl.sv, 5
  Following is an unused input.
  Source info: PC


Lint-[UI] Unused input
cpuControl.sv, 11
  Following is an unused input.
  Source info: clk


Lint-[UI] Unused input
cpuControl.sv, 11
  Following is an unused input.
  Source info: reset


Lint-[ONGS] Output never gets set
cpuControl.sv, 15
"noop"
  Output port 'noop' has never been assigned to any value.
  


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 38
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 39
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 40
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 44
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 49
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 50
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 51
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 55
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b0;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 58
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 64
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 65
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 66
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 71
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b1;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 74
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 83
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: Reg1Loc = 1;
  Expression: Reg1Loc


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 87
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b0;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 95
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 96
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 97
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 99
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: Reg1Loc = 1'b0;
  Expression: Reg1Loc


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'd2;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 105
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 111
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 112
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 113
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: Reg1Loc = 1;
  Expression: Reg1Loc


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 118
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b1;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 126
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 127
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 128
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b0;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 142
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 144
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: Reg1Loc = 0;
  Expression: Reg1Loc


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 149
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'd2;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 152
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 158
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 159
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 165
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b0;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 168
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 173
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 174
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 175
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b0;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 184
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 189
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 190
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 197
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b0;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 200
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 205
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 206
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 207
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 213
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b0;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 216
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 221
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 222
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 223
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 229
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'b0;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 232
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 238
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 239
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 247
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 252
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 253
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 254
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 261
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 266
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 267
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 275
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 280
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 281
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 282
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 289
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 295
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 296
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 1;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 297
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 0;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'd3;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 306
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 311
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 312
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 313
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemRead = 1;
  Expression: MemRead


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 318
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 4-bit LHS target:
  Source info: selOpB = 3'd3;
  Expression: selOpB


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 321
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 327
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 328
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 331
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 335
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 336
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 339
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 343
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 344
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 347
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 351
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 352
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 355
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 359
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 360
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 363
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 367
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 368
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 371
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 375
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 376
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 379
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 383
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 384
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 387
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 391
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 392
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 395
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 399
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 400
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 403
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 407
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 408
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 411
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 415
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 419
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 423
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 427
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 431
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 432
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 435
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 439
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 440
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 443
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 450
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 457
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 1;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 458
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 462
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 0;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 467
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 468
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: brEx = 1;
  Expression: brEx


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 476
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: RegWrite = 0;
  Expression: RegWrite


Lint-[WMIA-L] Width mismatch in assignment
cpuControl.sv, 477
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: MemWrite = 0;
  Expression: MemWrite


Lint-[WMIA-L] Width mismatch in assignment
pipelineReg.sv, 8
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: Q <= 'b0;
  Expression: Q


Lint-[ULCO] Unequal length in comparison operator
regfile.sv, 40
regfile, "(rd_addr_0 == 16'd15)"
  A left 4-bit expression is compared to a right 16-bit expression.
  Comparing 'rd_addr_0' of type logic [3:0]
  with '16'd15' of type bit [15:0].


Lint-[ULCO] Unequal length in comparison operator
regfile.sv, 45
regfile, "(rd_addr_1 == 16'd15)"
  A left 4-bit expression is compared to a right 16-bit expression.
  Comparing 'rd_addr_1' of type logic [3:0]
  with '16'd15' of type bit [15:0].


Lint-[WMIA-L] Width mismatch in assignment
D_FF.sv, 7
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: q <= 0;
  Expression: q


Warning-[IWNF] Implicit wire has no fanin
cpu.sv, 73
  Implicit wire 'regWriteAdderE' does not have any driver, please make sure 
  this is intended.


Lint-[VNGS] Variable never gets set
cpu.sv, 73
  Following variable has never been set any value.
  Source info: regWriteAdderE


Lint-[PCWM-L] Port connection width mismatch
cpu.sv, 73
"forwardingUnit forward( .RA1 (reg1Addr),  .RA2 (reg2Addr),  .WA3W (regWriteAdderE),  .RegWriteW (RegWriteE),  .Forward1 (Forward1),  .Forward2 (Forward2));"
  The following 1-bit expression is connected to 4-bit port "WA3W" of module 
  "forwardingUnit", instance "forward".
  Expression: regWriteAdderE
  The expression is from module cpu, instance testCpu 


Lint-[PCWM-L] Port connection width mismatch
cpu.sv, 118
"pipelineReg #(16) decodeToExec3( .D (regWriteAddr),  .Q (regWriteAddrE),  .en (1'b1),  .clear (1'b0),  .clk (clk));"
  The following 4-bit expression is connected to 16-bit port "D" of module 
  "pipelineReg", instance "decodeToExec3".
  Expression: regWriteAddr
  The expression is from module cpu, instance testCpu 


Lint-[PCWM-L] Port connection width mismatch
cpu.sv, 118
"pipelineReg #(16) decodeToExec3( .D (regWriteAddr),  .Q (regWriteAddrE),  .en (1'b1),  .clear (1'b0),  .clk (clk));"
  The following 4-bit expression is connected to 16-bit port "Q" of module 
  "pipelineReg", instance "decodeToExec3".
  Expression: regWriteAddrE
  The expression is from module cpu, instance testCpu 


Lint-[PCWM-L] Port connection width mismatch
cpu.sv, 145
"mux5x16_16 opBMux0( .i0 (ReadData2E),  .i1 (imm3),  .i2 (imm7),  .i3 (imm5),  .i4 (16'b1),  .sel (selOpBE),  .out (opB_pre));"
  The following 4-bit expression is connected to 3-bit port "sel" of module 
  "mux5x16_16", instance "opBMux0".
  Expression: selOpBE
  The expression is from module cpu, instance testCpu 


Lint-[PCWM-L] Port connection width mismatch
cpu.sv, 152
"register_4 FlagsRegister( .dataIn (ALUFlags),  .dataOut (FlagsReg),  .writeEnable (keepFlags),  .reset (reset),  .clk (clk));"
  The following 4-bit expression is connected to 1-bit port "writeEnable" of 
  module "register_4", instance "FlagsRegister".
  Expression: keepFlags
  The expression is from module cpu, instance testCpu 


Lint-[WMIA-L] Width mismatch in assignment
cpuStim.sv, 13
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: clk <= 0;
  Expression: clk


Lint-[WMIA-L] Width mismatch in assignment
cpuStim.sv, 21
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: reset <= 1;
  Expression: reset


Lint-[WMIA-L] Width mismatch in assignment
cpuStim.sv, 22
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: reset <= 0;
  Expression: reset


Lint-[WMIA-L] Width mismatch in assignment
pipelineReg.sv, 8
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: Q <= 'b0;
  Expression: Q


Lint-[WMIA-L] Width mismatch in assignment
pipelineReg.sv, 8
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: Q <= 'b0;
  Expression: Q


Lint-[WMIA-L] Width mismatch in assignment
pipelineReg.sv, 8
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: Q <= 'b0;
  Expression: Q


Lint-[WMIA-L] Width mismatch in assignment
pipelineReg.sv, 8
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: Q <= 'b0;
  Expression: Q


Lint-[SVA-UA] Unnamed Assertion
datamem.sv, 27
datamem
  Unnamed Assertion found in design
  \assert((((65536 & (65536 - 1)) == 0) && (65536 > 8)));


Lint-[SVA-UA] Unnamed Assertion
instructmem.sv, 39
instructmem
  Unnamed Assertion found in design
  \assert(((address + 3) < 1024));


Lint-[SVA-UA] Unnamed Assertion
instructmem.sv, 38
instructmem
  Unnamed Assertion found in design
  \assert((address[1:0] == 2'b0));


Lint-[SVA-UA] Unnamed Assertion
instructmem.sv, 33
instructmem
  Unnamed Assertion found in design
  \assert((((1024 & (1024 - 1)) == 0) && (1024 > 4)));

Starting vcs inline pass...

15 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[2]: Entering directory `/home/projects/ee478.2022spr/hoppii/BarelyFLOATing/Core/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/home/lab.apps/vlsiapps_new//vcs/current/linux64/lib -L/home/lab.apps/vlsiapps_new//vcs/current/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _23953_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/lab.apps/vlsiapps_new//vcs/current/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive          /home/lab.apps/vlsiapps_new//vcs/current/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: Leaving directory `/home/projects/ee478.2022spr/hoppii/BarelyFLOATing/Core/csrc' \

Command: /home/projects/ee478.2022spr/hoppii/BarelyFLOATing/Core/./simv +v2k +lint=all -a cpu.log
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-SP1_Full64; Runtime version S-2021.09-SP1_Full64;  May  5 22:19 2022
VCD+ Writer S-2021.09-SP1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
Running benchmark: ../tests/random.arm
 415.00 ns Test Done
$finish called from file "cpuStim.sv", line 60.
$finish at simulation time  415.00 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 415000 ps
CPU Time:      0.280 seconds;       Data structure size:   1.3Mb
Thu May  5 22:19:42 2022
CPU time: .419 seconds to compile + .420 seconds to elab + .243 seconds to link + .333 seconds in simulation
